
// Generated by Cadence Genus(TM) Synthesis Solution 21.10-p002_1
// Generated on: Jul  2 2024 10:38:00 IST (Jul  2 2024 05:08:00 UTC)

// Verification Directory fv/sdrc_top 

module sdrc_core_SDR_DW16_SDR_BW2(clk, pad_clk, reset_n, sdr_width,
     cfg_colbits, app_req, app_req_addr, app_req_len, app_req_wrap,
     app_req_wr_n, app_req_ack, cfg_req_depth, app_wr_data,
     app_wr_en_n, app_last_wr, app_rd_data, app_rd_valid, app_last_rd,
     app_wr_next_req, sdr_init_done, app_req_dma_last, sdr_cs_n,
     sdr_cke, sdr_ras_n, sdr_cas_n, sdr_we_n, sdr_dqm, sdr_ba,
     sdr_addr, pad_sdr_din, sdr_dout, sdr_den_n, cfg_sdr_en,
     cfg_sdr_mode_reg, cfg_sdr_tras_d, cfg_sdr_trp_d, cfg_sdr_trcd_d,
     cfg_sdr_cas, cfg_sdr_trcar_d, cfg_sdr_twr_d, cfg_sdr_rfsh,
     cfg_sdr_rfmax);
  input clk, pad_clk, reset_n, app_req, app_req_wrap, app_req_wr_n,
       app_req_dma_last, cfg_sdr_en;
  input [1:0] sdr_width, cfg_colbits, cfg_req_depth;
  input [25:0] app_req_addr;
  input [8:0] app_req_len;
  input [31:0] app_wr_data;
  input [3:0] app_wr_en_n, cfg_sdr_tras_d, cfg_sdr_trp_d,
       cfg_sdr_trcd_d, cfg_sdr_trcar_d, cfg_sdr_twr_d;
  input [15:0] pad_sdr_din;
  input [12:0] cfg_sdr_mode_reg;
  input [2:0] cfg_sdr_cas, cfg_sdr_rfmax;
  input [11:0] cfg_sdr_rfsh;
  output app_req_ack, app_last_wr, app_rd_valid, app_last_rd,
       app_wr_next_req, sdr_init_done, sdr_cs_n, sdr_cke, sdr_ras_n,
       sdr_cas_n, sdr_we_n;
  output [31:0] app_rd_data;
  output [1:0] sdr_dqm, sdr_ba, sdr_den_n;
  output [12:0] sdr_addr;
  output [15:0] sdr_dout;
  wire clk, pad_clk, reset_n, app_req, app_req_wrap, app_req_wr_n,
       app_req_dma_last, cfg_sdr_en;
  wire [1:0] sdr_width, cfg_colbits, cfg_req_depth;
  wire [25:0] app_req_addr;
  wire [8:0] app_req_len;
  wire [31:0] app_wr_data;
  wire [3:0] app_wr_en_n, cfg_sdr_tras_d, cfg_sdr_trp_d,
       cfg_sdr_trcd_d, cfg_sdr_trcar_d, cfg_sdr_twr_d;
  wire [15:0] pad_sdr_din;
  wire [12:0] cfg_sdr_mode_reg;
  wire [2:0] cfg_sdr_cas, cfg_sdr_rfmax;
  wire [11:0] cfg_sdr_rfsh;
  wire app_req_ack, app_last_wr, app_rd_valid, app_last_rd,
       app_wr_next_req, sdr_init_done, sdr_cs_n, sdr_cke, sdr_ras_n,
       sdr_cas_n, sdr_we_n;
  wire [31:0] app_rd_data;
  wire [1:0] sdr_dqm, sdr_ba, sdr_den_n;
  wire [12:0] sdr_addr;
  wire [15:0] sdr_dout;
  wire [1:0] u_bank_ctl_i2x_cmd3;
  wire [6:0] u_xfr_ctl_l_rd_last;
  wire [2:0] u_bank_ctl_rank_cnt;
  wire [1:0] u_req_gen_req_st;
  wire [1:0] u_bs_convert_wr_xfr_count;
  wire [6:0] r2b_len;
  wire [1:0] u_bs_convert_rd_xfr_count;
  wire [6:0] u_xfr_ctl_l_rd_next;
  wire [1:0] r2b_ba;
  wire [1:0] u_bank_ctl_bank2_fsm_x2b_pre_ok_r;
  wire [3:0] u_bank_ctl_tras_ok;
  wire [1:0] u_bank_ctl_bank2_fsm_x2b_act_ok_r;
  wire [1:0] u_bank_ctl_bank2_fsm_timer0_tc_r;
  wire [1:0] u_bank_ctl_bank1_fsm_x2b_pre_ok_r;
  wire [1:0] u_bank_ctl_bank1_fsm_x2b_act_ok_r;
  wire [1:0] u_bank_ctl_bank1_fsm_timer0_tc_r;
  wire [1:0] u_bank_ctl_bank3_fsm_x2b_pre_ok_r;
  wire [1:0] u_bank_ctl_bank3_fsm_x2b_act_ok_r;
  wire [1:0] u_bank_ctl_bank3_fsm_timer0_tc_r;
  wire [1:0] u_bank_ctl_bank0_fsm_x2b_pre_ok_r;
  wire [1:0] u_bank_ctl_bank0_fsm_x2b_act_ok_r;
  wire [1:0] u_bank_ctl_bank0_fsm_timer0_tc_r;
  wire [1:0] b2x_cmd;
  wire [3:0] x2b_pre_ok;
  wire [15:0] pad_sdr_din2;
  wire [23:0] u_bs_convert_saved_rd_data;
  wire [1:0] u_bank_ctl_i2x_cmd0;
  wire [1:0] u_bank_ctl_i2x_cmd1;
  wire [1:0] u_bank_ctl_i2x_cmd2;
  wire [12:0] u_req_gen_max_r2b_len_r;
  wire [6:0] u_req_gen_lcl_req_len;
  wire [2:0] u_bank_ctl_bank1_fsm_bank_st;
  wire [2:0] u_bank_ctl_bank2_fsm_bank_st;
  wire [2:0] u_bank_ctl_bank3_fsm_bank_st;
  wire [2:0] u_xfr_ctl_mgmt_st;
  wire [2:0] u_bank_ctl_bank0_fsm_bank_st;
  wire [12:0] u_xfr_ctl_xfr_caddr;
  wire [11:0] u_xfr_ctl_rfsh_timer;
  wire [3:0] u_bank_ctl_bank0_fsm_timer0;
  wire [3:0] u_bank_ctl_bank1_fsm_timer0;
  wire [3:0] u_bank_ctl_bank2_fsm_timer0;
  wire [3:0] u_bank_ctl_bank3_fsm_timer0;
  wire [1:0] b2x_ba;
  wire [1:0] u_xfr_ctl_l_ba;
  wire [1:0] u_xfr_ctl_xfr_st;
  wire [6:0] u_xfr_ctl_l_len;
  wire [15:0] pad_sdr_din1;
  wire [12:0] u_bank_ctl_bank0_fsm_l_caddr;
  wire [3:0] u_bank_ctl_bank0_fsm_l_id;
  wire [6:0] u_bank_ctl_bank0_fsm_l_len;
  wire [12:0] u_bank_ctl_bank0_fsm_l_raddr;
  wire [3:0] u_bank_ctl_bank0_fsm_tras_cntr;
  wire [1:0] u_bank_ctl_bank0_fsm_tras_ok_r;
  wire [12:0] u_bank_ctl_bank1_fsm_l_caddr;
  wire [3:0] u_bank_ctl_bank1_fsm_l_id;
  wire [6:0] u_bank_ctl_bank1_fsm_l_len;
  wire [12:0] u_bank_ctl_bank1_fsm_l_raddr;
  wire [3:0] u_bank_ctl_bank1_fsm_tras_cntr;
  wire [1:0] u_bank_ctl_bank1_fsm_tras_ok_r;
  wire [12:0] u_bank_ctl_bank2_fsm_l_caddr;
  wire [3:0] u_bank_ctl_bank2_fsm_l_id;
  wire [6:0] u_bank_ctl_bank2_fsm_l_len;
  wire [12:0] u_bank_ctl_bank2_fsm_l_raddr;
  wire [3:0] u_bank_ctl_bank2_fsm_tras_cntr;
  wire [1:0] u_bank_ctl_bank2_fsm_tras_ok_r;
  wire [12:0] u_bank_ctl_bank3_fsm_l_caddr;
  wire [3:0] u_bank_ctl_bank3_fsm_l_id;
  wire [6:0] u_bank_ctl_bank3_fsm_l_len;
  wire [12:0] u_bank_ctl_bank3_fsm_l_raddr;
  wire [3:0] u_bank_ctl_bank3_fsm_tras_cntr;
  wire [1:0] u_bank_ctl_bank3_fsm_tras_ok_r;
  wire [3:0] u_bank_ctl_rank_ba_last;
  wire [7:0] u_bank_ctl_rank_ba;
  wire [25:0] u_req_gen_curr_sdr_addr;
  wire [12:0] r2b_caddr;
  wire [12:0] r2b_raddr;
  wire [3:0] r2b_req_id;
  wire [3:0] u_xfr_ctl_cntr1;
  wire [3:0] u_xfr_ctl_l_id;
  wire [6:0] u_xfr_ctl_l_rd_start;
  wire [2:0] u_xfr_ctl_rfsh_row_cnt;
  wire [3:0] u_xfr_ctl_tmr0;
  wire ADD_UNS_OP_n_0, ADD_UNS_OP_n_2, ADD_UNS_OP_n_4, ADD_UNS_OP_n_6,
       ADD_UNS_OP_n_8, ADD_UNS_OP_n_10, ADD_UNS_OP_n_13,
       ADD_UNS_OP_n_14;
  wire ADD_UNS_OP_n_16, ADD_UNS_OP_n_18, ADD_UNS_OP_n_20,
       ADD_UNS_OP_n_22, ADD_UNS_OP_n_24, ADD_UNS_OP_n_26,
       ADD_UNS_OP_n_28, ADD_UNS_OP_n_30;
  wire ADD_UNS_OP_n_32, ADD_UNS_OP_n_34, ADD_UNS_OP_n_36,
       ADD_UNS_OP_n_38, ADD_UNS_OP_n_40, ADD_UNS_OP_n_42,
       ADD_UNS_OP_n_44, ADD_UNS_OP_n_46;
  wire ADD_UNS_OP_n_48,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_0,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_1,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_2,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_3,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_4,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_5,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_6;
  wire SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_7,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_8,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_9,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_10,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_12,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_14,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_16,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_18;
  wire SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_20,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_23,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_24,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_26,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_28,
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_31,
       dec_SUB_UNS_OP1_n_0, dec_SUB_UNS_OP1_n_1;
  wire dec_SUB_UNS_OP1_n_3, dec_SUB_UNS_OP1_n_5, dec_SUB_UNS_OP2_n_0,
       dec_SUB_UNS_OP2_n_1, dec_SUB_UNS_OP2_n_3, dec_SUB_UNS_OP2_n_5,
       dec_SUB_UNS_OP3_n_0, dec_SUB_UNS_OP3_n_1;
  wire dec_SUB_UNS_OP3_n_3, dec_SUB_UNS_OP3_n_5, dec_SUB_UNS_OP4_n_0,
       dec_SUB_UNS_OP4_n_1, dec_SUB_UNS_OP4_n_3, dec_SUB_UNS_OP834_n_0,
       dec_SUB_UNS_OP834_n_1, dec_SUB_UNS_OP834_n_3;
  wire dec_SUB_UNS_OP834_n_5, dec_SUB_UNS_OP_n_0, dec_SUB_UNS_OP_n_1,
       dec_SUB_UNS_OP_n_3, dec_SUB_UNS_OP_n_5,
       dec_u_bank_ctl_bank0_fsm_sub_210_41_n_0,
       dec_u_bank_ctl_bank0_fsm_sub_210_41_n_2,
       dec_u_bank_ctl_bank1_fsm_sub_210_41_n_0;
  wire dec_u_bank_ctl_bank1_fsm_sub_210_41_n_2,
       dec_u_bank_ctl_bank2_fsm_sub_210_41_n_0,
       dec_u_bank_ctl_bank2_fsm_sub_210_41_n_2,
       dec_u_bank_ctl_bank3_fsm_sub_210_41_n_0,
       dec_u_bank_ctl_bank3_fsm_sub_210_41_n_2,
       dec_u_xfr_ctl_sub_281_31_n_0, dec_u_xfr_ctl_sub_281_31_n_1,
       dec_u_xfr_ctl_sub_281_31_n_3;
  wire dec_u_xfr_ctl_sub_281_31_n_5, dec_u_xfr_ctl_sub_281_31_n_7,
       dec_u_xfr_ctl_sub_281_31_n_9, dec_u_xfr_ctl_sub_281_31_n_12,
       dec_u_xfr_ctl_sub_616_23_n_0, dec_u_xfr_ctl_sub_616_23_n_2,
       inc_ADD_UNS_OP8_n_0, inc_ADD_UNS_OP8_n_2;
  wire inc_ADD_UNS_OP8_n_4, inc_ADD_UNS_OP8_n_6, inc_ADD_UNS_OP8_n_8,
       inc_ADD_UNS_OP8_n_9, inc_ADD_UNS_OP8_n_11, inc_ADD_UNS_OP8_n_13,
       inc_ADD_UNS_OP8_n_14, inc_ADD_UNS_OP8_n_15;
  wire inc_ADD_UNS_OP8_n_18, inc_ADD_UNS_OP8_n_22, inc_ADD_UNS_OP_n_0,
       inc_ADD_UNS_OP_n_2, inc_u_bank_ctl_add_340_57_n_0,
       inc_u_xfr_ctl_add_239_40_n_0, inc_u_xfr_ctl_add_239_40_n_2,
       inc_u_xfr_ctl_add_239_40_n_4;
  wire inc_u_xfr_ctl_add_239_40_n_5, inc_u_xfr_ctl_add_239_40_n_6,
       inc_u_xfr_ctl_add_239_40_n_8, inc_u_xfr_ctl_add_239_40_n_11,
       inc_u_xfr_ctl_add_239_40_n_12, inc_u_xfr_ctl_add_239_40_n_13,
       inc_u_xfr_ctl_add_239_40_n_16, inc_u_xfr_ctl_add_239_40_n_20;
  wire inc_u_xfr_ctl_add_620_50_n_0, inc_u_xfr_ctl_add_620_50_n_2,
       inc_u_xfr_ctl_add_620_50_n_4, inc_u_xfr_ctl_add_620_50_n_5,
       inc_u_xfr_ctl_add_620_50_n_6, inc_u_xfr_ctl_add_620_50_n_8,
       inc_u_xfr_ctl_add_620_50_n_11, inc_u_xfr_ctl_add_620_50_n_12;
  wire inc_u_xfr_ctl_add_620_50_n_14, inc_u_xfr_ctl_add_620_50_n_17,
       n_0, n_1, n_2, n_3, n_4, n_5;
  wire n_6, n_7, n_8, n_9, n_10, n_11, n_12, n_13;
  wire n_14, n_18, n_19, n_20, n_22, n_23, n_24, n_25;
  wire n_26, n_27, n_28, n_29, n_30, n_31, n_32, n_33;
  wire n_34, n_35, n_36, n_37, n_38, n_39, n_40, n_41;
  wire n_42, n_43, n_44, n_45, n_46, n_47, n_48, n_49;
  wire n_50, n_51, n_52, n_53, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_60, n_61, n_62, n_63, n_64, n_65;
  wire n_66, n_67, n_68, n_69, n_70, n_71, n_72, n_73;
  wire n_74, n_75, n_76, n_77, n_78, n_79, n_80, n_81;
  wire n_82, n_83, n_84, n_85, n_86, n_87, n_88, n_89;
  wire n_90, n_91, n_92, n_93, n_94, n_95, n_96, n_97;
  wire n_98, n_99, n_100, n_101, n_102, n_103, n_104, n_105;
  wire n_106, n_107, n_108, n_109, n_110, n_111, n_112, n_113;
  wire n_114, n_115, n_116, n_117, n_118, n_119, n_120, n_121;
  wire n_122, n_123, n_124, n_125, n_126, n_127, n_128, n_129;
  wire n_130, n_131, n_132, n_133, n_134, n_135, n_136, n_137;
  wire n_138, n_139, n_140, n_141, n_142, n_143, n_144, n_145;
  wire n_146, n_147, n_148, n_149, n_150, n_151, n_152, n_153;
  wire n_154, n_155, n_156, n_157, n_158, n_159, n_160, n_161;
  wire n_162, n_163, n_164, n_165, n_166, n_167, n_168, n_169;
  wire n_170, n_171, n_172, n_173, n_174, n_175, n_176, n_177;
  wire n_178, n_179, n_180, n_181, n_182, n_183, n_184, n_185;
  wire n_186, n_187, n_188, n_189, n_190, n_191, n_192, n_193;
  wire n_194, n_195, n_196, n_197, n_198, n_199, n_200, n_201;
  wire n_202, n_203, n_204, n_205, n_206, n_207, n_208, n_209;
  wire n_210, n_211, n_212, n_213, n_214, n_215, n_216, n_217;
  wire n_218, n_219, n_220, n_221, n_222, n_223, n_224, n_225;
  wire n_226, n_227, n_228, n_229, n_230, n_231, n_232, n_233;
  wire n_234, n_235, n_236, n_237, n_238, n_239, n_240, n_241;
  wire n_242, n_243, n_244, n_245, n_246, n_247, n_248, n_249;
  wire n_250, n_251, n_252, n_253, n_254, n_255, n_256, n_257;
  wire n_258, n_259, n_261, n_262, n_263, n_264, n_265, n_266;
  wire n_267, n_268, n_269, n_270, n_271, n_272, n_273, n_274;
  wire n_275, n_276, n_277, n_278, n_279, n_280, n_281, n_282;
  wire n_283, n_284, n_285, n_286, n_287, n_288, n_289, n_290;
  wire n_291, n_292, n_293, n_294, n_295, n_296, n_297, n_298;
  wire n_299, n_300, n_301, n_302, n_303, n_304, n_305, n_306;
  wire n_307, n_308, n_309, n_310, n_311, n_312, n_313, n_314;
  wire n_315, n_316, n_317, n_318, n_319, n_320, n_321, n_322;
  wire n_323, n_324, n_325, n_326, n_327, n_328, n_329, n_330;
  wire n_331, n_332, n_333, n_334, n_336, n_337, n_338, n_339;
  wire n_340, n_341, n_342, n_343, n_344, n_345, n_346, n_347;
  wire n_348, n_349, n_350, n_351, n_352, n_353, n_354, n_355;
  wire n_356, n_357, n_358, n_359, n_361, n_364, n_365, n_366;
  wire n_367, n_368, n_369, n_371, n_372, n_373, n_374, n_375;
  wire n_376, n_377, n_378, n_379, n_380, n_381, n_382, n_383;
  wire n_384, n_385, n_386, n_387, n_388, n_389, n_390, n_391;
  wire n_392, n_393, n_394, n_395, n_396, n_397, n_398, n_399;
  wire n_400, n_401, n_402, n_403, n_404, n_405, n_406, n_407;
  wire n_408, n_409, n_410, n_411, n_412, n_413, n_414, n_415;
  wire n_416, n_417, n_418, n_419, n_420, n_421, n_422, n_423;
  wire n_424, n_425, n_426, n_427, n_428, n_429, n_430, n_431;
  wire n_432, n_433, n_434, n_435, n_436, n_437, n_438, n_439;
  wire n_440, n_441, n_442, n_443, n_444, n_445, n_446, n_447;
  wire n_448, n_449, n_450, n_451, n_452, n_453, n_454, n_455;
  wire n_456, n_457, n_458, n_459, n_460, n_461, n_462, n_463;
  wire n_464, n_465, n_466, n_467, n_468, n_469, n_470, n_471;
  wire n_472, n_473, n_474, n_475, n_476, n_477, n_478, n_479;
  wire n_480, n_481, n_482, n_483, n_484, n_485, n_486, n_487;
  wire n_488, n_489, n_490, n_491, n_492, n_493, n_494, n_495;
  wire n_496, n_497, n_498, n_499, n_500, n_501, n_502, n_503;
  wire n_504, n_505, n_506, n_507, n_508, n_509, n_510, n_511;
  wire n_512, n_513, n_514, n_515, n_516, n_517, n_518, n_519;
  wire n_520, n_521, n_522, n_523, n_524, n_525, n_526, n_527;
  wire n_528, n_529, n_530, n_531, n_532, n_533, n_534, n_535;
  wire n_536, n_537, n_538, n_539, n_540, n_541, n_542, n_543;
  wire n_544, n_545, n_546, n_547, n_548, n_549, n_550, n_551;
  wire n_552, n_553, n_554, n_555, n_556, n_557, n_558, n_559;
  wire n_560, n_561, n_562, n_563, n_564, n_565, n_566, n_567;
  wire n_568, n_569, n_570, n_571, n_572, n_573, n_574, n_575;
  wire n_576, n_577, n_578, n_579, n_580, n_581, n_582, n_583;
  wire n_584, n_585, n_586, n_587, n_588, n_589, n_590, n_591;
  wire n_592, n_593, n_594, n_595, n_596, n_597, n_598, n_599;
  wire n_600, n_601, n_602, n_603, n_604, n_606, n_607, n_608;
  wire n_609, n_610, n_611, n_612, n_613, n_614, n_615, n_616;
  wire n_617, n_618, n_619, n_620, n_621, n_622, n_623, n_624;
  wire n_625, n_626, n_627, n_628, n_629, n_630, n_631, n_632;
  wire n_633, n_634, n_635, n_636, n_637, n_638, n_639, n_640;
  wire n_641, n_642, n_643, n_644, n_645, n_646, n_647, n_648;
  wire n_649, n_650, n_651, n_652, n_653, n_654, n_655, n_656;
  wire n_657, n_658, n_659, n_660, n_661, n_662, n_663, n_664;
  wire n_665, n_666, n_667, n_668, n_669, n_670, n_671, n_672;
  wire n_673, n_674, n_675, n_676, n_677, n_678, n_679, n_680;
  wire n_681, n_682, n_683, n_684, n_685, n_686, n_687, n_688;
  wire n_689, n_690, n_691, n_692, n_693, n_694, n_695, n_696;
  wire n_697, n_698, n_699, n_700, n_701, n_702, n_703, n_704;
  wire n_705, n_706, n_707, n_708, n_709, n_710, n_711, n_712;
  wire n_713, n_714, n_715, n_716, n_717, n_718, n_719, n_720;
  wire n_721, n_722, n_723, n_724, n_725, n_726, n_727, n_728;
  wire n_729, n_730, n_731, n_732, n_733, n_734, n_735, n_736;
  wire n_737, n_738, n_739, n_740, n_741, n_742, n_743, n_744;
  wire n_745, n_746, n_747, n_748, n_749, n_750, n_751, n_752;
  wire n_753, n_754, n_755, n_756, n_757, n_758, n_759, n_760;
  wire n_761, n_762, n_763, n_764, n_765, n_768, n_769, n_770;
  wire n_771, n_772, n_773, n_774, n_775, n_776, n_777, n_778;
  wire n_779, n_780, n_781, n_782, n_783, n_784, n_785, n_786;
  wire n_787, n_788, n_789, n_790, n_791, n_792, n_793, n_794;
  wire n_795, n_796, n_797, n_798, n_799, n_800, n_801, n_802;
  wire n_803, n_804, n_805, n_806, n_807, n_808, n_809, n_810;
  wire n_811, n_812, n_813, n_814, n_815, n_816, n_817, n_818;
  wire n_819, n_820, n_821, n_822, n_823, n_824, n_825, n_826;
  wire n_827, n_829, n_830, n_831, n_832, n_834, n_835, n_836;
  wire n_837, n_838, n_839, n_840, n_841, n_842, n_843, n_845;
  wire n_846, n_847, n_848, n_849, n_850, n_851, n_852, n_853;
  wire n_854, n_855, n_856, n_857, n_859, n_860, n_861, n_864;
  wire n_865, n_866, n_867, n_868, n_869, n_870, n_871, n_872;
  wire n_873, n_874, n_875, n_876, n_877, n_878, n_879, n_880;
  wire n_881, n_882, n_883, n_884, n_885, n_886, n_887, n_888;
  wire n_889, n_890, n_891, n_892, n_893, n_894, n_895, n_896;
  wire n_897, n_898, n_899, n_900, n_901, n_902, n_903, n_904;
  wire n_905, n_906, n_907, n_908, n_909, n_910, n_911, n_912;
  wire n_913, n_914, n_915, n_916, n_917, n_918, n_919, n_920;
  wire n_921, n_922, n_923, n_924, n_925, n_926, n_927, n_928;
  wire n_929, n_930, n_931, n_932, n_933, n_934, n_935, n_936;
  wire n_937, n_938, n_939, n_940, n_941, n_942, n_943, n_944;
  wire n_945, n_946, n_947, n_948, n_949, n_950, n_951, n_952;
  wire n_953, n_954, n_955, n_956, n_957, n_958, n_959, n_960;
  wire n_961, n_962, n_963, n_964, n_965, n_966, n_967, n_968;
  wire n_969, n_970, n_971, n_972, n_973, n_974, n_975, n_976;
  wire n_977, n_978, n_979, n_980, n_981, n_982, n_983, n_984;
  wire n_985, n_986, n_987, n_988, n_989, n_990, n_991, n_992;
  wire n_993, n_994, n_995, n_996, n_997, n_998, n_999, n_1000;
  wire n_1001, n_1002, n_1003, n_1004, n_1005, n_1006, n_1007, n_1008;
  wire n_1009, n_1010, n_1011, n_1012, n_1013, n_1014, n_1015, n_1016;
  wire n_1018, n_1019, n_1020, n_1021, n_1022, n_1023, n_1024, n_1025;
  wire n_1026, n_1027, n_1028, n_1029, n_1030, n_1031, n_1032, n_1033;
  wire n_1034, n_1035, n_1036, n_1037, n_1038, n_1039, n_1040, n_1041;
  wire n_1042, n_1043, n_1044, n_1045, n_1046, n_1047, n_1048, n_1049;
  wire n_1050, n_1051, n_1052, n_1053, n_1054, n_1055, n_1056, n_1057;
  wire n_1058, n_1059, n_1060, n_1061, n_1062, n_1063, n_1064, n_1065;
  wire n_1066, n_1067, n_1068, n_1069, n_1070, n_1071, n_1072, n_1073;
  wire n_1074, n_1075, n_1076, n_1077, n_1078, n_1079, n_1080, n_1081;
  wire n_1082, n_1083, n_1084, n_1085, n_1086, n_1087, n_1088, n_1089;
  wire n_1090, n_1091, n_1092, n_1093, n_1094, n_1095, n_1096, n_1097;
  wire n_1098, n_1099, n_1100, n_1101, n_1102, n_1103, n_1104, n_1105;
  wire n_1106, n_1107, n_1108, n_1109, n_1110, n_1111, n_1112, n_1113;
  wire n_1114, n_1115, n_1116, n_1117, n_1118, n_1119, n_1120, n_1121;
  wire n_1122, n_1125, n_1128, n_1129, n_1130, n_1131, n_1132, n_1133;
  wire n_1134, n_1135, n_1136, n_1137, n_1138, n_1139, n_1140, n_1141;
  wire n_1142, n_1143, n_1144, n_1145, n_1146, n_1147, n_1148, n_1150;
  wire n_1151, n_1152, n_1153, n_1154, n_1155, n_1156, n_1157, n_1158;
  wire n_1159, n_1161, n_1162, n_1163, n_1164, n_1165, n_1166, n_1167;
  wire n_1168, n_1169, n_1170, n_1171, n_1172, n_1173, n_1174, n_1175;
  wire n_1176, n_1177, n_1178, n_1179, n_1180, n_1181, n_1182, n_1183;
  wire n_1184, n_1185, n_1186, n_1187, n_1188, n_1189, n_1190, n_1191;
  wire n_1192, n_1193, n_1194, n_1195, n_1196, n_1197, n_1198, n_1199;
  wire n_1200, n_1201, n_1202, n_1203, n_1204, n_1205, n_1206, n_1207;
  wire n_1208, n_1209, n_1210, n_1211, n_1212, n_1213, n_1214, n_1215;
  wire n_1216, n_1217, n_1218, n_1219, n_1220, n_1221, n_1222, n_1223;
  wire n_1224, n_1225, n_1226, n_1227, n_1228, n_1230, n_1231, n_1232;
  wire n_1233, n_1234, n_1235, n_1236, n_1237, n_1238, n_1239, n_1240;
  wire n_1241, n_1242, n_1243, n_1244, n_1245, n_1246, n_1247, n_1248;
  wire n_1249, n_1250, n_1251, n_1252, n_1253, n_1254, n_1255, n_1256;
  wire n_1257, n_1258, n_1259, n_1260, n_1261, n_1262, n_1263, n_1264;
  wire n_1265, n_1266, n_1267, n_1268, n_1269, n_1270, n_1271, n_1272;
  wire n_1273, n_1274, n_1275, n_1276, n_1277, n_1278, n_1279, n_1280;
  wire n_1281, n_1282, n_1283, n_1284, n_1285, n_1286, n_1287, n_1288;
  wire n_1289, n_1290, n_1291, n_1292, n_1293, n_1294, n_1295, n_1296;
  wire n_1297, n_1298, n_1299, n_1300, n_1301, n_1302, n_1303, n_1304;
  wire n_1305, n_1306, n_1307, n_1308, n_1309, n_1310, n_1311, n_1312;
  wire n_1313, n_1314, n_1315, n_1316, n_1317, n_1318, n_1319, n_1320;
  wire n_1321, n_1322, n_1323, n_1324, n_1325, n_1326, n_1327, n_1328;
  wire n_1329, n_1330, n_1331, n_1332, n_1333, n_1334, n_1335, n_1336;
  wire n_1337, n_1338, n_1339, n_1340, n_1341, n_1342, n_1343, n_1344;
  wire n_1345, n_1346, n_1347, n_1348, n_1349, n_1350, n_1351, n_1352;
  wire n_1353, n_1354, n_1355, n_1356, n_1357, n_1358, n_1359, n_1360;
  wire n_1361, n_1362, n_1363, n_1364, n_1365, n_1366, n_1367, n_1368;
  wire n_1369, n_1370, n_1371, n_1372, n_1373, n_1374, n_1375, n_1376;
  wire n_1377, n_1378, n_1379, n_1380, n_1381, n_1382, n_1383, n_1384;
  wire n_1385, n_1386, n_1387, n_1388, n_1389, n_1390, n_1391, n_1392;
  wire n_1393, n_1394, n_1395, n_1396, n_1398, n_1399, n_1400, n_1401;
  wire n_1402, n_1404, n_1405, n_1406, n_1407, n_1408, n_1409, n_1410;
  wire n_1411, n_1412, n_1413, n_1414, n_1415, n_1416, n_1417, n_1418;
  wire n_1419, n_1420, n_1421, n_1422, n_1423, n_1424, n_1425, n_1426;
  wire n_1427, n_1428, n_1429, n_1430, n_1469, n_1470, n_1471, n_1472;
  wire n_1473, n_1474, n_1475, n_1476, n_1477, n_1478, n_1479, n_1480;
  wire n_1481, n_1482, n_1483, n_1484, n_1485, n_1486, n_1487, n_1488;
  wire n_1489, n_1490, n_1491, n_1492, n_1493, n_1494, n_1495, n_1496;
  wire n_1497, n_1498, n_1499, n_1500, n_1501, n_1502, n_1503, n_1504;
  wire n_1505, n_1506, n_1507, n_1508, n_1509, n_1510, n_1511, n_1512;
  wire n_1513, n_1514, n_1515, n_1516, n_1517, n_1518, n_1519, n_1520;
  wire n_1521, n_1522, n_1523, n_1524, n_1525, n_1526, n_1527, n_1528;
  wire n_1529, n_1530, n_1531, n_1532, n_1533, n_1534, n_1535, n_1536;
  wire n_1537, n_1538, n_1539, n_1540, n_1541, n_1542, n_1543, n_1544;
  wire n_1545, n_1546, n_1547, n_1548, n_1549, n_1550, n_1551, n_1552;
  wire n_1553, n_1554, n_1555, n_1556, n_1557, n_1558, n_1559, n_1560;
  wire n_1561, n_1562, n_1563, n_1564, n_1565, n_1566, n_1568, n_1569;
  wire n_1570, n_1571, n_1572, n_1573, n_1574, n_1575, n_1576, n_1577;
  wire n_1578, n_1579, n_1580, n_1581, n_1582, n_1583, n_1584, n_1585;
  wire n_1586, n_1587, n_1588, n_1589, n_1590, n_1591, n_1592, n_1593;
  wire n_1594, n_1595, n_1596, n_1597, n_1598, n_1599, n_1600, n_1601;
  wire n_1602, n_1603, n_1604, n_1605, n_1606, n_1607, n_1608, n_1609;
  wire n_1610, n_1611, n_1612, n_1613, n_1614, n_1615, n_1616, n_1617;
  wire n_1618, n_1619, n_1620, n_1621, n_1622, n_1623, n_1624, n_1625;
  wire n_1626, n_1627, n_1628, n_1629, n_1630, n_1631, n_1632, n_1633;
  wire n_1634, n_1635, n_1636, n_1637, n_1638, n_1639, n_1640, n_1641;
  wire n_1642, n_1643, n_1644, n_1645, n_1646, n_1647, n_1648, n_1649;
  wire n_1650, n_1651, n_1652, n_1653, n_1654, n_1655, n_1656, n_1657;
  wire n_1658, n_1659, n_1660, n_1661, n_1662, n_1663, n_1664, n_1665;
  wire n_1666, n_1667, n_1668, n_1669, n_1670, n_1671, n_1672, n_1673;
  wire n_1674, n_1675, n_1676, n_1677, n_1864, n_1865, n_1866, n_1867;
  wire n_1868, n_1869, n_1870, n_1871, n_1872, n_1873, n_1874, n_1875;
  wire n_1876, n_1877, n_1878, n_1879, n_1880, n_1881, n_1882, n_1883;
  wire n_1884, n_1885, n_1886, n_1887, r2b_req, r2b_start, r2b_wrap,
       r2b_write;
  wire \u_bank_ctl_bank0_fsm_bank_row[0]_699 ,
       \u_bank_ctl_bank0_fsm_bank_row[1]_700 ,
       \u_bank_ctl_bank0_fsm_bank_row[2]_701 ,
       \u_bank_ctl_bank0_fsm_bank_row[3]_702 ,
       \u_bank_ctl_bank0_fsm_bank_row[4]_703 ,
       \u_bank_ctl_bank0_fsm_bank_row[5]_704 ,
       \u_bank_ctl_bank0_fsm_bank_row[6]_705 ,
       \u_bank_ctl_bank0_fsm_bank_row[7]_706 ;
  wire \u_bank_ctl_bank0_fsm_bank_row[8]_707 ,
       \u_bank_ctl_bank0_fsm_bank_row[9]_708 ,
       \u_bank_ctl_bank0_fsm_bank_row[10]_709 ,
       \u_bank_ctl_bank0_fsm_bank_row[11]_710 ,
       \u_bank_ctl_bank0_fsm_bank_row[12]_711 ,
       u_bank_ctl_bank0_fsm_bank_valid, u_bank_ctl_bank0_fsm_l_last,
       u_bank_ctl_bank0_fsm_l_sdr_dma_last;
  wire u_bank_ctl_bank0_fsm_l_start, u_bank_ctl_bank0_fsm_l_wrap,
       u_bank_ctl_bank0_fsm_l_write, u_bank_ctl_bank0_fsm_n_742,
       u_bank_ctl_bank0_fsm_n_753, u_bank_ctl_bank0_fsm_n_758,
       u_bank_ctl_bank0_fsm_n_759, u_bank_ctl_bank0_fsm_n_760;
  wire u_bank_ctl_bank0_fsm_timer0_tc_t,
       u_bank_ctl_bank0_fsm_x2b_rdok_r,
       u_bank_ctl_bank0_fsm_x2b_wrok_r, u_bank_ctl_bank0_fsm_xfr_ok_r,
       \u_bank_ctl_bank1_fsm_bank_row[0]_699 ,
       \u_bank_ctl_bank1_fsm_bank_row[1]_700 ,
       \u_bank_ctl_bank1_fsm_bank_row[2]_701 ,
       \u_bank_ctl_bank1_fsm_bank_row[3]_702 ;
  wire \u_bank_ctl_bank1_fsm_bank_row[4]_703 ,
       \u_bank_ctl_bank1_fsm_bank_row[5]_704 ,
       \u_bank_ctl_bank1_fsm_bank_row[6]_705 ,
       \u_bank_ctl_bank1_fsm_bank_row[7]_706 ,
       \u_bank_ctl_bank1_fsm_bank_row[8]_707 ,
       \u_bank_ctl_bank1_fsm_bank_row[9]_708 ,
       \u_bank_ctl_bank1_fsm_bank_row[10]_709 ,
       \u_bank_ctl_bank1_fsm_bank_row[11]_710 ;
  wire \u_bank_ctl_bank1_fsm_bank_row[12]_711 ,
       u_bank_ctl_bank1_fsm_bank_valid, u_bank_ctl_bank1_fsm_l_last,
       u_bank_ctl_bank1_fsm_l_sdr_dma_last,
       u_bank_ctl_bank1_fsm_l_start, u_bank_ctl_bank1_fsm_l_wrap,
       u_bank_ctl_bank1_fsm_l_write, u_bank_ctl_bank1_fsm_n_742;
  wire u_bank_ctl_bank1_fsm_n_753, u_bank_ctl_bank1_fsm_n_758,
       u_bank_ctl_bank1_fsm_n_759, u_bank_ctl_bank1_fsm_n_760,
       u_bank_ctl_bank1_fsm_timer0_tc_t,
       u_bank_ctl_bank1_fsm_x2b_rdok_r,
       u_bank_ctl_bank1_fsm_x2b_wrok_r, u_bank_ctl_bank1_fsm_xfr_ok_r;
  wire \u_bank_ctl_bank2_fsm_bank_row[0]_699 ,
       \u_bank_ctl_bank2_fsm_bank_row[1]_700 ,
       \u_bank_ctl_bank2_fsm_bank_row[2]_701 ,
       \u_bank_ctl_bank2_fsm_bank_row[3]_702 ,
       \u_bank_ctl_bank2_fsm_bank_row[4]_703 ,
       \u_bank_ctl_bank2_fsm_bank_row[5]_704 ,
       \u_bank_ctl_bank2_fsm_bank_row[6]_705 ,
       \u_bank_ctl_bank2_fsm_bank_row[7]_706 ;
  wire \u_bank_ctl_bank2_fsm_bank_row[8]_707 ,
       \u_bank_ctl_bank2_fsm_bank_row[9]_708 ,
       \u_bank_ctl_bank2_fsm_bank_row[10]_709 ,
       \u_bank_ctl_bank2_fsm_bank_row[11]_710 ,
       \u_bank_ctl_bank2_fsm_bank_row[12]_711 ,
       u_bank_ctl_bank2_fsm_bank_valid, u_bank_ctl_bank2_fsm_l_last,
       u_bank_ctl_bank2_fsm_l_sdr_dma_last;
  wire u_bank_ctl_bank2_fsm_l_start, u_bank_ctl_bank2_fsm_l_wrap,
       u_bank_ctl_bank2_fsm_l_write, u_bank_ctl_bank2_fsm_n_742,
       u_bank_ctl_bank2_fsm_n_753, u_bank_ctl_bank2_fsm_n_758,
       u_bank_ctl_bank2_fsm_n_759, u_bank_ctl_bank2_fsm_n_760;
  wire u_bank_ctl_bank2_fsm_timer0_tc_t,
       u_bank_ctl_bank2_fsm_x2b_rdok_r,
       u_bank_ctl_bank2_fsm_x2b_wrok_r, u_bank_ctl_bank2_fsm_xfr_ok_r,
       \u_bank_ctl_bank3_fsm_bank_row[0]_699 ,
       \u_bank_ctl_bank3_fsm_bank_row[1]_700 ,
       \u_bank_ctl_bank3_fsm_bank_row[2]_701 ,
       \u_bank_ctl_bank3_fsm_bank_row[3]_702 ;
  wire \u_bank_ctl_bank3_fsm_bank_row[4]_703 ,
       \u_bank_ctl_bank3_fsm_bank_row[5]_704 ,
       \u_bank_ctl_bank3_fsm_bank_row[6]_705 ,
       \u_bank_ctl_bank3_fsm_bank_row[7]_706 ,
       \u_bank_ctl_bank3_fsm_bank_row[8]_707 ,
       \u_bank_ctl_bank3_fsm_bank_row[9]_708 ,
       \u_bank_ctl_bank3_fsm_bank_row[10]_709 ,
       \u_bank_ctl_bank3_fsm_bank_row[11]_710 ;
  wire \u_bank_ctl_bank3_fsm_bank_row[12]_711 ,
       u_bank_ctl_bank3_fsm_bank_valid, u_bank_ctl_bank3_fsm_l_last,
       u_bank_ctl_bank3_fsm_l_sdr_dma_last,
       u_bank_ctl_bank3_fsm_l_start, u_bank_ctl_bank3_fsm_l_wrap,
       u_bank_ctl_bank3_fsm_l_write, u_bank_ctl_bank3_fsm_n_742;
  wire u_bank_ctl_bank3_fsm_n_753, u_bank_ctl_bank3_fsm_n_758,
       u_bank_ctl_bank3_fsm_n_759, u_bank_ctl_bank3_fsm_n_760,
       u_bank_ctl_bank3_fsm_timer0_tc_t,
       u_bank_ctl_bank3_fsm_x2b_rdok_r,
       u_bank_ctl_bank3_fsm_x2b_wrok_r, u_bank_ctl_bank3_fsm_xfr_ok_r;
  wire u_req_gen_gt_224_45_n_0, u_req_gen_gt_224_45_n_1,
       u_req_gen_gt_224_45_n_2, u_req_gen_gt_224_45_n_3,
       u_req_gen_gt_224_45_n_4, u_req_gen_gt_224_45_n_5,
       u_req_gen_gt_224_45_n_6, u_req_gen_gt_224_45_n_7;
  wire u_req_gen_gt_224_45_n_8, u_req_gen_gt_224_45_n_9,
       u_req_gen_gt_224_45_n_10, u_req_gen_gt_224_45_n_11,
       u_req_gen_gt_224_45_n_12, u_req_gen_gt_224_45_n_13,
       u_req_gen_gt_224_45_n_14, u_req_gen_gt_224_45_n_15;
  wire u_req_gen_gt_224_45_n_16, u_req_gen_gt_224_45_n_17,
       u_req_gen_gt_224_45_n_18, u_req_gen_gt_224_45_n_19,
       u_req_gen_gt_224_45_n_20, u_req_gen_gt_224_45_n_21,
       u_req_gen_gt_224_45_n_22, u_req_gen_gt_224_45_n_23;
  wire u_req_gen_n_793, u_req_gen_page_ovflw_r, u_xfr_ctl_act_cmd,
       u_xfr_ctl_b2x_read, u_xfr_ctl_b2x_write, u_xfr_ctl_d_act_cmd,
       u_xfr_ctl_gte_631_35_n_0, u_xfr_ctl_gte_631_35_n_1;
  wire u_xfr_ctl_gte_631_35_n_2, u_xfr_ctl_gte_631_35_n_3,
       u_xfr_ctl_gte_631_35_n_4, u_xfr_ctl_l_last, u_xfr_ctl_l_start,
       u_xfr_ctl_l_wrap, u_xfr_ctl_l_xfr_end, u_xfr_ctl_n_684;
  wire u_xfr_ctl_n_685, u_xfr_ctl_n_708, u_xfr_ctl_n_748,
       u_xfr_ctl_n_829, u_xfr_ctl_n_1035, u_xfr_ctl_n_1757,
       u_xfr_ctl_n_1780, u_xfr_ctl_n_1781;
  wire u_xfr_ctl_n_1786, u_xfr_ctl_n_1841, u_xfr_ctl_n_1842,
       u_xfr_ctl_n_1849, u_xfr_ctl_n_1850, u_xfr_ctl_n_1852,
       u_xfr_ctl_n_1875, u_xfr_ctl_rd_pipe_mt;
  wire x2a_rdok, x2a_wrnext, x2b_ack;
  INVXL g16648(.A (n_1474), .Y (n_1430));
  INVXL g16646(.A (u_bank_ctl_bank3_fsm_timer0_tc_t), .Y (n_1429));
  INVXL g16647(.A (u_bank_ctl_bank2_fsm_timer0_tc_t), .Y (n_1428));
  INVXL g16645(.A (u_bank_ctl_bank1_fsm_timer0_tc_t), .Y (n_1427));
  INVXL g16644(.A (u_bank_ctl_bank0_fsm_timer0_tc_t), .Y (n_1426));
  INVXL g16642(.A (n_1609), .Y (n_1425));
  INVXL g16643(.A (n_1514), .Y (n_1424));
  INVXL g16649(.A (u_bank_ctl_i2x_cmd3[1]), .Y (n_1423));
  INVXL g16650(.A (u_xfr_ctl_l_rd_last[4]), .Y (n_1422));
  INVXL g16651(.A (u_xfr_ctl_l_rd_last[6]), .Y (n_1421));
  NOR2X2 g16680__2398(.A (r2b_req), .B (n_1485), .Y (app_req_ack));
  NAND2XL g16681__5107(.A (app_req), .B (n_1498), .Y (n_1485));
  AOI21XL g16682__6260(.A0 (n_1420), .A1 (n_1419), .B0
       (u_bank_ctl_rank_cnt[2]), .Y (n_1498));
  XNOR2X1 g16683__4319(.A (u_bank_ctl_rank_cnt[0]), .B
       (cfg_req_depth[0]), .Y (n_1420));
  XNOR2X1 g16684__8428(.A (u_bank_ctl_rank_cnt[1]), .B
       (cfg_req_depth[1]), .Y (n_1419));
  OR2X1 g16685__5526(.A (u_req_gen_req_st[0]), .B
       (u_req_gen_req_st[1]), .Y (r2b_req));
  NOR2BX1 g18214__6783(.AN (u_req_gen_n_793), .B (n_1864), .Y (n_1615));
  NAND2XL g18215__3680(.A (n_1418), .B (n_1417), .Y (app_wr_next_req));
  NAND3BXL g18216__1617(.AN (n_1415), .B
       (u_bs_convert_wr_xfr_count[1]), .C (sdr_width[1]), .Y (n_1418));
  OAI211X1 g18217__2802(.A0 (1'b0), .A1 (x2a_wrnext), .B0 (n_1416), .C0
       (n_1272), .Y (n_1417));
  NAND2XL g18219__5122(.A (sdr_width[0]), .B (n_1415), .Y (n_1416));
  OR2X1 g18220__8246(.A (x2a_wrnext), .B (u_xfr_ctl_n_1875), .Y
       (n_1528));
  NAND2XL g18221__7098(.A (u_bs_convert_wr_xfr_count[0]), .B
       (x2a_wrnext), .Y (n_1415));
  OAI211X1 g18222__6131(.A0 (u_xfr_ctl_n_1842), .A1 (n_1402), .B0
       (u_xfr_ctl_n_1852), .C0 (n_1413), .Y (u_xfr_ctl_n_1875));
  OR4X1 g18223__1881(.A (n_1404), .B (n_1410), .C (n_1406), .D
       (n_1414), .Y (x2b_ack));
  OAI21X1 g18224__5115(.A0 (u_xfr_ctl_n_1842), .A1 (n_1373), .B0
       (n_1412), .Y (x2a_wrnext));
  NOR2BX1 g18225__7482(.AN (n_1409), .B (u_xfr_ctl_n_1841), .Y
       (n_1414));
  INVX1 g18226(.A (n_1411), .Y (n_1413));
  AOI21XL g18227__4733(.A0 (n_1375), .A1 (n_1271), .B0 (n_1405), .Y
       (n_1412));
  OAI211X1 g18228__6161(.A0 (u_xfr_ctl_n_1841), .A1 (n_1402), .B0
       (u_xfr_ctl_n_1849), .C0 (u_xfr_ctl_n_1850), .Y (n_1411));
  NOR2XL g18229__9315(.A (u_xfr_ctl_n_1842), .B (n_1407), .Y (n_1410));
  OAI31X1 g18230__9945(.A0 (n_1494), .A1 (n_1375), .A2
       (u_xfr_ctl_n_685), .B0 (n_1408), .Y (n_1409));
  AOI33XL g18231__2883(.A0 (n_1394), .A1 (n_1385), .A2 (n_1401), .B0
       (n_1399), .B1 (u_xfr_ctl_n_684), .B2 (u_xfr_ctl_l_xfr_end), .Y
       (n_1408));
  NAND2XL g18232__2346(.A (n_1374), .B (n_1406), .Y (u_xfr_ctl_n_1850));
  AOI32X1 g18234__1666(.A0 (n_1388), .A1 (n_1384), .A2 (n_1401), .B0
       (n_1393), .B1 (n_1401), .Y (n_1407));
  NOR2XL g18236__7410(.A (u_xfr_ctl_n_829), .B (u_xfr_ctl_n_1757), .Y
       (n_1406));
  NOR4X1 g18237__6417(.A (u_xfr_ctl_n_1842), .B (1'b0), .C
       (u_xfr_ctl_b2x_write), .D (u_xfr_ctl_n_685), .Y (n_1405));
  OR2X1 g18238__5477(.A (u_xfr_ctl_n_1781), .B (u_xfr_ctl_n_708), .Y
       (u_xfr_ctl_n_1852));
  NAND2XL g18239__2398(.A (sdr_init_done), .B (n_1401), .Y
       (u_xfr_ctl_n_1757));
  NOR2XL g18240__5107(.A (u_xfr_ctl_n_1781), .B (u_xfr_ctl_n_685), .Y
       (n_1404));
  INVXL g18241(.A (n_1865), .Y (app_rd_valid));
  NAND2XL g18243__4319(.A (n_1374), .B (n_1401), .Y (u_xfr_ctl_n_708));
  INVX1 g18244(.A (u_xfr_ctl_n_685), .Y (n_1401));
  OAI2BB1X1 g18245__8428(.A0N (n_1280), .A1N (n_1591), .B0 (n_1472), .Y
       (n_1581));
  OAI2BB1X1 g18246__5526(.A0N (n_1280), .A1N (n_1594), .B0 (n_1478), .Y
       (n_1584));
  NAND3BXL g18247__6783(.AN (n_1509), .B (n_1399), .C (n_1374), .Y
       (n_1402));
  NAND2XL g18248__3680(.A (n_1492), .B (n_1399), .Y (u_xfr_ctl_n_685));
  OAI2BB1X1 g18249__1617(.A0N (n_1280), .A1N (n_1597), .B0 (n_1475), .Y
       (n_1587));
  OAI2BB1X1 g18250__2802(.A0N (n_1280), .A1N (n_1592), .B0 (n_1480), .Y
       (n_1582));
  OAI2BB1X1 g18251__1705(.A0N (n_1280), .A1N (n_1593), .B0 (n_1479), .Y
       (n_1583));
  OAI2BB1X1 g18252__5122(.A0N (n_1280), .A1N (n_1596), .B0 (n_1476), .Y
       (n_1586));
  OAI2BB1X1 g18253__8246(.A0N (n_1280), .A1N (n_1595), .B0 (n_1477), .Y
       (n_1585));
  NAND2BXL g18254__7098(.AN (n_1398), .B (sdr_width[0]), .Y (n_1400));
  OAI221X1 g18255__6131(.A0 (n_1650), .A1 (n_1392), .B0 (n_1649), .B1
       (n_1391), .C0 (n_1396), .Y (n_1399));
  NOR2BX1 g18257__1881(.AN (r2b_len[4]), .B (n_1395), .Y (n_1595));
  AND2X1 g18258__5115(.A (u_bs_convert_rd_xfr_count[0]), .B (x2a_rdok),
       .Y (n_1398));
  NOR2BX1 g18259__7482(.AN (r2b_len[3]), .B (n_1395), .Y (n_1594));
  NOR2BX1 g18260__4733(.AN (r2b_len[1]), .B (n_1395), .Y (n_1592));
  OA22X1 g18261__6161(.A0 (n_1638), .A1 (n_1390), .B0 (n_1630), .B1
       (n_1389), .Y (n_1396));
  NOR2BX1 g18262__9315(.AN (r2b_len[2]), .B (n_1395), .Y (n_1593));
  NOR2BX1 g18263__9945(.AN (r2b_len[5]), .B (n_1395), .Y (n_1596));
  NOR2BX1 g18264__2883(.AN (r2b_len[6]), .B (n_1395), .Y (n_1597));
  NOR2BX1 g18265__2346(.AN (r2b_len[0]), .B (n_1395), .Y (n_1591));
  NAND2XL g18266__1666(.A (u_xfr_ctl_b2x_read), .B (n_1388), .Y
       (n_1394));
  OR2X1 g18267__7410(.A (n_1380), .B (n_1387), .Y
       (u_xfr_ctl_rd_pipe_mt));
  OAI221X1 g18269__6417(.A0 (n_1421), .A1 (n_1354), .B0 (n_1422), .B1
       (n_1333), .C0 (n_1386), .Y (app_last_rd));
  OAI2BB1X1 g18270__5477(.A0N (n_1385), .A1N (u_xfr_ctl_n_1035), .B0
       (n_1493), .Y (n_1393));
  OAI211X1 g18271__2398(.A0 (n_1279), .A1 (n_1325), .B0 (n_1382), .C0
       (n_1381), .Y (x2a_rdok));
  OA21X1 g18272__5107(.A0 (u_bank_ctl_bank0_fsm_n_742), .A1 (n_1346),
       .B0 (n_1376), .Y (n_1392));
  OA21X1 g18273__6260(.A0 (u_bank_ctl_bank3_fsm_n_742), .A1 (n_1347),
       .B0 (n_1377), .Y (n_1391));
  OA21X1 g18274__4319(.A0 (u_bank_ctl_bank1_fsm_n_742), .A1 (n_1348),
       .B0 (n_1378), .Y (n_1390));
  OA21X1 g18275__8428(.A0 (u_bank_ctl_bank2_fsm_n_742), .A1 (n_1349),
       .B0 (n_1383), .Y (n_1389));
  OAI32X1 g18276__5526(.A0 (u_xfr_ctl_l_rd_next[5]), .A1 (n_1369), .A2
       (n_1354), .B0 (n_1331), .B1 (n_1369), .Y (n_1387));
  NOR4X1 g18277__6783(.A (n_1351), .B (n_1350), .C (n_1358), .D
       (n_1356), .Y (n_1669));
  AOI222X1 g18278__3680(.A0 (u_xfr_ctl_l_rd_last[5]), .A1 (n_1370), .B0
       (u_xfr_ctl_l_rd_last[3]), .B1 (n_1323), .C0
       (u_xfr_ctl_l_rd_last[2]), .C1 (n_1324), .Y (n_1386));
  NAND4XL g18279__1617(.A (n_1320), .B (n_1311), .C (1'b1), .D
       (n_1365), .Y (n_1388));
  OAI21X1 g18280__2802(.A0 (r2b_ba[0]), .A1 (n_1372), .B0 (n_1379), .Y
       (u_req_gen_n_793));
  INVX1 g18281(.A (n_1494), .Y (n_1384));
  NOR2BX1 g18282__1705(.AN (cfg_colbits[1]), .B (n_1473), .Y (n_1589));
  NOR2BX1 g18283__5122(.AN (n_1487), .B (n_1471), .Y (n_1588));
  NAND2XL g18284__8246(.A (u_xfr_ctl_b2x_write), .B
       (u_xfr_ctl_b2x_read), .Y (u_xfr_ctl_n_1035));
  OR2X1 g18286__7098(.A (u_xfr_ctl_n_1841), .B (n_1373), .Y
       (u_xfr_ctl_n_1849));
  NAND2XL g18287__6131(.A (n_1492), .B (n_1373), .Y (n_1509));
  NAND2XL g18288__1881(.A (u_xfr_ctl_n_684), .B (u_xfr_ctl_l_xfr_end),
       .Y (n_1493));
  AOI33XL g18290__5115(.A0 (u_bank_ctl_bank2_fsm_x2b_pre_ok_r[0]), .A1
       (u_bank_ctl_tras_ok[2]), .A2 (u_bank_ctl_bank2_fsm_n_760), .B0
       (u_bank_ctl_bank2_fsm_x2b_act_ok_r[0]), .B1
       (u_bank_ctl_bank2_fsm_timer0_tc_r[0]), .B2 (n_1328), .Y
       (n_1383));
  AOI22XL g18291__7482(.A0 (u_xfr_ctl_l_rd_next[6]), .A1 (n_1371), .B0
       (u_xfr_ctl_l_rd_next[3]), .B1 (n_1323), .Y (n_1382));
  AOI22XL g18292__4733(.A0 (u_xfr_ctl_l_rd_next[5]), .A1 (n_1370), .B0
       (u_xfr_ctl_l_rd_next[4]), .B1 (n_1332), .Y (n_1381));
  OAI222XL g18293__6161(.A0 (n_1333), .A1 (n_1355), .B0 (n_1304), .B1
       (n_1325), .C0 (n_1322), .C1 (n_1334), .Y (n_1380));
  OAI21XL g18294__9315(.A0 (n_1483), .A1 (n_1362), .B0 (r2b_ba[0]), .Y
       (n_1379));
  AOI33XL g18295__9945(.A0 (u_bank_ctl_bank1_fsm_x2b_pre_ok_r[0]), .A1
       (u_bank_ctl_tras_ok[1]), .A2 (u_bank_ctl_bank1_fsm_n_760), .B0
       (u_bank_ctl_bank1_fsm_x2b_act_ok_r[0]), .B1
       (u_bank_ctl_bank1_fsm_timer0_tc_r[0]), .B2 (n_1326), .Y
       (n_1378));
  AOI33XL g18296__2883(.A0 (u_bank_ctl_bank3_fsm_x2b_pre_ok_r[0]), .A1
       (u_bank_ctl_tras_ok[3]), .A2 (u_bank_ctl_bank3_fsm_n_760), .B0
       (u_bank_ctl_bank3_fsm_x2b_act_ok_r[0]), .B1
       (u_bank_ctl_bank3_fsm_timer0_tc_r[0]), .B2 (n_1329), .Y
       (n_1377));
  AOI33XL g18297__2346(.A0 (u_bank_ctl_bank0_fsm_x2b_pre_ok_r[0]), .A1
       (u_bank_ctl_tras_ok[0]), .A2 (u_bank_ctl_bank0_fsm_n_760), .B0
       (u_bank_ctl_bank0_fsm_x2b_act_ok_r[0]), .B1
       (u_bank_ctl_bank0_fsm_timer0_tc_r[0]), .B2 (n_1327), .Y
       (n_1376));
  INVX1 g18298(.A (n_1375), .Y (u_xfr_ctl_b2x_write));
  INVX1 g18299(.A (u_xfr_ctl_b2x_read), .Y (n_1374));
  AND2X1 g18300__1666(.A (n_1608), .B (n_1508), .Y (n_1590));
  OR2X1 g18301__7410(.A (n_1280), .B (n_1363), .Y (n_1474));
  NOR2XL g18302__6417(.A (u_xfr_ctl_n_1780), .B (n_1491), .Y
       (u_xfr_ctl_n_1786));
  OR2X1 g18303__5477(.A (n_1280), .B (n_1367), .Y (n_1478));
  OR2X1 g18304__2398(.A (n_1280), .B (n_1366), .Y (n_1479));
  NOR2XL g18305__5107(.A (n_1368), .B (n_1365), .Y (n_1375));
  NAND2XL g18306__6260(.A (b2x_cmd[1]), .B (n_1365), .Y
       (u_xfr_ctl_b2x_read));
  INVX1 g18307(.A (n_1373), .Y (u_xfr_ctl_l_xfr_end));
  AOI22XL g18308__4319(.A0 (n_1484), .A1 (n_1352), .B0 (r2b_ba[1]), .B1
       (n_1511), .Y (n_1372));
  OR2X1 g18309__8428(.A (n_1280), .B (n_1359), .Y (n_1475));
  OR2X1 g18310__5526(.A (n_1280), .B (n_1364), .Y (n_1476));
  OR2X1 g18311__6783(.A (n_1280), .B (n_1357), .Y (n_1477));
  OR2X1 g18312__3680(.A (n_1280), .B (n_1360), .Y (n_1471));
  OR2X1 g18313__1617(.A (n_1280), .B (n_1361), .Y (n_1473));
  NOR4X1 g18314__2802(.A (n_1671), .B (n_1648), .C (n_1670), .D
       (n_1345), .Y (n_1373));
  INVXL g18315(.A (n_1354), .Y (n_1371));
  INVX1 g18316(.A (n_1331), .Y (n_1370));
  INVX1 g18317(.A (b2x_cmd[1]), .Y (n_1368));
  OAI2BB1X1 g18318__1705(.A0N (app_req_len[7]), .A1N (n_1288), .B0
       (n_1344), .Y (n_1507));
  OAI2BB1X1 g18319__5122(.A0N (app_req_len[2]), .A1N (n_1288), .B0
       (n_1339), .Y (n_1502));
  OAI2BB1X1 g18320__8246(.A0N (app_req_len[3]), .A1N (n_1288), .B0
       (n_1340), .Y (n_1503));
  OAI2BB1X1 g18321__7098(.A0N (app_req_len[4]), .A1N (n_1288), .B0
       (n_1341), .Y (n_1504));
  AOI222X1 g18322__6131(.A0 (app_req_addr[2]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (app_req_addr[1]), .C0 (app_req_addr[3]),
       .C1 (n_1287), .Y (n_1367));
  AOI222X1 g18323__1881(.A0 (app_req_addr[1]), .A1 (n_1288), .B0
       (app_req_addr[2]), .B1 (n_1287), .C0 (sdr_width[1]), .C1
       (app_req_addr[0]), .Y (n_1366));
  OAI2BB1X1 g18324__5115(.A0N (app_req_len[5]), .A1N (n_1288), .B0
       (n_1342), .Y (n_1505));
  OAI2BB1X1 g18325__7482(.A0N (app_req_len[6]), .A1N (n_1288), .B0
       (n_1343), .Y (n_1506));
  NAND2BX1 g18326__4733(.AN (n_1492), .B (x2b_pre_ok[3]), .Y (n_1491));
  OR2X1 g18327__6161(.A (u_xfr_ctl_l_rd_next[4]), .B (n_1355), .Y
       (n_1369));
  OR2X1 g18328__9315(.A (n_1280), .B (n_1353), .Y (n_1480));
  OAI211X1 g18329__9945(.A0 (n_1423), .A1 (n_1649), .B0 (n_1336), .C0
       (n_1330), .Y (b2x_cmd[1]));
  INVX1 g18330(.A (b2x_cmd[0]), .Y (n_1365));
  AOI222X1 g18331__2883(.A0 (app_req_addr[4]), .A1 (n_1288), .B0
       (app_req_addr[5]), .B1 (n_1287), .C0 (sdr_width[1]), .C1
       (app_req_addr[3]), .Y (n_1364));
  AOI222X1 g18332__2346(.A0 (app_req_addr[6]), .A1 (n_1288), .B0
       (app_req_addr[7]), .B1 (n_1287), .C0 (sdr_width[1]), .C1
       (app_req_addr[5]), .Y (n_1363));
  MX2X1 g18333__1666(.A (n_1512), .B (n_1510), .S0 (r2b_ba[1]), .Y
       (n_1362));
  AOI222X1 g18334__7410(.A0 (app_req_addr[8]), .A1 (n_1288), .B0
       (app_req_addr[9]), .B1 (n_1287), .C0 (sdr_width[1]), .C1
       (app_req_addr[7]), .Y (n_1361));
  AOI222X1 g18335__6417(.A0 (app_req_addr[7]), .A1 (n_1288), .B0
       (app_req_addr[8]), .B1 (n_1287), .C0 (sdr_width[1]), .C1
       (app_req_addr[6]), .Y (n_1360));
  AOI222X1 g18336__5477(.A0 (app_req_addr[5]), .A1 (n_1288), .B0
       (app_req_addr[6]), .B1 (n_1287), .C0 (sdr_width[1]), .C1
       (app_req_addr[4]), .Y (n_1359));
  OAI2BB1X1 g18337__2398(.A0N (app_req_len[1]), .A1N (n_1288), .B0
       (n_1338), .Y (n_1501));
  NAND4XL g18338__5107(.A (n_1318), .B (n_1312), .C (n_1313), .D
       (n_1308), .Y (n_1358));
  AOI222X1 g18339__6260(.A0 (app_req_addr[3]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (app_req_addr[2]), .C0 (app_req_addr[4]),
       .C1 (n_1287), .Y (n_1357));
  NAND4XL g18340__4319(.A (n_1315), .B (n_1317), .C (n_1319), .D
       (n_1321), .Y (n_1356));
  OAI2BB1X1 g18341__8428(.A0N (app_req_addr[9]), .A1N (n_1288), .B0
       (n_1337), .Y (n_1508));
  NAND3XL g18342__5526(.A (n_1335), .B (n_1469), .C (n_1470), .Y
       (b2x_cmd[0]));
  AOI22XL g18343__6783(.A0 (app_req_addr[1]), .A1 (n_1287), .B0
       (app_req_addr[0]), .B1 (n_1288), .Y (n_1353));
  OR2X1 g18344__3680(.A (n_1483), .B (n_1513), .Y (n_1352));
  AO22XL g18345__1617(.A0 (pad_sdr_din2[1]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (u_bs_convert_saved_rd_data[17]), .Y
       (app_rd_data[17]));
  AO22XL g18346__2802(.A0 (pad_sdr_din2[2]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (u_bs_convert_saved_rd_data[18]), .Y
       (app_rd_data[18]));
  AO22XL g18347__1705(.A0 (pad_sdr_din2[3]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (u_bs_convert_saved_rd_data[19]), .Y
       (app_rd_data[19]));
  AO22XL g18348__5122(.A0 (pad_sdr_din2[4]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (u_bs_convert_saved_rd_data[20]), .Y
       (app_rd_data[20]));
  NAND2XL g18349__8246(.A (n_1310), .B (n_1316), .Y (n_1351));
  NAND2XL g18350__7098(.A (n_1314), .B (n_1309), .Y (n_1350));
  AOI33XL g18351__6131(.A0 (n_1301), .A1
       (u_bank_ctl_bank2_fsm_timer0_tc_r[0]), .A2
       (u_bank_ctl_bank2_fsm_x2b_rdok_r), .B0 (n_1300), .B1
       (u_bank_ctl_bank2_fsm_x2b_wrok_r), .B2
       (u_bank_ctl_bank2_fsm_timer0_tc_r[0]), .Y (n_1349));
  AOI33XL g18352__1881(.A0 (n_1296), .A1
       (u_bank_ctl_bank1_fsm_x2b_rdok_r), .A2
       (u_bank_ctl_bank1_fsm_xfr_ok_r), .B0 (n_1297), .B1
       (u_bank_ctl_bank1_fsm_l_write), .B2
       (u_bank_ctl_bank1_fsm_xfr_ok_r), .Y (n_1348));
  AOI33XL g18353__5115(.A0 (n_1295), .A1
       (u_bank_ctl_bank3_fsm_x2b_rdok_r), .A2
       (u_bank_ctl_bank3_fsm_xfr_ok_r), .B0 (n_1294), .B1
       (u_bank_ctl_bank3_fsm_l_write), .B2
       (u_bank_ctl_bank3_fsm_xfr_ok_r), .Y (n_1347));
  AOI33XL g18354__7482(.A0 (n_1285), .A1
       (u_bank_ctl_bank0_fsm_timer0_tc_r[0]), .A2
       (u_bank_ctl_bank0_fsm_x2b_rdok_r), .B0 (n_1298), .B1
       (u_bank_ctl_bank0_fsm_x2b_wrok_r), .B2
       (u_bank_ctl_bank0_fsm_timer0_tc_r[0]), .Y (n_1346));
  AO22XL g18355__4733(.A0 (pad_sdr_din2[5]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (u_bs_convert_saved_rd_data[21]), .Y
       (app_rd_data[21]));
  OR4X1 g18356__6161(.A (n_1672), .B (n_1286), .C (n_1668), .D
       (n_1647), .Y (n_1345));
  AO22XL g18357__9315(.A0 (pad_sdr_din2[6]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (u_bs_convert_saved_rd_data[22]), .Y
       (app_rd_data[22]));
  AO22XL g18358__9945(.A0 (pad_sdr_din2[7]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (u_bs_convert_saved_rd_data[23]), .Y
       (app_rd_data[23]));
  AO22XL g18359__2883(.A0 (pad_sdr_din2[8]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (pad_sdr_din2[0]), .Y (app_rd_data[24]));
  AOI22XL g18360__2346(.A0 (app_req_len[8]), .A1 (n_1287), .B0
       (sdr_width[1]), .B1 (app_req_len[6]), .Y (n_1344));
  AOI22XL g18361__1666(.A0 (app_req_len[7]), .A1 (n_1287), .B0
       (sdr_width[1]), .B1 (app_req_len[5]), .Y (n_1343));
  AOI22XL g18362__7410(.A0 (app_req_len[6]), .A1 (n_1287), .B0
       (sdr_width[1]), .B1 (app_req_len[4]), .Y (n_1342));
  AOI22XL g18363__6417(.A0 (app_req_len[5]), .A1 (n_1287), .B0
       (sdr_width[1]), .B1 (app_req_len[3]), .Y (n_1341));
  AOI22XL g18364__5477(.A0 (app_req_len[4]), .A1 (n_1287), .B0
       (sdr_width[1]), .B1 (app_req_len[2]), .Y (n_1340));
  AOI22XL g18365__2398(.A0 (app_req_len[3]), .A1 (n_1287), .B0
       (sdr_width[1]), .B1 (app_req_len[1]), .Y (n_1339));
  AOI22XL g18366__5107(.A0 (app_req_len[2]), .A1 (n_1287), .B0
       (sdr_width[1]), .B1 (app_req_len[0]), .Y (n_1338));
  AO22X1 g18367__6260(.A0 (app_req_len[1]), .A1 (n_1287), .B0
       (app_req_len[0]), .B1 (n_1288), .Y (n_1500));
  OR2X1 g18368__4319(.A (u_xfr_ctl_l_rd_next[3]), .B (n_1334), .Y
       (n_1355));
  NAND2XL g18369__8428(.A (u_bank_ctl_bank1_fsm_n_759), .B
       (u_bank_ctl_bank1_fsm_n_758), .Y (u_bank_ctl_bank1_fsm_n_760));
  NAND3XL g18370__5526(.A (app_req_ack), .B (app_req_addr[0]), .C
       (n_1287), .Y (n_1472));
  NAND2XL g18371__6783(.A (u_bank_ctl_bank3_fsm_n_759), .B
       (u_bank_ctl_bank3_fsm_n_758), .Y (u_bank_ctl_bank3_fsm_n_760));
  NAND2XL g18372__3680(.A (u_bank_ctl_bank2_fsm_n_759), .B
       (u_bank_ctl_bank2_fsm_n_758), .Y (u_bank_ctl_bank2_fsm_n_760));
  NAND2XL g18373__1617(.A (u_bank_ctl_bank0_fsm_n_759), .B
       (u_bank_ctl_bank0_fsm_n_758), .Y (u_bank_ctl_bank0_fsm_n_760));
  OAI21XL g18374__2802(.A0 (cfg_sdr_cas[2]), .A1 (n_1307), .B0
       (n_1331), .Y (n_1354));
  NAND2XL g18375__1705(.A (n_1481), .B (n_1486), .Y (n_1492));
  AO22XL g18376__5122(.A0 (pad_sdr_din2[0]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (u_bs_convert_saved_rd_data[16]), .Y
       (app_rd_data[16]));
  AO22XL g18377__8246(.A0 (pad_sdr_din2[15]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (pad_sdr_din2[7]), .Y (app_rd_data[31]));
  AO22XL g18378__7098(.A0 (pad_sdr_din2[14]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (pad_sdr_din2[6]), .Y (app_rd_data[30]));
  AO22XL g18379__6131(.A0 (pad_sdr_din2[13]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (pad_sdr_din2[5]), .Y (app_rd_data[29]));
  AO22XL g18380__1881(.A0 (pad_sdr_din2[12]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (pad_sdr_din2[4]), .Y (app_rd_data[28]));
  AO22XL g18381__5115(.A0 (pad_sdr_din2[11]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (pad_sdr_din2[3]), .Y (app_rd_data[27]));
  AO22XL g18382__7482(.A0 (pad_sdr_din2[10]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (pad_sdr_din2[2]), .Y (app_rd_data[26]));
  AO22XL g18383__4733(.A0 (pad_sdr_din2[9]), .A1 (n_1288), .B0
       (sdr_width[1]), .B1 (pad_sdr_din2[1]), .Y (app_rd_data[25]));
  AOI22XL g18384__6161(.A0 (app_req_addr[10]), .A1 (n_1287), .B0
       (sdr_width[1]), .B1 (app_req_addr[8]), .Y (n_1337));
  AOI22XL g18385__9315(.A0 (u_bank_ctl_i2x_cmd0[1]), .A1 (n_1291), .B0
       (u_bank_ctl_i2x_cmd1[1]), .B1 (n_1292), .Y (n_1336));
  AOI22XL g18386__9945(.A0 (u_bank_ctl_i2x_cmd2[0]), .A1 (n_1290), .B0
       (u_bank_ctl_i2x_cmd3[0]), .B1 (n_1302), .Y (n_1335));
  MX2XL g18387__2883(.A (pad_sdr_din2[11]), .B
       (u_bs_convert_saved_rd_data[11]), .S0 (n_1490), .Y
       (app_rd_data[11]));
  MX2XL g18388__2346(.A (pad_sdr_din2[10]), .B
       (u_bs_convert_saved_rd_data[10]), .S0 (n_1490), .Y
       (app_rd_data[10]));
  MX2XL g18389__1666(.A (pad_sdr_din2[9]), .B
       (u_bs_convert_saved_rd_data[9]), .S0 (n_1490), .Y
       (app_rd_data[9]));
  MX2XL g18390__7410(.A (pad_sdr_din2[8]), .B
       (u_bs_convert_saved_rd_data[8]), .S0 (n_1490), .Y
       (app_rd_data[8]));
  MX2XL g18391__6417(.A (pad_sdr_din2[12]), .B
       (u_bs_convert_saved_rd_data[12]), .S0 (n_1490), .Y
       (app_rd_data[12]));
  MX2XL g18392__5477(.A (pad_sdr_din2[13]), .B
       (u_bs_convert_saved_rd_data[13]), .S0 (n_1490), .Y
       (app_rd_data[13]));
  MX2XL g18393__2398(.A (pad_sdr_din2[7]), .B
       (u_bs_convert_saved_rd_data[7]), .S0 (n_1490), .Y
       (app_rd_data[7]));
  MX2XL g18394__5107(.A (pad_sdr_din2[6]), .B
       (u_bs_convert_saved_rd_data[6]), .S0 (n_1490), .Y
       (app_rd_data[6]));
  MX2XL g18395__6260(.A (pad_sdr_din2[5]), .B
       (u_bs_convert_saved_rd_data[5]), .S0 (n_1490), .Y
       (app_rd_data[5]));
  MX2XL g18396__4319(.A (pad_sdr_din2[4]), .B
       (u_bs_convert_saved_rd_data[4]), .S0 (n_1490), .Y
       (app_rd_data[4]));
  MX2XL g18397__8428(.A (pad_sdr_din2[3]), .B
       (u_bs_convert_saved_rd_data[3]), .S0 (n_1490), .Y
       (app_rd_data[3]));
  MX2XL g18398__5526(.A (pad_sdr_din2[2]), .B
       (u_bs_convert_saved_rd_data[2]), .S0 (n_1490), .Y
       (app_rd_data[2]));
  MX2XL g18399__6783(.A (pad_sdr_din2[1]), .B
       (u_bs_convert_saved_rd_data[1]), .S0 (n_1490), .Y
       (app_rd_data[1]));
  MX2XL g18400__3680(.A (pad_sdr_din2[0]), .B
       (u_bs_convert_saved_rd_data[0]), .S0 (n_1490), .Y
       (app_rd_data[0]));
  MX2XL g18401__1617(.A (pad_sdr_din2[15]), .B
       (u_bs_convert_saved_rd_data[15]), .S0 (n_1490), .Y
       (app_rd_data[15]));
  MX2XL g18402__2802(.A (pad_sdr_din2[14]), .B
       (u_bs_convert_saved_rd_data[14]), .S0 (n_1490), .Y
       (app_rd_data[14]));
  MX2X1 g18403__1705(.A (u_req_gen_max_r2b_len_r[5]), .B
       (u_req_gen_lcl_req_len[5]), .S0 (n_1289), .Y (r2b_len[5]));
  MX2X1 g18404__5122(.A (u_req_gen_max_r2b_len_r[3]), .B
       (u_req_gen_lcl_req_len[3]), .S0 (n_1289), .Y (r2b_len[3]));
  MX2X1 g18405__8246(.A (u_req_gen_max_r2b_len_r[2]), .B
       (u_req_gen_lcl_req_len[2]), .S0 (n_1289), .Y (r2b_len[2]));
  MX2X1 g18406__7098(.A (u_req_gen_max_r2b_len_r[1]), .B
       (u_req_gen_lcl_req_len[1]), .S0 (n_1289), .Y (r2b_len[1]));
  MX2X1 g18407__6131(.A (u_req_gen_max_r2b_len_r[0]), .B
       (u_req_gen_lcl_req_len[0]), .S0 (n_1289), .Y (r2b_len[0]));
  MX2X1 g18408__1881(.A (u_req_gen_max_r2b_len_r[6]), .B
       (u_req_gen_lcl_req_len[6]), .S0 (n_1289), .Y (r2b_len[6]));
  MX2X1 g18409__5115(.A (u_req_gen_max_r2b_len_r[4]), .B
       (u_req_gen_lcl_req_len[4]), .S0 (n_1289), .Y (r2b_len[4]));
  INVXL g18410(.A (n_1333), .Y (n_1332));
  NAND2XL g18411__7482(.A (u_bank_ctl_i2x_cmd2[1]), .B (n_1290), .Y
       (n_1330));
  NOR2XL g18412__4733(.A (n_1280), .B (n_1487), .Y (n_1605));
  AND2X1 g18413__6161(.A (app_req_len[0]), .B (n_1287), .Y (n_1499));
  NOR2XL g18414__9315(.A (n_1280), .B (n_1495), .Y (n_1606));
  NOR2XL g18415__9945(.A (n_1280), .B (n_1496), .Y (n_1607));
  NAND2XL g18416__2883(.A (u_bank_ctl_bank1_fsm_bank_st[0]), .B
       (n_1306), .Y (u_bank_ctl_bank1_fsm_n_758));
  NAND2XL g18417__2346(.A (u_bank_ctl_bank2_fsm_bank_st[0]), .B
       (n_1303), .Y (u_bank_ctl_bank2_fsm_n_758));
  NAND2BXL g18418__1666(.AN (n_1483), .B (r2b_ba[1]), .Y (n_1484));
  NAND2BXL g18419__7410(.AN (u_bank_ctl_bank2_fsm_bank_st[0]), .B
       (n_1303), .Y (n_1511));
  NAND2XL g18420__6417(.A (u_bank_ctl_bank3_fsm_bank_st[0]), .B
       (n_1293), .Y (u_bank_ctl_bank3_fsm_n_758));
  OR2X1 g18421__5477(.A (u_xfr_ctl_mgmt_st[2]), .B (n_1482), .Y
       (u_xfr_ctl_n_1780));
  NAND2XL g18422__2398(.A (u_bank_ctl_bank0_fsm_bank_st[0]), .B
       (n_1305), .Y (u_bank_ctl_bank0_fsm_n_758));
  NAND2XL g18423__5107(.A (u_xfr_ctl_n_1781), .B (u_xfr_ctl_n_829), .Y
       (x2b_pre_ok[3]));
  OR2X1 g18424__6260(.A (u_xfr_ctl_mgmt_st[2]), .B (n_1489), .Y
       (n_1486));
  OR2X1 g18425__4319(.A (u_xfr_ctl_l_rd_next[2]), .B (n_1304), .Y
       (n_1334));
  NAND2BXL g18426__8428(.AN (n_1482), .B (u_xfr_ctl_mgmt_st[2]), .Y
       (n_1481));
  NOR2XL g18427__5526(.A (n_1280), .B (n_1497), .Y (n_1608));
  NAND2BXL g18428__6783(.AN (u_bank_ctl_bank0_fsm_bank_st[0]), .B
       (n_1305), .Y (n_1513));
  NAND2BXL g18429__3680(.AN (u_bank_ctl_bank3_fsm_bank_st[0]), .B
       (n_1293), .Y (n_1510));
  NAND2XL g18430__1617(.A (u_bank_ctl_i2x_cmd0[0]), .B (n_1291), .Y
       (n_1470));
  NAND2BX1 g18431__2802(.AN (u_bank_ctl_bank1_fsm_bank_st[0]), .B
       (n_1306), .Y (n_1512));
  NAND3BX1 g18432__1705(.AN (u_bank_ctl_bank3_fsm_bank_st[2]), .B
       (u_bank_ctl_bank3_fsm_bank_st[0]), .C
       (u_bank_ctl_bank3_fsm_bank_st[1]), .Y
       (u_bank_ctl_bank3_fsm_n_742));
  NAND2XL g18433__5122(.A (u_bank_ctl_i2x_cmd1[0]), .B (n_1292), .Y
       (n_1469));
  NAND2XL g18434__8246(.A (u_xfr_ctl_xfr_caddr[0]), .B (n_1299), .Y
       (u_xfr_ctl_n_684));
  NAND3BX1 g18435__7098(.AN (u_bank_ctl_bank2_fsm_bank_st[2]), .B
       (u_bank_ctl_bank2_fsm_bank_st[0]), .C
       (u_bank_ctl_bank2_fsm_bank_st[1]), .Y
       (u_bank_ctl_bank2_fsm_n_742));
  NAND3BX1 g18436__6131(.AN (u_bank_ctl_bank1_fsm_bank_st[2]), .B
       (u_bank_ctl_bank1_fsm_bank_st[0]), .C
       (u_bank_ctl_bank1_fsm_bank_st[1]), .Y
       (u_bank_ctl_bank1_fsm_n_742));
  NAND3BXL g18437__1881(.AN (cfg_sdr_cas[2]), .B (cfg_sdr_cas[0]), .C
       (cfg_sdr_cas[1]), .Y (n_1333));
  NAND2XL g18438__5115(.A (cfg_sdr_cas[2]), .B (n_1307), .Y (n_1331));
  INVX1 g18439(.A (u_bank_ctl_bank3_fsm_n_753), .Y (n_1329));
  INVX1 g18440(.A (u_bank_ctl_bank2_fsm_n_753), .Y (n_1328));
  INVX1 g18441(.A (u_bank_ctl_bank0_fsm_n_753), .Y (n_1327));
  INVX1 g18442(.A (u_bank_ctl_bank1_fsm_n_753), .Y (n_1326));
  INVX1 g18443(.A (n_1324), .Y (n_1325));
  INVXL g18444(.A (n_1323), .Y (n_1322));
  XNOR2X1 g18445__7482(.A (u_xfr_ctl_rfsh_timer[0]), .B
       (cfg_sdr_rfsh[0]), .Y (n_1321));
  NOR4X1 g18446__4733(.A (u_bank_ctl_bank0_fsm_timer0[2]), .B
       (u_bank_ctl_bank0_fsm_timer0[1]), .C
       (u_bank_ctl_bank0_fsm_timer0[3]), .D
       (u_bank_ctl_bank0_fsm_timer0[0]), .Y
       (u_bank_ctl_bank0_fsm_timer0_tc_t));
  NOR4X1 g18447__6161(.A (u_bank_ctl_bank1_fsm_timer0[2]), .B
       (u_bank_ctl_bank1_fsm_timer0[1]), .C
       (u_bank_ctl_bank1_fsm_timer0[3]), .D
       (u_bank_ctl_bank1_fsm_timer0[0]), .Y
       (u_bank_ctl_bank1_fsm_timer0_tc_t));
  NOR4X1 g18448__9315(.A (u_bank_ctl_bank2_fsm_timer0[2]), .B
       (u_bank_ctl_bank2_fsm_timer0[1]), .C
       (u_bank_ctl_bank2_fsm_timer0[3]), .D
       (u_bank_ctl_bank2_fsm_timer0[0]), .Y
       (u_bank_ctl_bank2_fsm_timer0_tc_t));
  NOR4X1 g18449__9945(.A (u_bank_ctl_bank3_fsm_timer0[2]), .B
       (u_bank_ctl_bank3_fsm_timer0[1]), .C
       (u_bank_ctl_bank3_fsm_timer0[3]), .D
       (u_bank_ctl_bank3_fsm_timer0[0]), .Y
       (u_bank_ctl_bank3_fsm_timer0_tc_t));
  XNOR2X1 g18450__2883(.A (b2x_ba[0]), .B (u_xfr_ctl_l_ba[0]), .Y
       (n_1320));
  XNOR2X1 g18451__2346(.A (u_xfr_ctl_rfsh_timer[1]), .B
       (cfg_sdr_rfsh[1]), .Y (n_1319));
  XNOR2X1 g18452__1666(.A (u_xfr_ctl_rfsh_timer[7]), .B
       (cfg_sdr_rfsh[7]), .Y (n_1318));
  XNOR2X1 g18453__7410(.A (u_xfr_ctl_rfsh_timer[2]), .B
       (cfg_sdr_rfsh[2]), .Y (n_1317));
  XNOR2X1 g18454__6417(.A (u_xfr_ctl_rfsh_timer[8]), .B
       (cfg_sdr_rfsh[8]), .Y (n_1316));
  XNOR2X1 g18455__5477(.A (u_xfr_ctl_rfsh_timer[3]), .B
       (cfg_sdr_rfsh[3]), .Y (n_1315));
  XNOR2X1 g18456__2398(.A (u_xfr_ctl_rfsh_timer[11]), .B
       (cfg_sdr_rfsh[11]), .Y (n_1314));
  XNOR2X1 g18457__5107(.A (u_xfr_ctl_rfsh_timer[5]), .B
       (cfg_sdr_rfsh[5]), .Y (n_1313));
  XNOR2X1 g18458__6260(.A (u_xfr_ctl_rfsh_timer[6]), .B
       (cfg_sdr_rfsh[6]), .Y (n_1312));
  XNOR2X1 g18459__4319(.A (b2x_ba[1]), .B (u_xfr_ctl_l_ba[1]), .Y
       (n_1311));
  XNOR2X1 g18460__8428(.A (u_xfr_ctl_rfsh_timer[9]), .B
       (cfg_sdr_rfsh[9]), .Y (n_1310));
  XNOR2X1 g18461__5526(.A (u_xfr_ctl_rfsh_timer[10]), .B
       (cfg_sdr_rfsh[10]), .Y (n_1309));
  XNOR2X1 g18462__6783(.A (u_xfr_ctl_rfsh_timer[4]), .B
       (cfg_sdr_rfsh[4]), .Y (n_1308));
  OR3X1 g18463__3680(.A (u_bank_ctl_bank3_fsm_bank_st[0]), .B (n_1277),
       .C (u_bank_ctl_bank3_fsm_bank_st[2]), .Y
       (u_bank_ctl_bank3_fsm_n_753));
  OR3X1 g18464__1617(.A (u_bank_ctl_bank2_fsm_bank_st[0]), .B (n_1283),
       .C (u_bank_ctl_bank2_fsm_bank_st[2]), .Y
       (u_bank_ctl_bank2_fsm_n_753));
  NAND3BXL g18465__2802(.AN (u_bank_ctl_bank0_fsm_bank_st[1]), .B
       (n_1273), .C (u_bank_ctl_bank0_fsm_bank_st[2]), .Y
       (u_bank_ctl_bank0_fsm_n_759));
  OR3X1 g18466__1705(.A (u_bank_ctl_bank0_fsm_bank_st[0]), .B (n_1278),
       .C (u_bank_ctl_bank0_fsm_bank_st[2]), .Y
       (u_bank_ctl_bank0_fsm_n_753));
  NAND3BXL g18467__5122(.AN (u_bank_ctl_bank3_fsm_bank_st[1]), .B
       (n_1274), .C (u_bank_ctl_bank3_fsm_bank_st[2]), .Y
       (u_bank_ctl_bank3_fsm_n_759));
  NAND3BX1 g18468__8246(.AN (u_bank_ctl_bank0_fsm_bank_st[2]), .B
       (u_bank_ctl_bank0_fsm_bank_st[0]), .C
       (u_bank_ctl_bank0_fsm_bank_st[1]), .Y
       (u_bank_ctl_bank0_fsm_n_742));
  NAND3BXL g18469__7098(.AN (u_bank_ctl_bank1_fsm_bank_st[1]), .B
       (n_1275), .C (u_bank_ctl_bank1_fsm_bank_st[2]), .Y
       (u_bank_ctl_bank1_fsm_n_759));
  OR3X1 g18470__6131(.A (u_bank_ctl_bank1_fsm_bank_st[0]), .B (n_1284),
       .C (u_bank_ctl_bank1_fsm_bank_st[2]), .Y
       (u_bank_ctl_bank1_fsm_n_753));
  NAND3BXL g18471__1881(.AN (u_bank_ctl_bank2_fsm_bank_st[1]), .B
       (n_1276), .C (u_bank_ctl_bank2_fsm_bank_st[2]), .Y
       (u_bank_ctl_bank2_fsm_n_759));
  NOR3BXL g18472__5115(.AN (cfg_sdr_cas[0]), .B (cfg_sdr_cas[2]), .C
       (cfg_sdr_cas[1]), .Y (n_1324));
  NOR3BXL g18473__7482(.AN (cfg_sdr_cas[1]), .B (cfg_sdr_cas[0]), .C
       (cfg_sdr_cas[2]), .Y (n_1323));
  INVX1 g18474(.A (n_1649), .Y (n_1302));
  NOR2BX1 g18475__4733(.AN (u_bank_ctl_bank2_fsm_xfr_ok_r), .B
       (u_bank_ctl_bank2_fsm_l_write), .Y (n_1301));
  AND2X1 g18476__6161(.A (u_req_gen_lcl_req_len[2]), .B (n_1280), .Y
       (n_1600));
  AND2X1 g18477__9315(.A (u_bank_ctl_bank2_fsm_l_write), .B
       (u_bank_ctl_bank2_fsm_xfr_ok_r), .Y (n_1300));
  NOR2XL g18478__9945(.A (n_1656), .B (u_xfr_ctl_l_wrap), .Y (n_1299));
  AND2X1 g18479__2883(.A (u_bank_ctl_bank0_fsm_l_write), .B
       (u_bank_ctl_bank0_fsm_xfr_ok_r), .Y (n_1298));
  AND2X1 g18480__2346(.A (u_req_gen_lcl_req_len[1]), .B (n_1280), .Y
       (n_1599));
  AND2X1 g18481__1666(.A (u_bank_ctl_bank1_fsm_timer0_tc_r[0]), .B
       (u_bank_ctl_bank1_fsm_x2b_wrok_r), .Y (n_1297));
  NOR2BX1 g18482__7410(.AN (u_bank_ctl_bank1_fsm_timer0_tc_r[0]), .B
       (u_bank_ctl_bank1_fsm_l_write), .Y (n_1296));
  AND2X1 g18483__6417(.A (u_req_gen_lcl_req_len[5]), .B (n_1280), .Y
       (n_1603));
  NOR2BX1 g18484__5477(.AN (u_bank_ctl_bank3_fsm_timer0_tc_r[0]), .B
       (u_bank_ctl_bank3_fsm_l_write), .Y (n_1295));
  AND2X1 g18485__2398(.A (u_bank_ctl_bank3_fsm_timer0_tc_r[0]), .B
       (u_bank_ctl_bank3_fsm_x2b_wrok_r), .Y (n_1294));
  NOR2XL g18486__5107(.A (cfg_sdr_cas[1]), .B (cfg_sdr_cas[0]), .Y
       (n_1307));
  NOR2XL g18487__6260(.A (u_bank_ctl_bank1_fsm_bank_st[2]), .B
       (u_bank_ctl_bank1_fsm_bank_st[1]), .Y (n_1306));
  NOR2XL g18488__4319(.A (u_bank_ctl_bank0_fsm_bank_st[2]), .B
       (u_bank_ctl_bank0_fsm_bank_st[1]), .Y (n_1305));
  OR2X1 g18489__8428(.A (u_xfr_ctl_l_rd_next[0]), .B
       (u_xfr_ctl_l_rd_next[1]), .Y (n_1304));
  OR2X1 g18490__5526(.A (u_xfr_ctl_mgmt_st[1]), .B
       (u_xfr_ctl_mgmt_st[0]), .Y (n_1489));
  NOR2XL g18491__6783(.A (u_bank_ctl_bank2_fsm_bank_st[2]), .B
       (u_bank_ctl_bank2_fsm_bank_st[1]), .Y (n_1303));
  OR2X1 g18492__3680(.A (cfg_colbits[1]), .B (cfg_colbits[0]), .Y
       (n_1487));
  NAND2XL g18493__1617(.A (u_xfr_ctl_xfr_st[0]), .B
       (u_xfr_ctl_xfr_st[1]), .Y (u_xfr_ctl_n_1781));
  NAND2X1 g18494__2802(.A (b2x_ba[1]), .B (b2x_ba[0]), .Y (n_1649));
  INVX1 g18495(.A (n_1638), .Y (n_1292));
  INVX2 g18496(.A (n_1291), .Y (n_1650));
  INVX1 g18497(.A (n_1630), .Y (n_1290));
  INVX1 g18498(.A (n_1288), .Y (n_1488));
  INVX2 g18499(.A (n_1287), .Y (n_1490));
  AND2X1 g18500__1705(.A (u_req_gen_lcl_req_len[6]), .B (n_1280), .Y
       (n_1604));
  AND2X1 g18501__5122(.A (u_req_gen_lcl_req_len[0]), .B (n_1280), .Y
       (n_1598));
  NAND2BXL g18502__8246(.AN (n_1646), .B (u_xfr_ctl_l_len[0]), .Y
       (n_1286));
  AND2X1 g18503__7098(.A (u_req_gen_lcl_req_len[4]), .B (n_1280), .Y
       (n_1602));
  AND2X1 g18504__6131(.A (u_req_gen_lcl_req_len[3]), .B (n_1280), .Y
       (n_1601));
  NOR2BX1 g18505__1881(.AN (u_bank_ctl_bank0_fsm_xfr_ok_r), .B
       (u_bank_ctl_bank0_fsm_l_write), .Y (n_1285));
  NAND2X1 g18506__5115(.A (cfg_colbits[1]), .B (cfg_colbits[0]), .Y
       (n_1497));
  NOR2XL g18507__7482(.A (u_bank_ctl_bank3_fsm_bank_st[2]), .B
       (u_bank_ctl_bank3_fsm_bank_st[1]), .Y (n_1293));
  OR2X1 g18508__4733(.A (n_1282), .B (cfg_colbits[0]), .Y (n_1496));
  NAND2X2 g18509__6161(.A (cfg_colbits[0]), .B (n_1282), .Y (n_1495));
  OR2X1 g18510__9315(.A (u_xfr_ctl_xfr_st[0]), .B
       (u_xfr_ctl_xfr_st[1]), .Y (u_xfr_ctl_n_829));
  NAND2XL g18511__9945(.A (u_xfr_ctl_mgmt_st[1]), .B
       (u_xfr_ctl_mgmt_st[0]), .Y (n_1482));
  NAND2XL g18512__2883(.A (r2b_req), .B (n_1498), .Y (n_1483));
  NAND2BXL g18514__2346(.AN (u_xfr_ctl_xfr_st[0]), .B
       (u_xfr_ctl_xfr_st[1]), .Y (u_xfr_ctl_n_1841));
  NOR2XL g18515__1666(.A (b2x_ba[1]), .B (b2x_ba[0]), .Y (n_1291));
  NAND2BX1 g18517__7410(.AN (u_xfr_ctl_xfr_st[1]), .B
       (u_xfr_ctl_xfr_st[0]), .Y (u_xfr_ctl_n_1842));
  NAND2X1 g18518__6417(.A (r2b_start), .B (u_req_gen_page_ovflw_r), .Y
       (n_1289));
  AND2X1 g18519__5477(.A (sdr_width[0]), .B (n_1272), .Y (n_1288));
  AND2X1 g18520__2398(.A (n_1272), .B (n_1281), .Y (n_1287));
  INVXL g18521(.A (u_bank_ctl_bank1_fsm_bank_st[1]), .Y (n_1284));
  INVXL g18522(.A (u_bank_ctl_bank2_fsm_bank_st[1]), .Y (n_1283));
  INVX1 g18523(.A (cfg_colbits[1]), .Y (n_1282));
  INVXL g18524(.A (sdr_width[0]), .Y (n_1281));
  INVX2 g18526(.A (app_req_ack), .Y (n_1280));
  INVX1 g18527(.A (u_xfr_ctl_l_rd_next[2]), .Y (n_1279));
  INVXL g18528(.A (u_bank_ctl_bank0_fsm_bank_st[1]), .Y (n_1278));
  INVXL g18529(.A (u_bank_ctl_bank3_fsm_bank_st[1]), .Y (n_1277));
  INVXL g18530(.A (u_bank_ctl_bank2_fsm_bank_st[0]), .Y (n_1276));
  INVXL g18531(.A (u_bank_ctl_bank1_fsm_bank_st[0]), .Y (n_1275));
  INVXL g18532(.A (u_bank_ctl_bank3_fsm_bank_st[0]), .Y (n_1274));
  INVXL g18533(.A (u_bank_ctl_bank0_fsm_bank_st[0]), .Y (n_1273));
  INVX2 g18535(.A (sdr_width[1]), .Y (n_1272));
  AO21XL g2__5107(.A0 (u_xfr_ctl_rd_pipe_mt), .A1 (n_1404), .B0
       (n_1406), .Y (n_1271));
  NAND2BX1 g18536__6260(.AN (b2x_ba[1]), .B (b2x_ba[0]), .Y (n_1638));
  NAND2BX1 g18537__4319(.AN (b2x_ba[0]), .B (b2x_ba[1]), .Y (n_1630));
  DFFHQX1 \pad_sdr_din1_reg[0] (.CK (pad_clk), .D (pad_sdr_din[0]), .Q
       (pad_sdr_din1[0]));
  DFFHQX1 \pad_sdr_din1_reg[1] (.CK (pad_clk), .D (pad_sdr_din[1]), .Q
       (pad_sdr_din1[1]));
  DFFHQX1 \pad_sdr_din1_reg[2] (.CK (pad_clk), .D (pad_sdr_din[2]), .Q
       (pad_sdr_din1[2]));
  DFFHQX1 \pad_sdr_din1_reg[3] (.CK (pad_clk), .D (pad_sdr_din[3]), .Q
       (pad_sdr_din1[3]));
  DFFHQX1 \pad_sdr_din1_reg[4] (.CK (pad_clk), .D (pad_sdr_din[4]), .Q
       (pad_sdr_din1[4]));
  DFFHQX1 \pad_sdr_din1_reg[5] (.CK (pad_clk), .D (pad_sdr_din[5]), .Q
       (pad_sdr_din1[5]));
  DFFHQX1 \pad_sdr_din1_reg[6] (.CK (pad_clk), .D (pad_sdr_din[6]), .Q
       (pad_sdr_din1[6]));
  DFFHQX1 \pad_sdr_din1_reg[7] (.CK (pad_clk), .D (pad_sdr_din[7]), .Q
       (pad_sdr_din1[7]));
  DFFHQX1 \pad_sdr_din1_reg[8] (.CK (pad_clk), .D (pad_sdr_din[8]), .Q
       (pad_sdr_din1[8]));
  DFFHQX1 \pad_sdr_din1_reg[9] (.CK (pad_clk), .D (pad_sdr_din[9]), .Q
       (pad_sdr_din1[9]));
  DFFHQX1 \pad_sdr_din1_reg[10] (.CK (pad_clk), .D (pad_sdr_din[10]),
       .Q (pad_sdr_din1[10]));
  DFFHQX1 \pad_sdr_din1_reg[11] (.CK (pad_clk), .D (pad_sdr_din[11]),
       .Q (pad_sdr_din1[11]));
  DFFHQX1 \pad_sdr_din1_reg[12] (.CK (pad_clk), .D (pad_sdr_din[12]),
       .Q (pad_sdr_din1[12]));
  DFFHQX1 \pad_sdr_din1_reg[13] (.CK (pad_clk), .D (pad_sdr_din[13]),
       .Q (pad_sdr_din1[13]));
  DFFHQX1 \pad_sdr_din1_reg[14] (.CK (pad_clk), .D (pad_sdr_din[14]),
       .Q (pad_sdr_din1[14]));
  DFFHQX1 \pad_sdr_din1_reg[15] (.CK (pad_clk), .D (pad_sdr_din[15]),
       .Q (pad_sdr_din1[15]));
  DFFHQX1 \pad_sdr_din2_reg[0] (.CK (clk), .D (pad_sdr_din1[0]), .Q
       (pad_sdr_din2[0]));
  DFFHQX1 \pad_sdr_din2_reg[1] (.CK (clk), .D (pad_sdr_din1[1]), .Q
       (pad_sdr_din2[1]));
  DFFHQX1 \pad_sdr_din2_reg[2] (.CK (clk), .D (pad_sdr_din1[2]), .Q
       (pad_sdr_din2[2]));
  DFFHQX1 \pad_sdr_din2_reg[3] (.CK (clk), .D (pad_sdr_din1[3]), .Q
       (pad_sdr_din2[3]));
  DFFHQX1 \pad_sdr_din2_reg[4] (.CK (clk), .D (pad_sdr_din1[4]), .Q
       (pad_sdr_din2[4]));
  DFFHQX1 \pad_sdr_din2_reg[5] (.CK (clk), .D (pad_sdr_din1[5]), .Q
       (pad_sdr_din2[5]));
  DFFHQX1 \pad_sdr_din2_reg[6] (.CK (clk), .D (pad_sdr_din1[6]), .Q
       (pad_sdr_din2[6]));
  DFFHQX1 \pad_sdr_din2_reg[7] (.CK (clk), .D (pad_sdr_din1[7]), .Q
       (pad_sdr_din2[7]));
  DFFHQX1 \pad_sdr_din2_reg[8] (.CK (clk), .D (pad_sdr_din1[8]), .Q
       (pad_sdr_din2[8]));
  DFFHQX1 \pad_sdr_din2_reg[9] (.CK (clk), .D (pad_sdr_din1[9]), .Q
       (pad_sdr_din2[9]));
  DFFHQX1 \pad_sdr_din2_reg[10] (.CK (clk), .D (pad_sdr_din1[10]), .Q
       (pad_sdr_din2[10]));
  DFFHQX1 \pad_sdr_din2_reg[11] (.CK (clk), .D (pad_sdr_din1[11]), .Q
       (pad_sdr_din2[11]));
  DFFHQX1 \pad_sdr_din2_reg[12] (.CK (clk), .D (pad_sdr_din1[12]), .Q
       (pad_sdr_din2[12]));
  DFFHQX1 \pad_sdr_din2_reg[13] (.CK (clk), .D (pad_sdr_din1[13]), .Q
       (pad_sdr_din2[13]));
  DFFHQX1 \pad_sdr_din2_reg[14] (.CK (clk), .D (pad_sdr_din1[14]), .Q
       (pad_sdr_din2[14]));
  DFFHQX1 \pad_sdr_din2_reg[15] (.CK (clk), .D (pad_sdr_din1[15]), .Q
       (pad_sdr_din2[15]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_b2x_cmd_r_reg[0] (.CK (clk), .D
       (n_1243), .Q (u_bank_ctl_i2x_cmd0[0]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_b2x_cmd_r_reg[1] (.CK (clk), .D
       (n_1188), .Q (u_bank_ctl_i2x_cmd0[1]));
  SDFFQX1 \u_bank_ctl_bank0_fsm_bank_row_reg[0] (.CK (clk), .D (n_432),
       .SI (\u_bank_ctl_bank0_fsm_bank_row[0]_699 ), .SE
       (u_bank_ctl_bank0_fsm_n_753), .Q
       (\u_bank_ctl_bank0_fsm_bank_row[0]_699 ));
  SDFFQX1 \u_bank_ctl_bank0_fsm_bank_row_reg[1] (.CK (clk), .D (n_424),
       .SI (\u_bank_ctl_bank0_fsm_bank_row[1]_700 ), .SE
       (u_bank_ctl_bank0_fsm_n_753), .Q
       (\u_bank_ctl_bank0_fsm_bank_row[1]_700 ));
  SDFFQX1 \u_bank_ctl_bank0_fsm_bank_row_reg[2] (.CK (clk), .D (n_422),
       .SI (\u_bank_ctl_bank0_fsm_bank_row[2]_701 ), .SE
       (u_bank_ctl_bank0_fsm_n_753), .Q
       (\u_bank_ctl_bank0_fsm_bank_row[2]_701 ));
  SDFFQX1 \u_bank_ctl_bank0_fsm_bank_row_reg[3] (.CK (clk), .D (n_418),
       .SI (\u_bank_ctl_bank0_fsm_bank_row[3]_702 ), .SE
       (u_bank_ctl_bank0_fsm_n_753), .Q
       (\u_bank_ctl_bank0_fsm_bank_row[3]_702 ));
  SDFFQX1 \u_bank_ctl_bank0_fsm_bank_row_reg[4] (.CK (clk), .D (n_410),
       .SI (\u_bank_ctl_bank0_fsm_bank_row[4]_703 ), .SE
       (u_bank_ctl_bank0_fsm_n_753), .Q
       (\u_bank_ctl_bank0_fsm_bank_row[4]_703 ));
  SDFFQX1 \u_bank_ctl_bank0_fsm_bank_row_reg[5] (.CK (clk), .D (n_404),
       .SI (\u_bank_ctl_bank0_fsm_bank_row[5]_704 ), .SE
       (u_bank_ctl_bank0_fsm_n_753), .Q
       (\u_bank_ctl_bank0_fsm_bank_row[5]_704 ));
  SDFFQX1 \u_bank_ctl_bank0_fsm_bank_row_reg[6] (.CK (clk), .D (n_395),
       .SI (\u_bank_ctl_bank0_fsm_bank_row[6]_705 ), .SE
       (u_bank_ctl_bank0_fsm_n_753), .Q
       (\u_bank_ctl_bank0_fsm_bank_row[6]_705 ));
  SDFFQX1 \u_bank_ctl_bank0_fsm_bank_row_reg[7] (.CK (clk), .D (n_393),
       .SI (\u_bank_ctl_bank0_fsm_bank_row[7]_706 ), .SE
       (u_bank_ctl_bank0_fsm_n_753), .Q
       (\u_bank_ctl_bank0_fsm_bank_row[7]_706 ));
  SDFFQX1 \u_bank_ctl_bank0_fsm_bank_row_reg[8] (.CK (clk), .D (n_391),
       .SI (\u_bank_ctl_bank0_fsm_bank_row[8]_707 ), .SE
       (u_bank_ctl_bank0_fsm_n_753), .Q
       (\u_bank_ctl_bank0_fsm_bank_row[8]_707 ));
  SDFFQX1 \u_bank_ctl_bank0_fsm_bank_row_reg[9] (.CK (clk), .D (n_398),
       .SI (\u_bank_ctl_bank0_fsm_bank_row[9]_708 ), .SE
       (u_bank_ctl_bank0_fsm_n_753), .Q
       (\u_bank_ctl_bank0_fsm_bank_row[9]_708 ));
  SDFFQX1 \u_bank_ctl_bank0_fsm_bank_row_reg[10] (.CK (clk), .D
       (n_280), .SI (\u_bank_ctl_bank0_fsm_bank_row[10]_709 ), .SE
       (u_bank_ctl_bank0_fsm_n_753), .Q
       (\u_bank_ctl_bank0_fsm_bank_row[10]_709 ));
  SDFFQX1 \u_bank_ctl_bank0_fsm_bank_row_reg[11] (.CK (clk), .D
       (n_436), .SI (\u_bank_ctl_bank0_fsm_bank_row[11]_710 ), .SE
       (u_bank_ctl_bank0_fsm_n_753), .Q
       (\u_bank_ctl_bank0_fsm_bank_row[11]_710 ));
  SDFFQX1 \u_bank_ctl_bank0_fsm_bank_row_reg[12] (.CK (clk), .D
       (n_278), .SI (\u_bank_ctl_bank0_fsm_bank_row[12]_711 ), .SE
       (u_bank_ctl_bank0_fsm_n_753), .Q
       (\u_bank_ctl_bank0_fsm_bank_row[12]_711 ));
  DFFHQX1 \u_bank_ctl_bank0_fsm_bank_st_reg[0] (.CK (clk), .D (n_1262),
       .Q (u_bank_ctl_bank0_fsm_bank_st[0]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_bank_st_reg[1] (.CK (clk), .D (n_1263),
       .Q (u_bank_ctl_bank0_fsm_bank_st[1]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_bank_st_reg[2] (.CK (clk), .D (n_1267),
       .Q (u_bank_ctl_bank0_fsm_bank_st[2]));
  DFFHQX1 u_bank_ctl_bank0_fsm_bank_valid_reg(.CK (clk), .D (n_1212),
       .Q (u_bank_ctl_bank0_fsm_bank_valid));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_caddr_reg[0] (.CK (clk), .D (n_646),
       .Q (u_bank_ctl_bank0_fsm_l_caddr[0]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_caddr_reg[1] (.CK (clk), .D (n_644),
       .Q (u_bank_ctl_bank0_fsm_l_caddr[1]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_caddr_reg[2] (.CK (clk), .D (n_643),
       .Q (u_bank_ctl_bank0_fsm_l_caddr[2]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_caddr_reg[3] (.CK (clk), .D (n_642),
       .Q (u_bank_ctl_bank0_fsm_l_caddr[3]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_caddr_reg[4] (.CK (clk), .D (n_795),
       .Q (u_bank_ctl_bank0_fsm_l_caddr[4]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_caddr_reg[5] (.CK (clk), .D (n_814),
       .Q (u_bank_ctl_bank0_fsm_l_caddr[5]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_caddr_reg[6] (.CK (clk), .D (n_806),
       .Q (u_bank_ctl_bank0_fsm_l_caddr[6]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_caddr_reg[7] (.CK (clk), .D (n_805),
       .Q (u_bank_ctl_bank0_fsm_l_caddr[7]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_caddr_reg[8] (.CK (clk), .D (n_668),
       .Q (u_bank_ctl_bank0_fsm_l_caddr[8]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_caddr_reg[9] (.CK (clk), .D (n_797),
       .Q (u_bank_ctl_bank0_fsm_l_caddr[9]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_caddr_reg[10] (.CK (clk), .D (n_793),
       .Q (u_bank_ctl_bank0_fsm_l_caddr[10]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_caddr_reg[11] (.CK (clk), .D (n_792),
       .Q (u_bank_ctl_bank0_fsm_l_caddr[11]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_caddr_reg[12] (.CK (clk), .D (n_787),
       .Q (u_bank_ctl_bank0_fsm_l_caddr[12]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_id_reg[0] (.CK (clk), .D (n_788), .Q
       (u_bank_ctl_bank0_fsm_l_id[0]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_id_reg[1] (.CK (clk), .D (n_784), .Q
       (u_bank_ctl_bank0_fsm_l_id[1]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_id_reg[2] (.CK (clk), .D (n_782), .Q
       (u_bank_ctl_bank0_fsm_l_id[2]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_id_reg[3] (.CK (clk), .D (n_764), .Q
       (u_bank_ctl_bank0_fsm_l_id[3]));
  DFFHQX1 u_bank_ctl_bank0_fsm_l_last_reg(.CK (clk), .D (n_781), .Q
       (u_bank_ctl_bank0_fsm_l_last));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_len_reg[0] (.CK (clk), .D (n_776), .Q
       (u_bank_ctl_bank0_fsm_l_len[0]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_len_reg[1] (.CK (clk), .D (n_772), .Q
       (u_bank_ctl_bank0_fsm_l_len[1]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_len_reg[2] (.CK (clk), .D (n_770), .Q
       (u_bank_ctl_bank0_fsm_l_len[2]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_len_reg[3] (.CK (clk), .D (n_769), .Q
       (u_bank_ctl_bank0_fsm_l_len[3]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_len_reg[4] (.CK (clk), .D (n_834), .Q
       (u_bank_ctl_bank0_fsm_l_len[4]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_len_reg[5] (.CK (clk), .D (n_835), .Q
       (u_bank_ctl_bank0_fsm_l_len[5]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_len_reg[6] (.CK (clk), .D (n_840), .Q
       (u_bank_ctl_bank0_fsm_l_len[6]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_raddr_reg[0] (.CK (clk), .D (n_842),
       .Q (u_bank_ctl_bank0_fsm_l_raddr[0]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_raddr_reg[1] (.CK (clk), .D (n_850),
       .Q (u_bank_ctl_bank0_fsm_l_raddr[1]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_raddr_reg[2] (.CK (clk), .D (n_851),
       .Q (u_bank_ctl_bank0_fsm_l_raddr[2]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_raddr_reg[3] (.CK (clk), .D (n_864),
       .Q (u_bank_ctl_bank0_fsm_l_raddr[3]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_raddr_reg[4] (.CK (clk), .D (n_866),
       .Q (u_bank_ctl_bank0_fsm_l_raddr[4]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_raddr_reg[5] (.CK (clk), .D (n_867),
       .Q (u_bank_ctl_bank0_fsm_l_raddr[5]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_raddr_reg[6] (.CK (clk), .D (n_865),
       .Q (u_bank_ctl_bank0_fsm_l_raddr[6]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_raddr_reg[7] (.CK (clk), .D (n_868),
       .Q (u_bank_ctl_bank0_fsm_l_raddr[7]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_raddr_reg[8] (.CK (clk), .D (n_869),
       .Q (u_bank_ctl_bank0_fsm_l_raddr[8]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_raddr_reg[9] (.CK (clk), .D (n_870),
       .Q (u_bank_ctl_bank0_fsm_l_raddr[9]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_raddr_reg[10] (.CK (clk), .D (n_871),
       .Q (u_bank_ctl_bank0_fsm_l_raddr[10]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_raddr_reg[11] (.CK (clk), .D (n_872),
       .Q (u_bank_ctl_bank0_fsm_l_raddr[11]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_l_raddr_reg[12] (.CK (clk), .D (n_874),
       .Q (u_bank_ctl_bank0_fsm_l_raddr[12]));
  DFFHQX1 u_bank_ctl_bank0_fsm_l_sdr_dma_last_reg(.CK (clk), .D
       (n_838), .Q (u_bank_ctl_bank0_fsm_l_sdr_dma_last));
  DFFHQX1 u_bank_ctl_bank0_fsm_l_start_reg(.CK (clk), .D (n_875), .Q
       (u_bank_ctl_bank0_fsm_l_start));
  DFFHQX1 u_bank_ctl_bank0_fsm_l_wrap_reg(.CK (clk), .D (n_829), .Q
       (u_bank_ctl_bank0_fsm_l_wrap));
  DFFHQX1 u_bank_ctl_bank0_fsm_l_write_reg(.CK (clk), .D (n_830), .Q
       (u_bank_ctl_bank0_fsm_l_write));
  DFFHQX1 \u_bank_ctl_bank0_fsm_timer0_reg[0] (.CK (clk), .D (n_1110),
       .Q (u_bank_ctl_bank0_fsm_timer0[0]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_timer0_reg[1] (.CK (clk), .D (n_1109),
       .Q (u_bank_ctl_bank0_fsm_timer0[1]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_timer0_reg[2] (.CK (clk), .D (n_1112),
       .Q (u_bank_ctl_bank0_fsm_timer0[2]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_timer0_reg[3] (.CK (clk), .D (n_1111),
       .Q (u_bank_ctl_bank0_fsm_timer0[3]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_timer0_tc_r_reg[0] (.CK (clk), .D
       (n_934), .Q (u_bank_ctl_bank0_fsm_timer0_tc_r[0]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_timer0_tc_r_reg[1] (.CK (clk), .D
       (1'b0), .Q (u_bank_ctl_bank0_fsm_timer0_tc_r[1]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_tras_cntr_reg[0] (.CK (clk), .D
       (n_920), .Q (u_bank_ctl_bank0_fsm_tras_cntr[0]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_tras_cntr_reg[1] (.CK (clk), .D
       (n_918), .Q (u_bank_ctl_bank0_fsm_tras_cntr[1]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_tras_cntr_reg[2] (.CK (clk), .D
       (n_919), .Q (u_bank_ctl_bank0_fsm_tras_cntr[2]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_tras_cntr_reg[3] (.CK (clk), .D
       (n_917), .Q (u_bank_ctl_bank0_fsm_tras_cntr[3]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_tras_ok_r_reg[0] (.CK (clk), .D
       (n_451), .Q (u_bank_ctl_tras_ok[0]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_tras_ok_r_reg[1] (.CK (clk), .D (1'b0),
       .Q (u_bank_ctl_bank0_fsm_tras_ok_r[1]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_x2b_act_ok_r_reg[0] (.CK (clk), .D
       (n_307), .Q (u_bank_ctl_bank0_fsm_x2b_act_ok_r[0]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_x2b_act_ok_r_reg[1] (.CK (clk), .D
       (1'b0), .Q (u_bank_ctl_bank0_fsm_x2b_act_ok_r[1]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_x2b_pre_ok_r_reg[0] (.CK (clk), .D
       (n_139), .Q (u_bank_ctl_bank0_fsm_x2b_pre_ok_r[0]));
  DFFHQX1 \u_bank_ctl_bank0_fsm_x2b_pre_ok_r_reg[1] (.CK (clk), .D
       (1'b0), .Q (u_bank_ctl_bank0_fsm_x2b_pre_ok_r[1]));
  DFFHQX1 u_bank_ctl_bank0_fsm_x2b_rdok_r_reg(.CK (clk), .D (n_491), .Q
       (u_bank_ctl_bank0_fsm_x2b_rdok_r));
  DFFHQX1 u_bank_ctl_bank0_fsm_x2b_wrok_r_reg(.CK (clk), .D (n_880), .Q
       (u_bank_ctl_bank0_fsm_x2b_wrok_r));
  DFFHQX1 u_bank_ctl_bank0_fsm_xfr_ok_r_reg(.CK (clk), .D (n_89), .Q
       (u_bank_ctl_bank0_fsm_xfr_ok_r));
  DFFHQX1 \u_bank_ctl_bank1_fsm_b2x_cmd_r_reg[0] (.CK (clk), .D
       (n_1242), .Q (u_bank_ctl_i2x_cmd1[0]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_b2x_cmd_r_reg[1] (.CK (clk), .D
       (n_1187), .Q (u_bank_ctl_i2x_cmd1[1]));
  SDFFQX1 \u_bank_ctl_bank1_fsm_bank_row_reg[0] (.CK (clk), .D (n_450),
       .SI (\u_bank_ctl_bank1_fsm_bank_row[0]_699 ), .SE
       (u_bank_ctl_bank1_fsm_n_753), .Q
       (\u_bank_ctl_bank1_fsm_bank_row[0]_699 ));
  SDFFQX1 \u_bank_ctl_bank1_fsm_bank_row_reg[1] (.CK (clk), .D (n_449),
       .SI (\u_bank_ctl_bank1_fsm_bank_row[1]_700 ), .SE
       (u_bank_ctl_bank1_fsm_n_753), .Q
       (\u_bank_ctl_bank1_fsm_bank_row[1]_700 ));
  SDFFQX1 \u_bank_ctl_bank1_fsm_bank_row_reg[2] (.CK (clk), .D (n_448),
       .SI (\u_bank_ctl_bank1_fsm_bank_row[2]_701 ), .SE
       (u_bank_ctl_bank1_fsm_n_753), .Q
       (\u_bank_ctl_bank1_fsm_bank_row[2]_701 ));
  SDFFQX1 \u_bank_ctl_bank1_fsm_bank_row_reg[3] (.CK (clk), .D (n_447),
       .SI (\u_bank_ctl_bank1_fsm_bank_row[3]_702 ), .SE
       (u_bank_ctl_bank1_fsm_n_753), .Q
       (\u_bank_ctl_bank1_fsm_bank_row[3]_702 ));
  SDFFQX1 \u_bank_ctl_bank1_fsm_bank_row_reg[4] (.CK (clk), .D (n_445),
       .SI (\u_bank_ctl_bank1_fsm_bank_row[4]_703 ), .SE
       (u_bank_ctl_bank1_fsm_n_753), .Q
       (\u_bank_ctl_bank1_fsm_bank_row[4]_703 ));
  SDFFQX1 \u_bank_ctl_bank1_fsm_bank_row_reg[5] (.CK (clk), .D (n_443),
       .SI (\u_bank_ctl_bank1_fsm_bank_row[5]_704 ), .SE
       (u_bank_ctl_bank1_fsm_n_753), .Q
       (\u_bank_ctl_bank1_fsm_bank_row[5]_704 ));
  SDFFQX1 \u_bank_ctl_bank1_fsm_bank_row_reg[6] (.CK (clk), .D (n_442),
       .SI (\u_bank_ctl_bank1_fsm_bank_row[6]_705 ), .SE
       (u_bank_ctl_bank1_fsm_n_753), .Q
       (\u_bank_ctl_bank1_fsm_bank_row[6]_705 ));
  SDFFQX1 \u_bank_ctl_bank1_fsm_bank_row_reg[7] (.CK (clk), .D (n_440),
       .SI (\u_bank_ctl_bank1_fsm_bank_row[7]_706 ), .SE
       (u_bank_ctl_bank1_fsm_n_753), .Q
       (\u_bank_ctl_bank1_fsm_bank_row[7]_706 ));
  SDFFQX1 \u_bank_ctl_bank1_fsm_bank_row_reg[8] (.CK (clk), .D (n_387),
       .SI (\u_bank_ctl_bank1_fsm_bank_row[8]_707 ), .SE
       (u_bank_ctl_bank1_fsm_n_753), .Q
       (\u_bank_ctl_bank1_fsm_bank_row[8]_707 ));
  SDFFQX1 \u_bank_ctl_bank1_fsm_bank_row_reg[9] (.CK (clk), .D (n_438),
       .SI (\u_bank_ctl_bank1_fsm_bank_row[9]_708 ), .SE
       (u_bank_ctl_bank1_fsm_n_753), .Q
       (\u_bank_ctl_bank1_fsm_bank_row[9]_708 ));
  SDFFQX1 \u_bank_ctl_bank1_fsm_bank_row_reg[10] (.CK (clk), .D
       (n_275), .SI (\u_bank_ctl_bank1_fsm_bank_row[10]_709 ), .SE
       (u_bank_ctl_bank1_fsm_n_753), .Q
       (\u_bank_ctl_bank1_fsm_bank_row[10]_709 ));
  SDFFQX1 \u_bank_ctl_bank1_fsm_bank_row_reg[11] (.CK (clk), .D
       (n_434), .SI (\u_bank_ctl_bank1_fsm_bank_row[11]_710 ), .SE
       (u_bank_ctl_bank1_fsm_n_753), .Q
       (\u_bank_ctl_bank1_fsm_bank_row[11]_710 ));
  SDFFQX1 \u_bank_ctl_bank1_fsm_bank_row_reg[12] (.CK (clk), .D
       (n_274), .SI (\u_bank_ctl_bank1_fsm_bank_row[12]_711 ), .SE
       (u_bank_ctl_bank1_fsm_n_753), .Q
       (\u_bank_ctl_bank1_fsm_bank_row[12]_711 ));
  DFFHQX1 \u_bank_ctl_bank1_fsm_bank_st_reg[0] (.CK (clk), .D (n_1259),
       .Q (u_bank_ctl_bank1_fsm_bank_st[0]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_bank_st_reg[1] (.CK (clk), .D (n_1260),
       .Q (u_bank_ctl_bank1_fsm_bank_st[1]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_bank_st_reg[2] (.CK (clk), .D (n_1256),
       .Q (u_bank_ctl_bank1_fsm_bank_st[2]));
  DFFHQX1 u_bank_ctl_bank1_fsm_bank_valid_reg(.CK (clk), .D (n_1213),
       .Q (u_bank_ctl_bank1_fsm_bank_valid));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_caddr_reg[0] (.CK (clk), .D (n_710),
       .Q (u_bank_ctl_bank1_fsm_l_caddr[0]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_caddr_reg[1] (.CK (clk), .D (n_709),
       .Q (u_bank_ctl_bank1_fsm_l_caddr[1]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_caddr_reg[2] (.CK (clk), .D (n_708),
       .Q (u_bank_ctl_bank1_fsm_l_caddr[2]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_caddr_reg[3] (.CK (clk), .D (n_707),
       .Q (u_bank_ctl_bank1_fsm_l_caddr[3]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_caddr_reg[4] (.CK (clk), .D (n_706),
       .Q (u_bank_ctl_bank1_fsm_l_caddr[4]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_caddr_reg[5] (.CK (clk), .D (n_705),
       .Q (u_bank_ctl_bank1_fsm_l_caddr[5]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_caddr_reg[6] (.CK (clk), .D (n_704),
       .Q (u_bank_ctl_bank1_fsm_l_caddr[6]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_caddr_reg[7] (.CK (clk), .D (n_703),
       .Q (u_bank_ctl_bank1_fsm_l_caddr[7]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_caddr_reg[8] (.CK (clk), .D (n_702),
       .Q (u_bank_ctl_bank1_fsm_l_caddr[8]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_caddr_reg[9] (.CK (clk), .D (n_701),
       .Q (u_bank_ctl_bank1_fsm_l_caddr[9]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_caddr_reg[10] (.CK (clk), .D (n_700),
       .Q (u_bank_ctl_bank1_fsm_l_caddr[10]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_caddr_reg[11] (.CK (clk), .D (n_699),
       .Q (u_bank_ctl_bank1_fsm_l_caddr[11]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_caddr_reg[12] (.CK (clk), .D (n_698),
       .Q (u_bank_ctl_bank1_fsm_l_caddr[12]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_id_reg[0] (.CK (clk), .D (n_697), .Q
       (u_bank_ctl_bank1_fsm_l_id[0]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_id_reg[1] (.CK (clk), .D (n_696), .Q
       (u_bank_ctl_bank1_fsm_l_id[1]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_id_reg[2] (.CK (clk), .D (n_695), .Q
       (u_bank_ctl_bank1_fsm_l_id[2]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_id_reg[3] (.CK (clk), .D (n_694), .Q
       (u_bank_ctl_bank1_fsm_l_id[3]));
  DFFHQX1 u_bank_ctl_bank1_fsm_l_last_reg(.CK (clk), .D (n_693), .Q
       (u_bank_ctl_bank1_fsm_l_last));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_len_reg[0] (.CK (clk), .D (n_692), .Q
       (u_bank_ctl_bank1_fsm_l_len[0]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_len_reg[1] (.CK (clk), .D (n_691), .Q
       (u_bank_ctl_bank1_fsm_l_len[1]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_len_reg[2] (.CK (clk), .D (n_690), .Q
       (u_bank_ctl_bank1_fsm_l_len[2]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_len_reg[3] (.CK (clk), .D (n_689), .Q
       (u_bank_ctl_bank1_fsm_l_len[3]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_len_reg[4] (.CK (clk), .D (n_688), .Q
       (u_bank_ctl_bank1_fsm_l_len[4]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_len_reg[5] (.CK (clk), .D (n_687), .Q
       (u_bank_ctl_bank1_fsm_l_len[5]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_len_reg[6] (.CK (clk), .D (n_686), .Q
       (u_bank_ctl_bank1_fsm_l_len[6]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_raddr_reg[0] (.CK (clk), .D (n_685),
       .Q (u_bank_ctl_bank1_fsm_l_raddr[0]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_raddr_reg[1] (.CK (clk), .D (n_684),
       .Q (u_bank_ctl_bank1_fsm_l_raddr[1]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_raddr_reg[2] (.CK (clk), .D (n_683),
       .Q (u_bank_ctl_bank1_fsm_l_raddr[2]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_raddr_reg[3] (.CK (clk), .D (n_682),
       .Q (u_bank_ctl_bank1_fsm_l_raddr[3]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_raddr_reg[4] (.CK (clk), .D (n_681),
       .Q (u_bank_ctl_bank1_fsm_l_raddr[4]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_raddr_reg[5] (.CK (clk), .D (n_680),
       .Q (u_bank_ctl_bank1_fsm_l_raddr[5]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_raddr_reg[6] (.CK (clk), .D (n_679),
       .Q (u_bank_ctl_bank1_fsm_l_raddr[6]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_raddr_reg[7] (.CK (clk), .D (n_678),
       .Q (u_bank_ctl_bank1_fsm_l_raddr[7]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_raddr_reg[8] (.CK (clk), .D (n_677),
       .Q (u_bank_ctl_bank1_fsm_l_raddr[8]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_raddr_reg[9] (.CK (clk), .D (n_676),
       .Q (u_bank_ctl_bank1_fsm_l_raddr[9]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_raddr_reg[10] (.CK (clk), .D (n_675),
       .Q (u_bank_ctl_bank1_fsm_l_raddr[10]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_raddr_reg[11] (.CK (clk), .D (n_674),
       .Q (u_bank_ctl_bank1_fsm_l_raddr[11]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_l_raddr_reg[12] (.CK (clk), .D (n_673),
       .Q (u_bank_ctl_bank1_fsm_l_raddr[12]));
  DFFHQX1 u_bank_ctl_bank1_fsm_l_sdr_dma_last_reg(.CK (clk), .D
       (n_836), .Q (u_bank_ctl_bank1_fsm_l_sdr_dma_last));
  DFFHQX1 u_bank_ctl_bank1_fsm_l_start_reg(.CK (clk), .D (n_672), .Q
       (u_bank_ctl_bank1_fsm_l_start));
  DFFHQX1 u_bank_ctl_bank1_fsm_l_wrap_reg(.CK (clk), .D (n_671), .Q
       (u_bank_ctl_bank1_fsm_l_wrap));
  DFFHQX1 u_bank_ctl_bank1_fsm_l_write_reg(.CK (clk), .D (n_670), .Q
       (u_bank_ctl_bank1_fsm_l_write));
  DFFHQX1 \u_bank_ctl_bank1_fsm_timer0_reg[0] (.CK (clk), .D (n_1104),
       .Q (u_bank_ctl_bank1_fsm_timer0[0]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_timer0_reg[1] (.CK (clk), .D (n_1103),
       .Q (u_bank_ctl_bank1_fsm_timer0[1]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_timer0_reg[2] (.CK (clk), .D (n_1102),
       .Q (u_bank_ctl_bank1_fsm_timer0[2]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_timer0_reg[3] (.CK (clk), .D (n_1122),
       .Q (u_bank_ctl_bank1_fsm_timer0[3]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_timer0_tc_r_reg[0] (.CK (clk), .D
       (n_932), .Q (u_bank_ctl_bank1_fsm_timer0_tc_r[0]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_timer0_tc_r_reg[1] (.CK (clk), .D
       (1'b0), .Q (u_bank_ctl_bank1_fsm_timer0_tc_r[1]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_tras_cntr_reg[0] (.CK (clk), .D
       (n_903), .Q (u_bank_ctl_bank1_fsm_tras_cntr[0]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_tras_cntr_reg[1] (.CK (clk), .D
       (n_904), .Q (u_bank_ctl_bank1_fsm_tras_cntr[1]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_tras_cntr_reg[2] (.CK (clk), .D
       (n_901), .Q (u_bank_ctl_bank1_fsm_tras_cntr[2]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_tras_cntr_reg[3] (.CK (clk), .D
       (n_900), .Q (u_bank_ctl_bank1_fsm_tras_cntr[3]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_tras_ok_r_reg[0] (.CK (clk), .D
       (n_453), .Q (u_bank_ctl_tras_ok[1]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_tras_ok_r_reg[1] (.CK (clk), .D (1'b0),
       .Q (u_bank_ctl_bank1_fsm_tras_ok_r[1]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_x2b_act_ok_r_reg[0] (.CK (clk), .D
       (n_307), .Q (u_bank_ctl_bank1_fsm_x2b_act_ok_r[0]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_x2b_act_ok_r_reg[1] (.CK (clk), .D
       (1'b0), .Q (u_bank_ctl_bank1_fsm_x2b_act_ok_r[1]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_x2b_pre_ok_r_reg[0] (.CK (clk), .D
       (n_139), .Q (u_bank_ctl_bank1_fsm_x2b_pre_ok_r[0]));
  DFFHQX1 \u_bank_ctl_bank1_fsm_x2b_pre_ok_r_reg[1] (.CK (clk), .D
       (1'b0), .Q (u_bank_ctl_bank1_fsm_x2b_pre_ok_r[1]));
  DFFHQX1 u_bank_ctl_bank1_fsm_x2b_rdok_r_reg(.CK (clk), .D (n_491), .Q
       (u_bank_ctl_bank1_fsm_x2b_rdok_r));
  DFFHQX1 u_bank_ctl_bank1_fsm_x2b_wrok_r_reg(.CK (clk), .D (n_880), .Q
       (u_bank_ctl_bank1_fsm_x2b_wrok_r));
  DFFHQX1 u_bank_ctl_bank1_fsm_xfr_ok_r_reg(.CK (clk), .D (n_91), .Q
       (u_bank_ctl_bank1_fsm_xfr_ok_r));
  DFFHQX1 \u_bank_ctl_bank2_fsm_b2x_cmd_r_reg[0] (.CK (clk), .D
       (n_1244), .Q (u_bank_ctl_i2x_cmd2[0]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_b2x_cmd_r_reg[1] (.CK (clk), .D
       (n_1189), .Q (u_bank_ctl_i2x_cmd2[1]));
  SDFFQX1 \u_bank_ctl_bank2_fsm_bank_row_reg[0] (.CK (clk), .D (n_385),
       .SI (\u_bank_ctl_bank2_fsm_bank_row[0]_699 ), .SE
       (u_bank_ctl_bank2_fsm_n_753), .Q
       (\u_bank_ctl_bank2_fsm_bank_row[0]_699 ));
  SDFFQX1 \u_bank_ctl_bank2_fsm_bank_row_reg[1] (.CK (clk), .D (n_420),
       .SI (\u_bank_ctl_bank2_fsm_bank_row[1]_700 ), .SE
       (u_bank_ctl_bank2_fsm_n_753), .Q
       (\u_bank_ctl_bank2_fsm_bank_row[1]_700 ));
  SDFFQX1 \u_bank_ctl_bank2_fsm_bank_row_reg[2] (.CK (clk), .D (n_425),
       .SI (\u_bank_ctl_bank2_fsm_bank_row[2]_701 ), .SE
       (u_bank_ctl_bank2_fsm_n_753), .Q
       (\u_bank_ctl_bank2_fsm_bank_row[2]_701 ));
  SDFFQX1 \u_bank_ctl_bank2_fsm_bank_row_reg[3] (.CK (clk), .D (n_380),
       .SI (\u_bank_ctl_bank2_fsm_bank_row[3]_702 ), .SE
       (u_bank_ctl_bank2_fsm_n_753), .Q
       (\u_bank_ctl_bank2_fsm_bank_row[3]_702 ));
  SDFFQX1 \u_bank_ctl_bank2_fsm_bank_row_reg[4] (.CK (clk), .D (n_396),
       .SI (\u_bank_ctl_bank2_fsm_bank_row[4]_703 ), .SE
       (u_bank_ctl_bank2_fsm_n_753), .Q
       (\u_bank_ctl_bank2_fsm_bank_row[4]_703 ));
  SDFFQX1 \u_bank_ctl_bank2_fsm_bank_row_reg[5] (.CK (clk), .D (n_383),
       .SI (\u_bank_ctl_bank2_fsm_bank_row[5]_704 ), .SE
       (u_bank_ctl_bank2_fsm_n_753), .Q
       (\u_bank_ctl_bank2_fsm_bank_row[5]_704 ));
  SDFFQX1 \u_bank_ctl_bank2_fsm_bank_row_reg[6] (.CK (clk), .D (n_379),
       .SI (\u_bank_ctl_bank2_fsm_bank_row[6]_705 ), .SE
       (u_bank_ctl_bank2_fsm_n_753), .Q
       (\u_bank_ctl_bank2_fsm_bank_row[6]_705 ));
  SDFFQX1 \u_bank_ctl_bank2_fsm_bank_row_reg[7] (.CK (clk), .D (n_382),
       .SI (\u_bank_ctl_bank2_fsm_bank_row[7]_706 ), .SE
       (u_bank_ctl_bank2_fsm_n_753), .Q
       (\u_bank_ctl_bank2_fsm_bank_row[7]_706 ));
  SDFFQX1 \u_bank_ctl_bank2_fsm_bank_row_reg[8] (.CK (clk), .D (n_416),
       .SI (\u_bank_ctl_bank2_fsm_bank_row[8]_707 ), .SE
       (u_bank_ctl_bank2_fsm_n_753), .Q
       (\u_bank_ctl_bank2_fsm_bank_row[8]_707 ));
  SDFFQX1 \u_bank_ctl_bank2_fsm_bank_row_reg[9] (.CK (clk), .D (n_429),
       .SI (\u_bank_ctl_bank2_fsm_bank_row[9]_708 ), .SE
       (u_bank_ctl_bank2_fsm_n_753), .Q
       (\u_bank_ctl_bank2_fsm_bank_row[9]_708 ));
  SDFFQX1 \u_bank_ctl_bank2_fsm_bank_row_reg[10] (.CK (clk), .D
       (n_276), .SI (\u_bank_ctl_bank2_fsm_bank_row[10]_709 ), .SE
       (u_bank_ctl_bank2_fsm_n_753), .Q
       (\u_bank_ctl_bank2_fsm_bank_row[10]_709 ));
  SDFFQX1 \u_bank_ctl_bank2_fsm_bank_row_reg[11] (.CK (clk), .D
       (n_381), .SI (\u_bank_ctl_bank2_fsm_bank_row[11]_710 ), .SE
       (u_bank_ctl_bank2_fsm_n_753), .Q
       (\u_bank_ctl_bank2_fsm_bank_row[11]_710 ));
  SDFFQX1 \u_bank_ctl_bank2_fsm_bank_row_reg[12] (.CK (clk), .D
       (n_282), .SI (\u_bank_ctl_bank2_fsm_bank_row[12]_711 ), .SE
       (u_bank_ctl_bank2_fsm_n_753), .Q
       (\u_bank_ctl_bank2_fsm_bank_row[12]_711 ));
  DFFHQX1 \u_bank_ctl_bank2_fsm_bank_st_reg[0] (.CK (clk), .D (n_1261),
       .Q (u_bank_ctl_bank2_fsm_bank_st[0]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_bank_st_reg[1] (.CK (clk), .D (n_1268),
       .Q (u_bank_ctl_bank2_fsm_bank_st[1]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_bank_st_reg[2] (.CK (clk), .D (n_1264),
       .Q (u_bank_ctl_bank2_fsm_bank_st[2]));
  DFFHQX1 u_bank_ctl_bank2_fsm_bank_valid_reg(.CK (clk), .D (n_1211),
       .Q (u_bank_ctl_bank2_fsm_bank_valid));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_caddr_reg[0] (.CK (clk), .D (n_641),
       .Q (u_bank_ctl_bank2_fsm_l_caddr[0]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_caddr_reg[1] (.CK (clk), .D (n_639),
       .Q (u_bank_ctl_bank2_fsm_l_caddr[1]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_caddr_reg[2] (.CK (clk), .D (n_638),
       .Q (u_bank_ctl_bank2_fsm_l_caddr[2]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_caddr_reg[3] (.CK (clk), .D (n_812),
       .Q (u_bank_ctl_bank2_fsm_l_caddr[3]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_caddr_reg[4] (.CK (clk), .D (n_811),
       .Q (u_bank_ctl_bank2_fsm_l_caddr[4]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_caddr_reg[5] (.CK (clk), .D (n_810),
       .Q (u_bank_ctl_bank2_fsm_l_caddr[5]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_caddr_reg[6] (.CK (clk), .D (n_808),
       .Q (u_bank_ctl_bank2_fsm_l_caddr[6]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_caddr_reg[7] (.CK (clk), .D (n_669),
       .Q (u_bank_ctl_bank2_fsm_l_caddr[7]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_caddr_reg[8] (.CK (clk), .D (n_661),
       .Q (u_bank_ctl_bank2_fsm_l_caddr[8]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_caddr_reg[9] (.CK (clk), .D (n_804),
       .Q (u_bank_ctl_bank2_fsm_l_caddr[9]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_caddr_reg[10] (.CK (clk), .D (n_802),
       .Q (u_bank_ctl_bank2_fsm_l_caddr[10]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_caddr_reg[11] (.CK (clk), .D (n_801),
       .Q (u_bank_ctl_bank2_fsm_l_caddr[11]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_caddr_reg[12] (.CK (clk), .D (n_800),
       .Q (u_bank_ctl_bank2_fsm_l_caddr[12]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_id_reg[0] (.CK (clk), .D (n_799), .Q
       (u_bank_ctl_bank2_fsm_l_id[0]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_id_reg[1] (.CK (clk), .D (n_798), .Q
       (u_bank_ctl_bank2_fsm_l_id[1]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_id_reg[2] (.CK (clk), .D (n_796), .Q
       (u_bank_ctl_bank2_fsm_l_id[2]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_id_reg[3] (.CK (clk), .D (n_794), .Q
       (u_bank_ctl_bank2_fsm_l_id[3]));
  DFFHQX1 u_bank_ctl_bank2_fsm_l_last_reg(.CK (clk), .D (n_651), .Q
       (u_bank_ctl_bank2_fsm_l_last));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_len_reg[0] (.CK (clk), .D (n_747), .Q
       (u_bank_ctl_bank2_fsm_l_len[0]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_len_reg[1] (.CK (clk), .D (n_791), .Q
       (u_bank_ctl_bank2_fsm_l_len[1]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_len_reg[2] (.CK (clk), .D (n_713), .Q
       (u_bank_ctl_bank2_fsm_l_len[2]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_len_reg[3] (.CK (clk), .D (n_789), .Q
       (u_bank_ctl_bank2_fsm_l_len[3]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_len_reg[4] (.CK (clk), .D (n_711), .Q
       (u_bank_ctl_bank2_fsm_l_len[4]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_len_reg[5] (.CK (clk), .D (n_664), .Q
       (u_bank_ctl_bank2_fsm_l_len[5]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_len_reg[6] (.CK (clk), .D (n_786), .Q
       (u_bank_ctl_bank2_fsm_l_len[6]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_raddr_reg[0] (.CK (clk), .D (n_645),
       .Q (u_bank_ctl_bank2_fsm_l_raddr[0]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_raddr_reg[1] (.CK (clk), .D (n_783),
       .Q (u_bank_ctl_bank2_fsm_l_raddr[1]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_raddr_reg[2] (.CK (clk), .D (n_648),
       .Q (u_bank_ctl_bank2_fsm_l_raddr[2]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_raddr_reg[3] (.CK (clk), .D (n_832),
       .Q (u_bank_ctl_bank2_fsm_l_raddr[3]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_raddr_reg[4] (.CK (clk), .D (n_712),
       .Q (u_bank_ctl_bank2_fsm_l_raddr[4]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_raddr_reg[5] (.CK (clk), .D (n_873),
       .Q (u_bank_ctl_bank2_fsm_l_raddr[5]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_raddr_reg[6] (.CK (clk), .D (n_765),
       .Q (u_bank_ctl_bank2_fsm_l_raddr[6]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_raddr_reg[7] (.CK (clk), .D (n_780),
       .Q (u_bank_ctl_bank2_fsm_l_raddr[7]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_raddr_reg[8] (.CK (clk), .D (n_650),
       .Q (u_bank_ctl_bank2_fsm_l_raddr[8]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_raddr_reg[9] (.CK (clk), .D (n_779),
       .Q (u_bank_ctl_bank2_fsm_l_raddr[9]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_raddr_reg[10] (.CK (clk), .D (n_778),
       .Q (u_bank_ctl_bank2_fsm_l_raddr[10]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_raddr_reg[11] (.CK (clk), .D (n_777),
       .Q (u_bank_ctl_bank2_fsm_l_raddr[11]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_l_raddr_reg[12] (.CK (clk), .D (n_775),
       .Q (u_bank_ctl_bank2_fsm_l_raddr[12]));
  DFFHQX1 u_bank_ctl_bank2_fsm_l_sdr_dma_last_reg(.CK (clk), .D
       (n_839), .Q (u_bank_ctl_bank2_fsm_l_sdr_dma_last));
  DFFHQX1 u_bank_ctl_bank2_fsm_l_start_reg(.CK (clk), .D (n_774), .Q
       (u_bank_ctl_bank2_fsm_l_start));
  DFFHQX1 u_bank_ctl_bank2_fsm_l_wrap_reg(.CK (clk), .D (n_773), .Q
       (u_bank_ctl_bank2_fsm_l_wrap));
  DFFHQX1 u_bank_ctl_bank2_fsm_l_write_reg(.CK (clk), .D (n_771), .Q
       (u_bank_ctl_bank2_fsm_l_write));
  DFFHQX1 \u_bank_ctl_bank2_fsm_timer0_reg[0] (.CK (clk), .D (n_1113),
       .Q (u_bank_ctl_bank2_fsm_timer0[0]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_timer0_reg[1] (.CK (clk), .D (n_1116),
       .Q (u_bank_ctl_bank2_fsm_timer0[1]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_timer0_reg[2] (.CK (clk), .D (n_1115),
       .Q (u_bank_ctl_bank2_fsm_timer0[2]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_timer0_reg[3] (.CK (clk), .D (n_1114),
       .Q (u_bank_ctl_bank2_fsm_timer0[3]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_timer0_tc_r_reg[0] (.CK (clk), .D
       (n_935), .Q (u_bank_ctl_bank2_fsm_timer0_tc_r[0]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_timer0_tc_r_reg[1] (.CK (clk), .D
       (1'b0), .Q (u_bank_ctl_bank2_fsm_timer0_tc_r[1]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_tras_cntr_reg[0] (.CK (clk), .D
       (n_924), .Q (u_bank_ctl_bank2_fsm_tras_cntr[0]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_tras_cntr_reg[1] (.CK (clk), .D
       (n_923), .Q (u_bank_ctl_bank2_fsm_tras_cntr[1]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_tras_cntr_reg[2] (.CK (clk), .D
       (n_922), .Q (u_bank_ctl_bank2_fsm_tras_cntr[2]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_tras_cntr_reg[3] (.CK (clk), .D
       (n_921), .Q (u_bank_ctl_bank2_fsm_tras_cntr[3]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_tras_ok_r_reg[0] (.CK (clk), .D
       (n_452), .Q (u_bank_ctl_tras_ok[2]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_tras_ok_r_reg[1] (.CK (clk), .D (1'b0),
       .Q (u_bank_ctl_bank2_fsm_tras_ok_r[1]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_x2b_act_ok_r_reg[0] (.CK (clk), .D
       (n_307), .Q (u_bank_ctl_bank2_fsm_x2b_act_ok_r[0]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_x2b_act_ok_r_reg[1] (.CK (clk), .D
       (1'b0), .Q (u_bank_ctl_bank2_fsm_x2b_act_ok_r[1]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_x2b_pre_ok_r_reg[0] (.CK (clk), .D
       (n_139), .Q (u_bank_ctl_bank2_fsm_x2b_pre_ok_r[0]));
  DFFHQX1 \u_bank_ctl_bank2_fsm_x2b_pre_ok_r_reg[1] (.CK (clk), .D
       (1'b0), .Q (u_bank_ctl_bank2_fsm_x2b_pre_ok_r[1]));
  DFFHQX1 u_bank_ctl_bank2_fsm_x2b_rdok_r_reg(.CK (clk), .D (n_491), .Q
       (u_bank_ctl_bank2_fsm_x2b_rdok_r));
  DFFHQX1 u_bank_ctl_bank2_fsm_x2b_wrok_r_reg(.CK (clk), .D (n_880), .Q
       (u_bank_ctl_bank2_fsm_x2b_wrok_r));
  DFFHQX1 u_bank_ctl_bank2_fsm_xfr_ok_r_reg(.CK (clk), .D (n_94), .Q
       (u_bank_ctl_bank2_fsm_xfr_ok_r));
  DFFHQX1 \u_bank_ctl_bank3_fsm_b2x_cmd_r_reg[0] (.CK (clk), .D
       (n_1241), .Q (u_bank_ctl_i2x_cmd3[0]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_b2x_cmd_r_reg[1] (.CK (clk), .D
       (n_1186), .Q (u_bank_ctl_i2x_cmd3[1]));
  SDFFQX1 \u_bank_ctl_bank3_fsm_bank_row_reg[0] (.CK (clk), .D (n_415),
       .SI (\u_bank_ctl_bank3_fsm_bank_row[0]_699 ), .SE
       (u_bank_ctl_bank3_fsm_n_753), .Q
       (\u_bank_ctl_bank3_fsm_bank_row[0]_699 ));
  SDFFQX1 \u_bank_ctl_bank3_fsm_bank_row_reg[1] (.CK (clk), .D (n_414),
       .SI (\u_bank_ctl_bank3_fsm_bank_row[1]_700 ), .SE
       (u_bank_ctl_bank3_fsm_n_753), .Q
       (\u_bank_ctl_bank3_fsm_bank_row[1]_700 ));
  SDFFQX1 \u_bank_ctl_bank3_fsm_bank_row_reg[2] (.CK (clk), .D (n_413),
       .SI (\u_bank_ctl_bank3_fsm_bank_row[2]_701 ), .SE
       (u_bank_ctl_bank3_fsm_n_753), .Q
       (\u_bank_ctl_bank3_fsm_bank_row[2]_701 ));
  SDFFQX1 \u_bank_ctl_bank3_fsm_bank_row_reg[3] (.CK (clk), .D (n_411),
       .SI (\u_bank_ctl_bank3_fsm_bank_row[3]_702 ), .SE
       (u_bank_ctl_bank3_fsm_n_753), .Q
       (\u_bank_ctl_bank3_fsm_bank_row[3]_702 ));
  SDFFQX1 \u_bank_ctl_bank3_fsm_bank_row_reg[4] (.CK (clk), .D (n_408),
       .SI (\u_bank_ctl_bank3_fsm_bank_row[4]_703 ), .SE
       (u_bank_ctl_bank3_fsm_n_753), .Q
       (\u_bank_ctl_bank3_fsm_bank_row[4]_703 ));
  SDFFQX1 \u_bank_ctl_bank3_fsm_bank_row_reg[5] (.CK (clk), .D (n_407),
       .SI (\u_bank_ctl_bank3_fsm_bank_row[5]_704 ), .SE
       (u_bank_ctl_bank3_fsm_n_753), .Q
       (\u_bank_ctl_bank3_fsm_bank_row[5]_704 ));
  SDFFQX1 \u_bank_ctl_bank3_fsm_bank_row_reg[6] (.CK (clk), .D (n_405),
       .SI (\u_bank_ctl_bank3_fsm_bank_row[6]_705 ), .SE
       (u_bank_ctl_bank3_fsm_n_753), .Q
       (\u_bank_ctl_bank3_fsm_bank_row[6]_705 ));
  SDFFQX1 \u_bank_ctl_bank3_fsm_bank_row_reg[7] (.CK (clk), .D (n_402),
       .SI (\u_bank_ctl_bank3_fsm_bank_row[7]_706 ), .SE
       (u_bank_ctl_bank3_fsm_n_753), .Q
       (\u_bank_ctl_bank3_fsm_bank_row[7]_706 ));
  SDFFQX1 \u_bank_ctl_bank3_fsm_bank_row_reg[8] (.CK (clk), .D (n_401),
       .SI (\u_bank_ctl_bank3_fsm_bank_row[8]_707 ), .SE
       (u_bank_ctl_bank3_fsm_n_753), .Q
       (\u_bank_ctl_bank3_fsm_bank_row[8]_707 ));
  SDFFQX1 \u_bank_ctl_bank3_fsm_bank_row_reg[9] (.CK (clk), .D (n_400),
       .SI (\u_bank_ctl_bank3_fsm_bank_row[9]_708 ), .SE
       (u_bank_ctl_bank3_fsm_n_753), .Q
       (\u_bank_ctl_bank3_fsm_bank_row[9]_708 ));
  SDFFQX1 \u_bank_ctl_bank3_fsm_bank_row_reg[10] (.CK (clk), .D
       (n_272), .SI (\u_bank_ctl_bank3_fsm_bank_row[10]_709 ), .SE
       (u_bank_ctl_bank3_fsm_n_753), .Q
       (\u_bank_ctl_bank3_fsm_bank_row[10]_709 ));
  SDFFQX1 \u_bank_ctl_bank3_fsm_bank_row_reg[11] (.CK (clk), .D
       (n_389), .SI (\u_bank_ctl_bank3_fsm_bank_row[11]_710 ), .SE
       (u_bank_ctl_bank3_fsm_n_753), .Q
       (\u_bank_ctl_bank3_fsm_bank_row[11]_710 ));
  SDFFQX1 \u_bank_ctl_bank3_fsm_bank_row_reg[12] (.CK (clk), .D
       (n_273), .SI (\u_bank_ctl_bank3_fsm_bank_row[12]_711 ), .SE
       (u_bank_ctl_bank3_fsm_n_753), .Q
       (\u_bank_ctl_bank3_fsm_bank_row[12]_711 ));
  DFFHQX1 \u_bank_ctl_bank3_fsm_bank_st_reg[0] (.CK (clk), .D (n_1258),
       .Q (u_bank_ctl_bank3_fsm_bank_st[0]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_bank_st_reg[1] (.CK (clk), .D (n_1265),
       .Q (u_bank_ctl_bank3_fsm_bank_st[1]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_bank_st_reg[2] (.CK (clk), .D (n_1257),
       .Q (u_bank_ctl_bank3_fsm_bank_st[2]));
  DFFHQX1 u_bank_ctl_bank3_fsm_bank_valid_reg(.CK (clk), .D (n_1214),
       .Q (u_bank_ctl_bank3_fsm_bank_valid));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_caddr_reg[0] (.CK (clk), .D (n_763),
       .Q (u_bank_ctl_bank3_fsm_l_caddr[0]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_caddr_reg[1] (.CK (clk), .D (n_762),
       .Q (u_bank_ctl_bank3_fsm_l_caddr[1]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_caddr_reg[2] (.CK (clk), .D (n_761),
       .Q (u_bank_ctl_bank3_fsm_l_caddr[2]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_caddr_reg[3] (.CK (clk), .D (n_760),
       .Q (u_bank_ctl_bank3_fsm_l_caddr[3]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_caddr_reg[4] (.CK (clk), .D (n_759),
       .Q (u_bank_ctl_bank3_fsm_l_caddr[4]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_caddr_reg[5] (.CK (clk), .D (n_758),
       .Q (u_bank_ctl_bank3_fsm_l_caddr[5]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_caddr_reg[6] (.CK (clk), .D (n_757),
       .Q (u_bank_ctl_bank3_fsm_l_caddr[6]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_caddr_reg[7] (.CK (clk), .D (n_756),
       .Q (u_bank_ctl_bank3_fsm_l_caddr[7]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_caddr_reg[8] (.CK (clk), .D (n_755),
       .Q (u_bank_ctl_bank3_fsm_l_caddr[8]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_caddr_reg[9] (.CK (clk), .D (n_754),
       .Q (u_bank_ctl_bank3_fsm_l_caddr[9]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_caddr_reg[10] (.CK (clk), .D (n_753),
       .Q (u_bank_ctl_bank3_fsm_l_caddr[10]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_caddr_reg[11] (.CK (clk), .D (n_752),
       .Q (u_bank_ctl_bank3_fsm_l_caddr[11]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_caddr_reg[12] (.CK (clk), .D (n_751),
       .Q (u_bank_ctl_bank3_fsm_l_caddr[12]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_id_reg[0] (.CK (clk), .D (n_750), .Q
       (u_bank_ctl_bank3_fsm_l_id[0]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_id_reg[1] (.CK (clk), .D (n_749), .Q
       (u_bank_ctl_bank3_fsm_l_id[1]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_id_reg[2] (.CK (clk), .D (n_748), .Q
       (u_bank_ctl_bank3_fsm_l_id[2]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_id_reg[3] (.CK (clk), .D (n_746), .Q
       (u_bank_ctl_bank3_fsm_l_id[3]));
  DFFHQX1 u_bank_ctl_bank3_fsm_l_last_reg(.CK (clk), .D (n_745), .Q
       (u_bank_ctl_bank3_fsm_l_last));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_len_reg[0] (.CK (clk), .D (n_744), .Q
       (u_bank_ctl_bank3_fsm_l_len[0]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_len_reg[1] (.CK (clk), .D (n_743), .Q
       (u_bank_ctl_bank3_fsm_l_len[1]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_len_reg[2] (.CK (clk), .D (n_742), .Q
       (u_bank_ctl_bank3_fsm_l_len[2]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_len_reg[3] (.CK (clk), .D (n_741), .Q
       (u_bank_ctl_bank3_fsm_l_len[3]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_len_reg[4] (.CK (clk), .D (n_740), .Q
       (u_bank_ctl_bank3_fsm_l_len[4]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_len_reg[5] (.CK (clk), .D (n_739), .Q
       (u_bank_ctl_bank3_fsm_l_len[5]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_len_reg[6] (.CK (clk), .D (n_738), .Q
       (u_bank_ctl_bank3_fsm_l_len[6]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_raddr_reg[0] (.CK (clk), .D (n_737),
       .Q (u_bank_ctl_bank3_fsm_l_raddr[0]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_raddr_reg[1] (.CK (clk), .D (n_736),
       .Q (u_bank_ctl_bank3_fsm_l_raddr[1]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_raddr_reg[2] (.CK (clk), .D (n_735),
       .Q (u_bank_ctl_bank3_fsm_l_raddr[2]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_raddr_reg[3] (.CK (clk), .D (n_734),
       .Q (u_bank_ctl_bank3_fsm_l_raddr[3]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_raddr_reg[4] (.CK (clk), .D (n_733),
       .Q (u_bank_ctl_bank3_fsm_l_raddr[4]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_raddr_reg[5] (.CK (clk), .D (n_732),
       .Q (u_bank_ctl_bank3_fsm_l_raddr[5]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_raddr_reg[6] (.CK (clk), .D (n_731),
       .Q (u_bank_ctl_bank3_fsm_l_raddr[6]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_raddr_reg[7] (.CK (clk), .D (n_730),
       .Q (u_bank_ctl_bank3_fsm_l_raddr[7]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_raddr_reg[8] (.CK (clk), .D (n_729),
       .Q (u_bank_ctl_bank3_fsm_l_raddr[8]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_raddr_reg[9] (.CK (clk), .D (n_728),
       .Q (u_bank_ctl_bank3_fsm_l_raddr[9]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_raddr_reg[10] (.CK (clk), .D (n_727),
       .Q (u_bank_ctl_bank3_fsm_l_raddr[10]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_raddr_reg[11] (.CK (clk), .D (n_726),
       .Q (u_bank_ctl_bank3_fsm_l_raddr[11]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_l_raddr_reg[12] (.CK (clk), .D (n_725),
       .Q (u_bank_ctl_bank3_fsm_l_raddr[12]));
  DFFHQX1 u_bank_ctl_bank3_fsm_l_sdr_dma_last_reg(.CK (clk), .D
       (n_837), .Q (u_bank_ctl_bank3_fsm_l_sdr_dma_last));
  DFFHQX1 u_bank_ctl_bank3_fsm_l_start_reg(.CK (clk), .D (n_724), .Q
       (u_bank_ctl_bank3_fsm_l_start));
  DFFHQX1 u_bank_ctl_bank3_fsm_l_wrap_reg(.CK (clk), .D (n_723), .Q
       (u_bank_ctl_bank3_fsm_l_wrap));
  DFFHQX1 u_bank_ctl_bank3_fsm_l_write_reg(.CK (clk), .D (n_722), .Q
       (u_bank_ctl_bank3_fsm_l_write));
  DFFHQX1 \u_bank_ctl_bank3_fsm_timer0_reg[0] (.CK (clk), .D (n_1108),
       .Q (u_bank_ctl_bank3_fsm_timer0[0]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_timer0_reg[1] (.CK (clk), .D (n_1107),
       .Q (u_bank_ctl_bank3_fsm_timer0[1]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_timer0_reg[2] (.CK (clk), .D (n_1106),
       .Q (u_bank_ctl_bank3_fsm_timer0[2]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_timer0_reg[3] (.CK (clk), .D (n_1105),
       .Q (u_bank_ctl_bank3_fsm_timer0[3]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_timer0_tc_r_reg[0] (.CK (clk), .D
       (n_933), .Q (u_bank_ctl_bank3_fsm_timer0_tc_r[0]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_timer0_tc_r_reg[1] (.CK (clk), .D
       (1'b0), .Q (u_bank_ctl_bank3_fsm_timer0_tc_r[1]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_tras_cntr_reg[0] (.CK (clk), .D
       (n_916), .Q (u_bank_ctl_bank3_fsm_tras_cntr[0]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_tras_cntr_reg[1] (.CK (clk), .D
       (n_915), .Q (u_bank_ctl_bank3_fsm_tras_cntr[1]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_tras_cntr_reg[2] (.CK (clk), .D
       (n_914), .Q (u_bank_ctl_bank3_fsm_tras_cntr[2]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_tras_cntr_reg[3] (.CK (clk), .D
       (n_913), .Q (u_bank_ctl_bank3_fsm_tras_cntr[3]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_tras_ok_r_reg[0] (.CK (clk), .D
       (n_454), .Q (u_bank_ctl_tras_ok[3]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_tras_ok_r_reg[1] (.CK (clk), .D (1'b0),
       .Q (u_bank_ctl_bank3_fsm_tras_ok_r[1]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_x2b_act_ok_r_reg[0] (.CK (clk), .D
       (n_307), .Q (u_bank_ctl_bank3_fsm_x2b_act_ok_r[0]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_x2b_act_ok_r_reg[1] (.CK (clk), .D
       (1'b0), .Q (u_bank_ctl_bank3_fsm_x2b_act_ok_r[1]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_x2b_pre_ok_r_reg[0] (.CK (clk), .D
       (n_139), .Q (u_bank_ctl_bank3_fsm_x2b_pre_ok_r[0]));
  DFFHQX1 \u_bank_ctl_bank3_fsm_x2b_pre_ok_r_reg[1] (.CK (clk), .D
       (1'b0), .Q (u_bank_ctl_bank3_fsm_x2b_pre_ok_r[1]));
  DFFHQX1 u_bank_ctl_bank3_fsm_x2b_rdok_r_reg(.CK (clk), .D (n_491), .Q
       (u_bank_ctl_bank3_fsm_x2b_rdok_r));
  DFFHQX1 u_bank_ctl_bank3_fsm_x2b_wrok_r_reg(.CK (clk), .D (n_880), .Q
       (u_bank_ctl_bank3_fsm_x2b_wrok_r));
  DFFHQX1 u_bank_ctl_bank3_fsm_xfr_ok_r_reg(.CK (clk), .D (n_115), .Q
       (u_bank_ctl_bank3_fsm_xfr_ok_r));
  DFFHQX1 \u_bank_ctl_rank_ba_last_reg[0] (.CK (clk), .D (n_98), .Q
       (u_bank_ctl_rank_ba_last[0]));
  DFFHQX1 \u_bank_ctl_rank_ba_last_reg[1] (.CK (clk), .D (n_159), .Q
       (u_bank_ctl_rank_ba_last[1]));
  DFFHQX1 \u_bank_ctl_rank_ba_last_reg[2] (.CK (clk), .D (n_161), .Q
       (u_bank_ctl_rank_ba_last[2]));
  DFFHQX1 \u_bank_ctl_rank_ba_last_reg[3] (.CK (clk), .D (n_160), .Q
       (u_bank_ctl_rank_ba_last[3]));
  DFFHQX1 \u_bank_ctl_rank_ba_reg[0] (.CK (clk), .D (n_1145), .Q
       (b2x_ba[0]));
  DFFHQX1 \u_bank_ctl_rank_ba_reg[1] (.CK (clk), .D (n_1143), .Q
       (b2x_ba[1]));
  DFFHQX1 \u_bank_ctl_rank_ba_reg[2] (.CK (clk), .D (n_1148), .Q
       (u_bank_ctl_rank_ba[2]));
  DFFHQX1 \u_bank_ctl_rank_ba_reg[3] (.CK (clk), .D (n_1147), .Q
       (u_bank_ctl_rank_ba[3]));
  DFFHQX1 \u_bank_ctl_rank_ba_reg[4] (.CK (clk), .D (n_1158), .Q
       (u_bank_ctl_rank_ba[4]));
  DFFHQX1 \u_bank_ctl_rank_ba_reg[5] (.CK (clk), .D (n_1150), .Q
       (u_bank_ctl_rank_ba[5]));
  DFFHQX1 \u_bank_ctl_rank_ba_reg[6] (.CK (clk), .D (n_1118), .Q
       (u_bank_ctl_rank_ba[6]));
  DFFHQX1 \u_bank_ctl_rank_ba_reg[7] (.CK (clk), .D (n_1101), .Q
       (u_bank_ctl_rank_ba[7]));
  DFFHQX1 \u_bank_ctl_rank_cnt_reg[0] (.CK (clk), .D (n_529), .Q
       (u_bank_ctl_rank_cnt[0]));
  DFFHQX1 \u_bank_ctl_rank_cnt_reg[1] (.CK (clk), .D (n_548), .Q
       (u_bank_ctl_rank_cnt[1]));
  DFFHQX1 \u_bank_ctl_rank_cnt_reg[2] (.CK (clk), .D (n_519), .Q
       (u_bank_ctl_rank_cnt[2]));
  DFFHQX1 \u_bs_convert_rd_xfr_count_reg[0] (.CK (clk), .D (n_980), .Q
       (u_bs_convert_rd_xfr_count[0]));
  DFFHQX1 \u_bs_convert_rd_xfr_count_reg[1] (.CK (clk), .D (n_964), .Q
       (u_bs_convert_rd_xfr_count[1]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[0] (.CK (clk), .D (n_892), .Q
       (u_bs_convert_saved_rd_data[0]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[1] (.CK (clk), .D (n_891), .Q
       (u_bs_convert_saved_rd_data[1]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[2] (.CK (clk), .D (n_890), .Q
       (u_bs_convert_saved_rd_data[2]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[3] (.CK (clk), .D (n_889), .Q
       (u_bs_convert_saved_rd_data[3]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[4] (.CK (clk), .D (n_925), .Q
       (u_bs_convert_saved_rd_data[4]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[5] (.CK (clk), .D (n_938), .Q
       (u_bs_convert_saved_rd_data[5]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[6] (.CK (clk), .D (n_939), .Q
       (u_bs_convert_saved_rd_data[6]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[7] (.CK (clk), .D (n_940), .Q
       (u_bs_convert_saved_rd_data[7]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[8] (.CK (clk), .D (n_912), .Q
       (u_bs_convert_saved_rd_data[8]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[9] (.CK (clk), .D (n_911), .Q
       (u_bs_convert_saved_rd_data[9]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[10] (.CK (clk), .D (n_910),
       .Q (u_bs_convert_saved_rd_data[10]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[11] (.CK (clk), .D (n_909),
       .Q (u_bs_convert_saved_rd_data[11]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[12] (.CK (clk), .D (n_908),
       .Q (u_bs_convert_saved_rd_data[12]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[13] (.CK (clk), .D (n_907),
       .Q (u_bs_convert_saved_rd_data[13]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[14] (.CK (clk), .D (n_906),
       .Q (u_bs_convert_saved_rd_data[14]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[15] (.CK (clk), .D (n_905),
       .Q (u_bs_convert_saved_rd_data[15]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[16] (.CK (clk), .D (n_941),
       .Q (u_bs_convert_saved_rd_data[16]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[17] (.CK (clk), .D (n_942),
       .Q (u_bs_convert_saved_rd_data[17]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[18] (.CK (clk), .D (n_943),
       .Q (u_bs_convert_saved_rd_data[18]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[19] (.CK (clk), .D (n_944),
       .Q (u_bs_convert_saved_rd_data[19]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[20] (.CK (clk), .D (n_945),
       .Q (u_bs_convert_saved_rd_data[20]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[21] (.CK (clk), .D (n_946),
       .Q (u_bs_convert_saved_rd_data[21]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[22] (.CK (clk), .D (n_947),
       .Q (u_bs_convert_saved_rd_data[22]));
  DFFHQX1 \u_bs_convert_saved_rd_data_reg[23] (.CK (clk), .D (n_948),
       .Q (u_bs_convert_saved_rd_data[23]));
  DFFHQX1 \u_bs_convert_wr_xfr_count_reg[0] (.CK (clk), .D (n_1269), .Q
       (u_bs_convert_wr_xfr_count[0]));
  DFFHQX1 \u_bs_convert_wr_xfr_count_reg[1] (.CK (clk), .D (n_1270), .Q
       (u_bs_convert_wr_xfr_count[1]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[0] (.CK (clk), .D (n_321), .Q
       (u_req_gen_curr_sdr_addr[0]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[1] (.CK (clk), .D (n_327), .Q
       (u_req_gen_curr_sdr_addr[1]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[2] (.CK (clk), .D (n_322), .Q
       (u_req_gen_curr_sdr_addr[2]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[3] (.CK (clk), .D (n_326), .Q
       (u_req_gen_curr_sdr_addr[3]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[4] (.CK (clk), .D (n_323), .Q
       (u_req_gen_curr_sdr_addr[4]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[5] (.CK (clk), .D (n_325), .Q
       (u_req_gen_curr_sdr_addr[5]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[6] (.CK (clk), .D (n_328), .Q
       (u_req_gen_curr_sdr_addr[6]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[7] (.CK (clk), .D (n_324), .Q
       (u_req_gen_curr_sdr_addr[7]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[8] (.CK (clk), .D (n_308), .Q
       (u_req_gen_curr_sdr_addr[8]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[9] (.CK (clk), .D (n_304), .Q
       (u_req_gen_curr_sdr_addr[9]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[10] (.CK (clk), .D (n_251), .Q
       (u_req_gen_curr_sdr_addr[10]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[11] (.CK (clk), .D (n_597), .Q
       (u_req_gen_curr_sdr_addr[11]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[12] (.CK (clk), .D (n_595), .Q
       (u_req_gen_curr_sdr_addr[12]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[13] (.CK (clk), .D (n_593), .Q
       (u_req_gen_curr_sdr_addr[13]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[14] (.CK (clk), .D (n_591), .Q
       (u_req_gen_curr_sdr_addr[14]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[15] (.CK (clk), .D (n_589), .Q
       (u_req_gen_curr_sdr_addr[15]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[16] (.CK (clk), .D (n_599), .Q
       (u_req_gen_curr_sdr_addr[16]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[17] (.CK (clk), .D (n_585), .Q
       (u_req_gen_curr_sdr_addr[17]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[18] (.CK (clk), .D (n_583), .Q
       (u_req_gen_curr_sdr_addr[18]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[19] (.CK (clk), .D (n_581), .Q
       (u_req_gen_curr_sdr_addr[19]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[20] (.CK (clk), .D (n_587), .Q
       (u_req_gen_curr_sdr_addr[20]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[21] (.CK (clk), .D (n_579), .Q
       (u_req_gen_curr_sdr_addr[21]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[22] (.CK (clk), .D (n_577), .Q
       (u_req_gen_curr_sdr_addr[22]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[23] (.CK (clk), .D (n_608), .Q
       (u_req_gen_curr_sdr_addr[23]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[24] (.CK (clk), .D (n_610), .Q
       (u_req_gen_curr_sdr_addr[24]));
  DFFHQX1 \u_req_gen_curr_sdr_addr_reg[25] (.CK (clk), .D (n_617), .Q
       (u_req_gen_curr_sdr_addr[25]));
  SDFFQX1 \u_req_gen_lcl_req_len_reg[0] (.CK (clk), .D (n_1568), .SI
       (n_1499), .SE (app_req_ack), .Q (u_req_gen_lcl_req_len[0]));
  SDFFQX1 \u_req_gen_lcl_req_len_reg[1] (.CK (clk), .D (n_1569), .SI
       (n_1500), .SE (app_req_ack), .Q (u_req_gen_lcl_req_len[1]));
  SDFFQX1 \u_req_gen_lcl_req_len_reg[2] (.CK (clk), .D (n_1570), .SI
       (n_1501), .SE (app_req_ack), .Q (u_req_gen_lcl_req_len[2]));
  SDFFQX1 \u_req_gen_lcl_req_len_reg[3] (.CK (clk), .D (n_1571), .SI
       (n_1502), .SE (app_req_ack), .Q (u_req_gen_lcl_req_len[3]));
  SDFFQX1 \u_req_gen_lcl_req_len_reg[4] (.CK (clk), .D (n_1572), .SI
       (n_1503), .SE (app_req_ack), .Q (u_req_gen_lcl_req_len[4]));
  SDFFQX1 \u_req_gen_lcl_req_len_reg[5] (.CK (clk), .D (n_1573), .SI
       (n_1504), .SE (app_req_ack), .Q (u_req_gen_lcl_req_len[5]));
  SDFFQX1 \u_req_gen_lcl_req_len_reg[6] (.CK (clk), .D (n_1574), .SI
       (n_1505), .SE (app_req_ack), .Q (u_req_gen_lcl_req_len[6]));
  DFFHQX1 u_req_gen_lcl_wrap_reg(.CK (clk), .D (1'b0), .Q (r2b_wrap));
  DFFHQX1 \u_req_gen_max_r2b_len_r_reg[0] (.CK (clk), .D (n_85), .Q
       (u_req_gen_max_r2b_len_r[0]));
  DFFHQX1 \u_req_gen_max_r2b_len_r_reg[1] (.CK (clk), .D (n_90), .Q
       (u_req_gen_max_r2b_len_r[1]));
  DFFHQX1 \u_req_gen_max_r2b_len_r_reg[2] (.CK (clk), .D (n_109), .Q
       (u_req_gen_max_r2b_len_r[2]));
  DFFHQX1 \u_req_gen_max_r2b_len_r_reg[3] (.CK (clk), .D (n_158), .Q
       (u_req_gen_max_r2b_len_r[3]));
  DFFHQX1 \u_req_gen_max_r2b_len_r_reg[4] (.CK (clk), .D (n_113), .Q
       (u_req_gen_max_r2b_len_r[4]));
  DFFHQX1 \u_req_gen_max_r2b_len_r_reg[5] (.CK (clk), .D (n_101), .Q
       (u_req_gen_max_r2b_len_r[5]));
  DFFHQX1 \u_req_gen_max_r2b_len_r_reg[6] (.CK (clk), .D (n_93), .Q
       (u_req_gen_max_r2b_len_r[6]));
  DFFHQX1 \u_req_gen_max_r2b_len_r_reg[7] (.CK (clk), .D (n_79), .Q
       (u_req_gen_max_r2b_len_r[7]));
  DFFHQX1 \u_req_gen_max_r2b_len_r_reg[8] (.CK (clk), .D (n_97), .Q
       (u_req_gen_max_r2b_len_r[8]));
  DFFHQX1 \u_req_gen_max_r2b_len_r_reg[9] (.CK (clk), .D (n_88), .Q
       (u_req_gen_max_r2b_len_r[9]));
  DFFHQX1 \u_req_gen_max_r2b_len_r_reg[10] (.CK (clk), .D (n_112), .Q
       (u_req_gen_max_r2b_len_r[10]));
  DFFHQX1 \u_req_gen_max_r2b_len_r_reg[11] (.CK (clk), .D (n_114), .Q
       (u_req_gen_max_r2b_len_r[11]));
  DFFHQX1 \u_req_gen_max_r2b_len_r_reg[12] (.CK (clk), .D (n_96), .Q
       (u_req_gen_max_r2b_len_r[12]));
  DFFHQX1 u_req_gen_page_ovflw_r_reg(.CK (clk), .D (n_234), .Q
       (u_req_gen_page_ovflw_r));
  DFFHQX1 \u_req_gen_r2b_ba_reg[0] (.CK (clk), .D (n_1015), .Q
       (r2b_ba[0]));
  DFFHQX1 \u_req_gen_r2b_ba_reg[1] (.CK (clk), .D (n_1014), .Q
       (r2b_ba[1]));
  DFFHQX1 \u_req_gen_r2b_caddr_reg[0] (.CK (clk), .D (n_321), .Q
       (r2b_caddr[0]));
  DFFHQX1 \u_req_gen_r2b_caddr_reg[1] (.CK (clk), .D (n_327), .Q
       (r2b_caddr[1]));
  DFFHQX1 \u_req_gen_r2b_caddr_reg[2] (.CK (clk), .D (n_322), .Q
       (r2b_caddr[2]));
  DFFHQX1 \u_req_gen_r2b_caddr_reg[3] (.CK (clk), .D (n_326), .Q
       (r2b_caddr[3]));
  DFFHQX1 \u_req_gen_r2b_caddr_reg[4] (.CK (clk), .D (n_323), .Q
       (r2b_caddr[4]));
  DFFHQX1 \u_req_gen_r2b_caddr_reg[5] (.CK (clk), .D (n_325), .Q
       (r2b_caddr[5]));
  DFFHQX1 \u_req_gen_r2b_caddr_reg[6] (.CK (clk), .D (n_328), .Q
       (r2b_caddr[6]));
  DFFHQX1 \u_req_gen_r2b_caddr_reg[7] (.CK (clk), .D (n_324), .Q
       (r2b_caddr[7]));
  DFFHQX1 \u_req_gen_r2b_caddr_reg[8] (.CK (clk), .D (n_459), .Q
       (r2b_caddr[8]));
  DFFHQX1 \u_req_gen_r2b_caddr_reg[9] (.CK (clk), .D (n_458), .Q
       (r2b_caddr[9]));
  DFFHQX1 \u_req_gen_r2b_caddr_reg[10] (.CK (clk), .D (n_465), .Q
       (r2b_caddr[10]));
  DFFHQX1 \u_req_gen_r2b_caddr_reg[11] (.CK (clk), .D (1'b0), .Q
       (r2b_caddr[11]));
  DFFHQX1 \u_req_gen_r2b_caddr_reg[12] (.CK (clk), .D (1'b0), .Q
       (r2b_caddr[12]));
  DFFQXL \u_req_gen_r2b_raddr_reg[0] (.CK (clk), .D (n_1029), .Q
       (r2b_raddr[0]));
  DFFQXL \u_req_gen_r2b_raddr_reg[1] (.CK (clk), .D (n_1023), .Q
       (r2b_raddr[1]));
  DFFQXL \u_req_gen_r2b_raddr_reg[2] (.CK (clk), .D (n_1028), .Q
       (r2b_raddr[2]));
  DFFQXL \u_req_gen_r2b_raddr_reg[3] (.CK (clk), .D (n_1022), .Q
       (r2b_raddr[3]));
  DFFQXL \u_req_gen_r2b_raddr_reg[4] (.CK (clk), .D (n_1027), .Q
       (r2b_raddr[4]));
  DFFQXL \u_req_gen_r2b_raddr_reg[5] (.CK (clk), .D (n_1026), .Q
       (r2b_raddr[5]));
  DFFQXL \u_req_gen_r2b_raddr_reg[6] (.CK (clk), .D (n_1021), .Q
       (r2b_raddr[6]));
  DFFQXL \u_req_gen_r2b_raddr_reg[7] (.CK (clk), .D (n_1020), .Q
       (r2b_raddr[7]));
  DFFQXL \u_req_gen_r2b_raddr_reg[8] (.CK (clk), .D (n_1019), .Q
       (r2b_raddr[8]));
  DFFQXL \u_req_gen_r2b_raddr_reg[9] (.CK (clk), .D (n_1018), .Q
       (r2b_raddr[9]));
  DFFQXL \u_req_gen_r2b_raddr_reg[10] (.CK (clk), .D (n_1025), .Q
       (r2b_raddr[10]));
  DFFQXL \u_req_gen_r2b_raddr_reg[11] (.CK (clk), .D (n_1024), .Q
       (r2b_raddr[11]));
  DFFQXL \u_req_gen_r2b_raddr_reg[12] (.CK (clk), .D (n_1030), .Q
       (r2b_raddr[12]));
  DFFHQX1 \u_req_gen_r2b_req_id_reg[0] (.CK (clk), .D (1'b0), .Q
       (r2b_req_id[0]));
  DFFHQX1 \u_req_gen_r2b_req_id_reg[1] (.CK (clk), .D (1'b0), .Q
       (r2b_req_id[1]));
  DFFHQX1 \u_req_gen_r2b_req_id_reg[2] (.CK (clk), .D (1'b0), .Q
       (r2b_req_id[2]));
  DFFHQX1 \u_req_gen_r2b_req_id_reg[3] (.CK (clk), .D (1'b0), .Q
       (r2b_req_id[3]));
  SDFFQX1 u_req_gen_r2b_start_reg(.CK (clk), .D (r2b_start), .SI
       (app_req_ack), .SE (n_78), .Q (r2b_start));
  DFFQXL u_req_gen_r2b_write_reg(.CK (clk), .D (n_224), .Q (r2b_write));
  DFFHQX1 \u_req_gen_req_st_reg[0] (.CK (clk), .D (n_466), .Q
       (u_req_gen_req_st[0]));
  DFFHQX1 \u_req_gen_req_st_reg[1] (.CK (clk), .D (n_569), .Q
       (u_req_gen_req_st[1]));
  DFFHQX1 u_xfr_ctl_act_cmd_reg(.CK (clk), .D (n_1866), .Q
       (u_xfr_ctl_act_cmd));
  DFFHQX1 \u_xfr_ctl_cntr1_reg[0] (.CK (clk), .D (n_902), .Q
       (u_xfr_ctl_cntr1[0]));
  DFFHQX1 \u_xfr_ctl_cntr1_reg[1] (.CK (clk), .D (n_899), .Q
       (u_xfr_ctl_cntr1[1]));
  DFFHQX1 \u_xfr_ctl_cntr1_reg[2] (.CK (clk), .D (n_898), .Q
       (u_xfr_ctl_cntr1[2]));
  DFFHQX1 \u_xfr_ctl_cntr1_reg[3] (.CK (clk), .D (n_630), .Q
       (u_xfr_ctl_cntr1[3]));
  DFFHQX1 u_xfr_ctl_d_act_cmd_reg(.CK (clk), .D (n_83), .Q
       (u_xfr_ctl_d_act_cmd));
  DFFHQX1 \u_xfr_ctl_l_ba_reg[0] (.CK (clk), .D (n_516), .Q
       (u_xfr_ctl_l_ba[0]));
  DFFHQX1 \u_xfr_ctl_l_ba_reg[1] (.CK (clk), .D (n_515), .Q
       (u_xfr_ctl_l_ba[1]));
  DFFHQX1 \u_xfr_ctl_l_id_reg[0] (.CK (clk), .D (n_1068), .Q
       (u_xfr_ctl_l_id[0]));
  DFFHQX1 \u_xfr_ctl_l_id_reg[1] (.CK (clk), .D (n_1067), .Q
       (u_xfr_ctl_l_id[1]));
  DFFHQX1 \u_xfr_ctl_l_id_reg[2] (.CK (clk), .D (n_1066), .Q
       (u_xfr_ctl_l_id[2]));
  DFFHQX1 \u_xfr_ctl_l_id_reg[3] (.CK (clk), .D (n_1065), .Q
       (u_xfr_ctl_l_id[3]));
  DFFHQX1 u_xfr_ctl_l_last_reg(.CK (clk), .D (n_1070), .Q
       (u_xfr_ctl_l_last));
  DFFHQX1 \u_xfr_ctl_l_len_reg[0] (.CK (clk), .D (n_1064), .Q
       (u_xfr_ctl_l_len[0]));
  DFFHQX1 \u_xfr_ctl_l_len_reg[1] (.CK (clk), .D (n_1175), .Q
       (u_xfr_ctl_l_len[1]));
  DFFHQX1 \u_xfr_ctl_l_len_reg[2] (.CK (clk), .D (n_1174), .Q
       (u_xfr_ctl_l_len[2]));
  DFFHQX1 \u_xfr_ctl_l_len_reg[3] (.CK (clk), .D (n_1173), .Q
       (u_xfr_ctl_l_len[3]));
  DFFHQX1 \u_xfr_ctl_l_len_reg[4] (.CK (clk), .D (n_1172), .Q
       (u_xfr_ctl_l_len[4]));
  DFFHQX1 \u_xfr_ctl_l_len_reg[5] (.CK (clk), .D (n_1171), .Q
       (u_xfr_ctl_l_len[5]));
  DFFHQX1 \u_xfr_ctl_l_len_reg[6] (.CK (clk), .D (n_1170), .Q
       (u_xfr_ctl_l_len[6]));
  DFFHQX1 \u_xfr_ctl_l_rd_last_reg[0] (.CK (clk), .D (n_1253), .Q
       (u_xfr_ctl_l_rd_last[0]));
  DFFHQX1 \u_xfr_ctl_l_rd_last_reg[1] (.CK (clk), .D (n_108), .Q
       (u_xfr_ctl_l_rd_last[1]));
  DFFHQX1 \u_xfr_ctl_l_rd_last_reg[2] (.CK (clk), .D (n_164), .Q
       (u_xfr_ctl_l_rd_last[2]));
  DFFHQX1 \u_xfr_ctl_l_rd_last_reg[3] (.CK (clk), .D (n_103), .Q
       (u_xfr_ctl_l_rd_last[3]));
  DFFHQX1 \u_xfr_ctl_l_rd_last_reg[4] (.CK (clk), .D (n_106), .Q
       (u_xfr_ctl_l_rd_last[4]));
  DFFHQX1 \u_xfr_ctl_l_rd_last_reg[5] (.CK (clk), .D (n_104), .Q
       (u_xfr_ctl_l_rd_last[5]));
  DFFHQX1 \u_xfr_ctl_l_rd_last_reg[6] (.CK (clk), .D (n_100), .Q
       (u_xfr_ctl_l_rd_last[6]));
  DFFHQX1 \u_xfr_ctl_l_rd_next_reg[0] (.CK (clk), .D (n_105), .Q
       (u_xfr_ctl_l_rd_next[0]));
  DFFHQX1 \u_xfr_ctl_l_rd_next_reg[1] (.CK (clk), .D (n_107), .Q
       (u_xfr_ctl_l_rd_next[1]));
  DFFHQX1 \u_xfr_ctl_l_rd_next_reg[2] (.CK (clk), .D (n_156), .Q
       (u_xfr_ctl_l_rd_next[2]));
  DFFHQX1 \u_xfr_ctl_l_rd_next_reg[3] (.CK (clk), .D (n_82), .Q
       (u_xfr_ctl_l_rd_next[3]));
  DFFHQX1 \u_xfr_ctl_l_rd_next_reg[4] (.CK (clk), .D (n_111), .Q
       (u_xfr_ctl_l_rd_next[4]));
  DFFHQX1 \u_xfr_ctl_l_rd_next_reg[5] (.CK (clk), .D (n_110), .Q
       (u_xfr_ctl_l_rd_next[5]));
  DFFHQX1 \u_xfr_ctl_l_rd_next_reg[6] (.CK (clk), .D (n_102), .Q
       (u_xfr_ctl_l_rd_next[6]));
  DFFHQX1 \u_xfr_ctl_l_rd_start_reg[0] (.CK (clk), .D (n_1194), .Q
       (u_xfr_ctl_l_rd_start[0]));
  DFFHQX1 \u_xfr_ctl_l_rd_start_reg[1] (.CK (clk), .D (n_87), .Q
       (u_xfr_ctl_l_rd_start[1]));
  DFFHQX1 \u_xfr_ctl_l_rd_start_reg[2] (.CK (clk), .D (n_157), .Q
       (u_xfr_ctl_l_rd_start[2]));
  DFFHQX1 \u_xfr_ctl_l_rd_start_reg[3] (.CK (clk), .D (n_99), .Q
       (u_xfr_ctl_l_rd_start[3]));
  DFFHQX1 \u_xfr_ctl_l_rd_start_reg[4] (.CK (clk), .D (n_155), .Q
       (u_xfr_ctl_l_rd_start[4]));
  DFFHQX1 \u_xfr_ctl_l_rd_start_reg[5] (.CK (clk), .D (n_86), .Q
       (u_xfr_ctl_l_rd_start[5]));
  DFFHQX1 \u_xfr_ctl_l_rd_start_reg[6] (.CK (clk), .D (n_163), .Q
       (u_xfr_ctl_l_rd_start[6]));
  DFFHQX1 u_xfr_ctl_l_start_reg(.CK (clk), .D (n_1199), .Q
       (u_xfr_ctl_l_start));
  DFFHQX1 u_xfr_ctl_l_wrap_reg(.CK (clk), .D (n_1063), .Q
       (u_xfr_ctl_l_wrap));
  DFFHQX1 \u_xfr_ctl_mgmt_st_reg[0] (.CK (clk), .D (n_1152), .Q
       (u_xfr_ctl_mgmt_st[0]));
  DFFHQX1 \u_xfr_ctl_mgmt_st_reg[1] (.CK (clk), .D (n_1144), .Q
       (u_xfr_ctl_mgmt_st[1]));
  DFFHQX1 \u_xfr_ctl_mgmt_st_reg[2] (.CK (clk), .D (n_1071), .Q
       (u_xfr_ctl_mgmt_st[2]));
  DFFHQX1 \u_xfr_ctl_rfsh_row_cnt_reg[0] (.CK (clk), .D (n_300), .Q
       (u_xfr_ctl_rfsh_row_cnt[0]));
  DFFHQX1 \u_xfr_ctl_rfsh_row_cnt_reg[1] (.CK (clk), .D (n_293), .Q
       (u_xfr_ctl_rfsh_row_cnt[1]));
  DFFHQX1 \u_xfr_ctl_rfsh_row_cnt_reg[2] (.CK (clk), .D (n_286), .Q
       (u_xfr_ctl_rfsh_row_cnt[2]));
  DFFHQX1 \u_xfr_ctl_rfsh_timer_reg[0] (.CK (clk), .D (n_8), .Q
       (u_xfr_ctl_rfsh_timer[0]));
  DFFHQX1 \u_xfr_ctl_rfsh_timer_reg[1] (.CK (clk), .D (n_292), .Q
       (u_xfr_ctl_rfsh_timer[1]));
  DFFHQX1 \u_xfr_ctl_rfsh_timer_reg[2] (.CK (clk), .D (n_289), .Q
       (u_xfr_ctl_rfsh_timer[2]));
  DFFHQX1 \u_xfr_ctl_rfsh_timer_reg[3] (.CK (clk), .D (n_290), .Q
       (u_xfr_ctl_rfsh_timer[3]));
  DFFHQX1 \u_xfr_ctl_rfsh_timer_reg[4] (.CK (clk), .D (n_287), .Q
       (u_xfr_ctl_rfsh_timer[4]));
  DFFHQX1 \u_xfr_ctl_rfsh_timer_reg[5] (.CK (clk), .D (n_297), .Q
       (u_xfr_ctl_rfsh_timer[5]));
  DFFHQX1 \u_xfr_ctl_rfsh_timer_reg[6] (.CK (clk), .D (n_294), .Q
       (u_xfr_ctl_rfsh_timer[6]));
  DFFHQX1 \u_xfr_ctl_rfsh_timer_reg[7] (.CK (clk), .D (n_299), .Q
       (u_xfr_ctl_rfsh_timer[7]));
  DFFHQX1 \u_xfr_ctl_rfsh_timer_reg[8] (.CK (clk), .D (n_295), .Q
       (u_xfr_ctl_rfsh_timer[8]));
  DFFHQX1 \u_xfr_ctl_rfsh_timer_reg[9] (.CK (clk), .D (n_298), .Q
       (u_xfr_ctl_rfsh_timer[9]));
  DFFHQX1 \u_xfr_ctl_rfsh_timer_reg[10] (.CK (clk), .D (n_288), .Q
       (u_xfr_ctl_rfsh_timer[10]));
  DFFHQX1 \u_xfr_ctl_rfsh_timer_reg[11] (.CK (clk), .D (n_284), .Q
       (u_xfr_ctl_rfsh_timer[11]));
  DFFHQX1 \u_xfr_ctl_sdr_addr_reg[0] (.CK (clk), .D (n_1207), .Q
       (sdr_addr[0]));
  DFFHQX1 \u_xfr_ctl_sdr_addr_reg[1] (.CK (clk), .D (n_1224), .Q
       (sdr_addr[1]));
  DFFHQX1 \u_xfr_ctl_sdr_addr_reg[2] (.CK (clk), .D (n_1223), .Q
       (sdr_addr[2]));
  DFFHQX1 \u_xfr_ctl_sdr_addr_reg[3] (.CK (clk), .D (n_1222), .Q
       (sdr_addr[3]));
  DFFHQX1 \u_xfr_ctl_sdr_addr_reg[4] (.CK (clk), .D (n_1221), .Q
       (sdr_addr[4]));
  DFFHQX1 \u_xfr_ctl_sdr_addr_reg[5] (.CK (clk), .D (n_1220), .Q
       (sdr_addr[5]));
  DFFHQX1 \u_xfr_ctl_sdr_addr_reg[6] (.CK (clk), .D (n_1219), .Q
       (sdr_addr[6]));
  DFFHQX1 \u_xfr_ctl_sdr_addr_reg[7] (.CK (clk), .D (n_1218), .Q
       (sdr_addr[7]));
  DFFHQX1 \u_xfr_ctl_sdr_addr_reg[8] (.CK (clk), .D (n_1217), .Q
       (sdr_addr[8]));
  DFFHQX1 \u_xfr_ctl_sdr_addr_reg[9] (.CK (clk), .D (n_1203), .Q
       (sdr_addr[9]));
  DFFHQX1 \u_xfr_ctl_sdr_addr_reg[10] (.CK (clk), .D (n_1228), .Q
       (sdr_addr[10]));
  DFFHQX1 \u_xfr_ctl_sdr_addr_reg[11] (.CK (clk), .D (n_1210), .Q
       (sdr_addr[11]));
  DFFHQX1 \u_xfr_ctl_sdr_addr_reg[12] (.CK (clk), .D (n_1215), .Q
       (sdr_addr[12]));
  DFFHQX1 \u_xfr_ctl_sdr_ba_reg[0] (.CK (clk), .D (n_1209), .Q
       (sdr_ba[0]));
  DFFHQX1 \u_xfr_ctl_sdr_ba_reg[1] (.CK (clk), .D (n_1198), .Q
       (sdr_ba[1]));
  DFFHQX1 u_xfr_ctl_sdr_cas_n_reg(.CK (clk), .D (n_1072), .Q
       (sdr_cas_n));
  DFFHQX1 u_xfr_ctl_sdr_cke_reg(.CK (clk), .D (n_931), .Q (sdr_cke));
  DFFHQX1 u_xfr_ctl_sdr_cs_n_reg(.CK (clk), .D (n_1176), .Q (sdr_cs_n));
  DFFHQX1 \u_xfr_ctl_sdr_den_n_reg[0] (.CK (clk), .D (n_331), .Q
       (sdr_den_n[0]));
  DFFHQX1 \u_xfr_ctl_sdr_den_n_reg[1] (.CK (clk), .D (n_331), .Q
       (sdr_den_n[1]));
  DFFHQX1 \u_xfr_ctl_sdr_dout_reg[0] (.CK (clk), .D (n_1121), .Q
       (sdr_dout[0]));
  DFFHQX1 \u_xfr_ctl_sdr_dout_reg[1] (.CK (clk), .D (n_1130), .Q
       (sdr_dout[1]));
  DFFHQX1 \u_xfr_ctl_sdr_dout_reg[2] (.CK (clk), .D (n_1131), .Q
       (sdr_dout[2]));
  DFFHQX1 \u_xfr_ctl_sdr_dout_reg[3] (.CK (clk), .D (n_1132), .Q
       (sdr_dout[3]));
  DFFHQX1 \u_xfr_ctl_sdr_dout_reg[4] (.CK (clk), .D (n_1133), .Q
       (sdr_dout[4]));
  DFFHQX1 \u_xfr_ctl_sdr_dout_reg[5] (.CK (clk), .D (n_1134), .Q
       (sdr_dout[5]));
  DFFHQX1 \u_xfr_ctl_sdr_dout_reg[6] (.CK (clk), .D (n_1135), .Q
       (sdr_dout[6]));
  DFFHQX1 \u_xfr_ctl_sdr_dout_reg[7] (.CK (clk), .D (n_1136), .Q
       (sdr_dout[7]));
  DFFHQX1 \u_xfr_ctl_sdr_dout_reg[8] (.CK (clk), .D (n_824), .Q
       (sdr_dout[8]));
  DFFHQX1 \u_xfr_ctl_sdr_dout_reg[9] (.CK (clk), .D (n_823), .Q
       (sdr_dout[9]));
  DFFHQX1 \u_xfr_ctl_sdr_dout_reg[10] (.CK (clk), .D (n_822), .Q
       (sdr_dout[10]));
  DFFHQX1 \u_xfr_ctl_sdr_dout_reg[11] (.CK (clk), .D (n_821), .Q
       (sdr_dout[11]));
  DFFHQX1 \u_xfr_ctl_sdr_dout_reg[12] (.CK (clk), .D (n_820), .Q
       (sdr_dout[12]));
  DFFHQX1 \u_xfr_ctl_sdr_dout_reg[13] (.CK (clk), .D (n_819), .Q
       (sdr_dout[13]));
  DFFHQX1 \u_xfr_ctl_sdr_dout_reg[14] (.CK (clk), .D (n_818), .Q
       (sdr_dout[14]));
  DFFHQX1 \u_xfr_ctl_sdr_dout_reg[15] (.CK (clk), .D (n_817), .Q
       (sdr_dout[15]));
  DFFHQX1 \u_xfr_ctl_sdr_dqm_reg[0] (.CK (clk), .D (n_1129), .Q
       (sdr_dqm[0]));
  DFFHQX1 \u_xfr_ctl_sdr_dqm_reg[1] (.CK (clk), .D (n_768), .Q
       (sdr_dqm[1]));
  DFFHQX1 u_xfr_ctl_sdr_init_done_reg(.CK (clk), .D (n_467), .Q
       (sdr_init_done));
  DFFHQX1 u_xfr_ctl_sdr_ras_n_reg(.CK (clk), .D (n_1151), .Q
       (sdr_ras_n));
  DFFHQX1 u_xfr_ctl_sdr_we_n_reg(.CK (clk), .D (n_1177), .Q (sdr_we_n));
  DFFHQX1 \u_xfr_ctl_tmr0_reg[0] (.CK (clk), .D (n_1867), .Q
       (u_xfr_ctl_tmr0[0]));
  DFFHQX1 \u_xfr_ctl_tmr0_reg[1] (.CK (clk), .D (n_1146), .Q
       (u_xfr_ctl_tmr0[1]));
  DFFHQX1 \u_xfr_ctl_tmr0_reg[2] (.CK (clk), .D (n_1153), .Q
       (u_xfr_ctl_tmr0[2]));
  DFFHQX1 \u_xfr_ctl_tmr0_reg[3] (.CK (clk), .D (n_1120), .Q
       (u_xfr_ctl_tmr0[3]));
  DFFHQX1 \u_xfr_ctl_xfr_caddr_reg[0] (.CK (clk), .D (n_1099), .Q
       (u_xfr_ctl_xfr_caddr[0]));
  DFFHQX1 \u_xfr_ctl_xfr_caddr_reg[1] (.CK (clk), .D (n_1098), .Q
       (u_xfr_ctl_xfr_caddr[1]));
  DFFHQX1 \u_xfr_ctl_xfr_caddr_reg[2] (.CK (clk), .D (n_1097), .Q
       (u_xfr_ctl_xfr_caddr[2]));
  DFFHQX1 \u_xfr_ctl_xfr_caddr_reg[3] (.CK (clk), .D (n_1096), .Q
       (u_xfr_ctl_xfr_caddr[3]));
  DFFHQX1 \u_xfr_ctl_xfr_caddr_reg[4] (.CK (clk), .D (n_1095), .Q
       (u_xfr_ctl_xfr_caddr[4]));
  DFFHQX1 \u_xfr_ctl_xfr_caddr_reg[5] (.CK (clk), .D (n_1094), .Q
       (u_xfr_ctl_xfr_caddr[5]));
  DFFHQX1 \u_xfr_ctl_xfr_caddr_reg[6] (.CK (clk), .D (n_1093), .Q
       (u_xfr_ctl_xfr_caddr[6]));
  DFFHQX1 \u_xfr_ctl_xfr_caddr_reg[7] (.CK (clk), .D (n_1092), .Q
       (u_xfr_ctl_xfr_caddr[7]));
  DFFHQX1 \u_xfr_ctl_xfr_caddr_reg[8] (.CK (clk), .D (n_1091), .Q
       (u_xfr_ctl_xfr_caddr[8]));
  DFFHQX1 \u_xfr_ctl_xfr_caddr_reg[9] (.CK (clk), .D (n_1090), .Q
       (u_xfr_ctl_xfr_caddr[9]));
  DFFHQX1 \u_xfr_ctl_xfr_caddr_reg[10] (.CK (clk), .D (n_1047), .Q
       (u_xfr_ctl_xfr_caddr[10]));
  DFFHQX1 \u_xfr_ctl_xfr_caddr_reg[11] (.CK (clk), .D (n_1089), .Q
       (u_xfr_ctl_xfr_caddr[11]));
  DFFHQX1 \u_xfr_ctl_xfr_caddr_reg[12] (.CK (clk), .D (n_1046), .Q
       (u_xfr_ctl_xfr_caddr[12]));
  DFFHQX1 \u_xfr_ctl_xfr_st_reg[0] (.CK (clk), .D (n_1128), .Q
       (u_xfr_ctl_xfr_st[0]));
  DFFHQX1 \u_xfr_ctl_xfr_st_reg[1] (.CK (clk), .D (n_930), .Q
       (u_xfr_ctl_xfr_st[1]));
  OAI22XL g24022__8428(.A0 (n_1425), .A1 (n_1266), .B0 (n_67), .B1
       (n_1250), .Y (n_1270));
  OAI22XL g24023__5526(.A0 (u_bs_convert_wr_xfr_count[0]), .A1
       (n_1266), .B0 (n_61), .B1 (n_1250), .Y (n_1269));
  AND2X1 g24032__6783(.A (reset_n), .B (n_1251), .Y (n_1268));
  AND2X1 g24034__3680(.A (reset_n), .B (n_1254), .Y (n_1267));
  AOI31X1 g24039__1617(.A0 (u_bank_ctl_bank3_fsm_n_753), .A1 (n_317),
       .A2 (n_1240), .B0 (n_46), .Y (n_1265));
  AND2X1 g24040__2802(.A (reset_n), .B (n_1255), .Y (n_1264));
  AND2X1 g24041__1705(.A (reset_n), .B (n_1252), .Y (n_1263));
  AOI31X1 g24042__5122(.A0 (n_628), .A1 (n_249), .A2 (n_1238), .B0
       (n_46), .Y (n_1262));
  AOI31X1 g24043__8246(.A0 (n_629), .A1 (n_245), .A2 (n_1237), .B0
       (n_46), .Y (n_1261));
  AOI31X1 g24044__7098(.A0 (u_bank_ctl_bank1_fsm_n_753), .A1 (n_316),
       .A2 (n_1235), .B0 (n_46), .Y (n_1260));
  NAND3XL g24045__6131(.A (reset_n), .B (n_1245), .C (n_1250), .Y
       (n_1266));
  NOR2XL g24046__1881(.A (n_46), .B (n_1249), .Y (n_1259));
  NOR2XL g24047__5115(.A (n_46), .B (n_1248), .Y (n_1258));
  AND2X1 g24048__7482(.A (reset_n), .B (n_1246), .Y (n_1257));
  AND2X1 g24049__4733(.A (reset_n), .B (n_1247), .Y (n_1256));
  OAI222XL g24050__6161(.A0 (n_77), .A1 (n_12), .B0 (n_133), .B1
       (n_1227), .C0 (u_bank_ctl_bank2_fsm_n_759), .C1 (n_134), .Y
       (n_1255));
  OAI222XL g24051__9315(.A0 (n_41), .A1 (n_6), .B0 (n_127), .B1
       (n_1232), .C0 (u_bank_ctl_bank0_fsm_n_759), .C1 (n_128), .Y
       (n_1254));
  NOR3BXL g24052__9945(.AN (u_xfr_ctl_n_1875), .B (n_46), .C (n_1245),
       .Y (n_1253));
  OAI211X1 g24053__2883(.A0 (u_bank_ctl_bank0_fsm_n_742), .A1 (n_128),
       .B0 (u_bank_ctl_bank0_fsm_n_753), .C0 (n_1234), .Y (n_1252));
  OAI211X1 g24054__2346(.A0 (u_bank_ctl_bank2_fsm_n_742), .A1 (n_134),
       .B0 (u_bank_ctl_bank2_fsm_n_753), .C0 (n_1233), .Y (n_1251));
  AOI221X1 g24059__1666(.A0 (u_bank_ctl_bank1_fsm_bank_st[0]), .A1
       (n_378), .B0 (n_51), .B1 (n_130), .C0 (n_1239), .Y (n_1249));
  AOI221X1 g24060__7410(.A0 (u_bank_ctl_bank3_fsm_bank_st[0]), .A1
       (n_373), .B0 (n_50), .B1 (n_136), .C0 (n_1236), .Y (n_1248));
  OAI221X1 g24061__6417(.A0 (n_75), .A1 (n_11), .B0
       (u_bank_ctl_bank1_fsm_n_759), .B1 (n_130), .C0 (n_1230), .Y
       (n_1247));
  OAI221X1 g24062__5477(.A0 (n_42), .A1 (n_7), .B0
       (u_bank_ctl_bank3_fsm_n_759), .B1 (n_136), .C0 (n_1231), .Y
       (n_1246));
  NAND2XL g24063__2398(.A (n_147), .B (n_1245), .Y (n_1250));
  AOI21XL g24064__5107(.A0 (n_1880), .A1 (n_1216), .B0 (n_46), .Y
       (n_1244));
  AOI21XL g24065__6260(.A0 (n_1879), .A1 (n_1205), .B0 (n_46), .Y
       (n_1243));
  AOI21XL g24066__4319(.A0 (n_1878), .A1 (n_1204), .B0 (n_46), .Y
       (n_1242));
  AOI21XL g24067__8428(.A0 (n_1881), .A1 (n_1206), .B0 (n_46), .Y
       (n_1241));
  NAND4XL g24070__5526(.A (n_1200), .B (n_1169), .C (n_1196), .D
       (n_1195), .Y (n_1245));
  AOI221X1 g24071__6783(.A0 (n_23), .A1 (n_1202), .B0 (n_244), .B1
       (n_987), .C0 (n_637), .Y (n_1240));
  OAI221X1 g24072__3680(.A0 (n_316), .A1 (n_1202), .B0
       (u_bank_ctl_bank1_fsm_n_758), .B1 (n_130), .C0 (n_247), .Y
       (n_1239));
  OAI2BB1X1 g24073__1617(.A0N (u_bank_ctl_bank0_fsm_n_758), .A1N
       (n_1225), .B0 (n_127), .Y (n_1238));
  OAI2BB1X1 g24074__2802(.A0N (u_bank_ctl_bank2_fsm_n_758), .A1N
       (n_1226), .B0 (n_133), .Y (n_1237));
  OAI221X1 g24075__1705(.A0 (n_317), .A1 (n_1202), .B0
       (u_bank_ctl_bank3_fsm_n_758), .B1 (n_136), .C0 (n_243), .Y
       (n_1236));
  AOI221X1 g24076__5122(.A0 (n_54), .A1 (n_1202), .B0 (n_248), .B1
       (n_986), .C0 (n_635), .Y (n_1235));
  AOI221X1 g24077__8246(.A0 (n_55), .A1 (n_1202), .B0 (n_250), .B1
       (n_985), .C0 (n_634), .Y (n_1234));
  AOI221X1 g24078__7098(.A0 (n_56), .A1 (n_1202), .B0 (n_246), .B1
       (n_984), .C0 (n_636), .Y (n_1233));
  NAND2BXL g24090__6131(.AN (n_1225), .B
       (u_bank_ctl_bank0_fsm_l_sdr_dma_last), .Y (n_1232));
  NAND4XL g24091__1881(.A (u_bank_ctl_bank3_fsm_l_sdr_dma_last), .B
       (n_136), .C (n_23), .D (n_1201), .Y (n_1231));
  NAND4XL g24092__5115(.A (u_bank_ctl_bank1_fsm_l_sdr_dma_last), .B
       (n_130), .C (n_54), .D (n_1201), .Y (n_1230));
  OAI211X1 g24094__4733(.A0 (n_166), .A1 (n_886), .B0 (n_1208), .C0
       (n_510), .Y (n_1228));
  NAND2BXL g24095__6161(.AN (n_1226), .B
       (u_bank_ctl_bank2_fsm_l_sdr_dma_last), .Y (n_1227));
  OAI211X1 g24104__9315(.A0 (n_166), .A1 (n_1011), .B0 (n_951), .C0
       (n_1191), .Y (n_1224));
  OAI211X1 g24105__9945(.A0 (n_166), .A1 (n_1009), .B0 (n_952), .C0
       (n_1192), .Y (n_1223));
  OAI211X1 g24106__2883(.A0 (n_166), .A1 (n_1007), .B0 (n_953), .C0
       (n_1185), .Y (n_1222));
  OAI211X1 g24107__2346(.A0 (n_166), .A1 (n_1005), .B0 (n_954), .C0
       (n_1184), .Y (n_1221));
  OAI211X1 g24108__1666(.A0 (n_166), .A1 (n_1003), .B0 (n_955), .C0
       (n_1183), .Y (n_1220));
  OAI211X1 g24109__7410(.A0 (n_166), .A1 (n_1001), .B0 (n_956), .C0
       (n_1182), .Y (n_1219));
  OAI211X1 g24110__6417(.A0 (n_166), .A1 (n_999), .B0 (n_957), .C0
       (n_1181), .Y (n_1218));
  OAI211X1 g24111__5477(.A0 (n_166), .A1 (n_997), .B0 (n_958), .C0
       (n_1180), .Y (n_1217));
  NAND2XL g24112__2398(.A (n_56), .B (n_1201), .Y (n_1226));
  NAND2XL g24114__5107(.A (n_55), .B (n_1201), .Y (n_1225));
  OAI221X1 g24115__6260(.A0 (r2b_write), .A1 (n_142), .B0
       (u_bank_ctl_bank2_fsm_l_write), .B1 (n_1154), .C0 (n_1162), .Y
       (n_1216));
  OAI211X1 g24116__4319(.A0 (n_166), .A1 (n_888), .B0 (n_960), .C0
       (n_1178), .Y (n_1215));
  NOR3BXL g24117__8428(.AN (u_bank_ctl_bank3_fsm_n_759), .B (n_1202),
       .C (n_539), .Y (n_1214));
  NOR3BXL g24118__5526(.AN (u_bank_ctl_bank1_fsm_n_759), .B (n_1202),
       .C (n_538), .Y (n_1213));
  NOR3BXL g24119__6783(.AN (u_bank_ctl_bank0_fsm_n_759), .B (n_1202),
       .C (n_537), .Y (n_1212));
  NOR3BXL g24120__3680(.AN (u_bank_ctl_bank2_fsm_n_759), .B (n_1202),
       .C (n_536), .Y (n_1211));
  OAI211X1 g24121__1617(.A0 (n_43), .A1 (n_1159), .B0 (n_1117), .C0
       (n_614), .Y (n_1210));
  OAI211X1 g24122__2802(.A0 (n_45), .A1 (n_1159), .B0 (n_961), .C0
       (n_614), .Y (n_1209));
  AOI222X1 g24123__1705(.A0 (cfg_sdr_mode_reg[10]), .A1 (n_365), .B0
       (sdr_addr[10]), .B1 (n_1868), .C0 (n_1538), .C1 (n_571), .Y
       (n_1208));
  OAI211X1 g24124__5122(.A0 (u_xfr_ctl_xfr_caddr[0]), .A1 (n_570), .B0
       (n_1197), .C0 (n_567), .Y (n_1207));
  OAI221X1 g24125__8246(.A0 (r2b_write), .A1 (n_140), .B0
       (u_bank_ctl_bank3_fsm_l_write), .B1 (n_1157), .C0 (n_1165), .Y
       (n_1206));
  OAI221X1 g24126__7098(.A0 (r2b_write), .A1 (n_3), .B0
       (u_bank_ctl_bank0_fsm_l_write), .B1 (n_1155), .C0 (n_1163), .Y
       (n_1205));
  OAI221X1 g24127__6131(.A0 (r2b_write), .A1 (n_4), .B0
       (u_bank_ctl_bank1_fsm_l_write), .B1 (n_1156), .C0 (n_1164), .Y
       (n_1204));
  OAI211X1 g24128__1881(.A0 (n_166), .A1 (n_995), .B0 (n_959), .C0
       (n_1179), .Y (n_1203));
  INVX1 g24139(.A (n_1202), .Y (n_1201));
  AOI221X1 g24140__5115(.A0 (n_116), .A1 (n_1140), .B0
       (u_xfr_ctl_l_len[2]), .B1 (n_117), .C0 (n_1013), .Y (n_1200));
  OAI2BB1X1 g24142__7482(.A0N (u_xfr_ctl_l_start), .A1N (n_496), .B0
       (n_1166), .Y (n_1199));
  OAI2BB1X1 g24143__4733(.A0N (sdr_ba[1]), .A1N (n_1868), .B0 (n_962),
       .Y (n_1198));
  AOI22XL g24144__6161(.A0 (sdr_addr[0]), .A1 (n_1868), .B0 (n_165),
       .B1 (n_1012), .Y (n_1197));
  AOI221X1 g24146__9315(.A0 (n_116), .A1 (n_1137), .B0
       (u_xfr_ctl_l_len[5]), .B1 (n_117), .C0 (n_1168), .Y (n_1196));
  AOI221X1 g24147__9945(.A0 (n_116), .A1 (n_1139), .B0
       (u_xfr_ctl_l_len[3]), .B1 (n_117), .C0 (n_1167), .Y (n_1195));
  NOR4X1 g24148__2883(.A (n_46), .B (u_xfr_ctl_b2x_read), .C (n_117),
       .D (n_1125), .Y (n_1194));
  NAND4XL g24149__2346(.A (n_14), .B (n_1159), .C (n_982), .D (n_1161),
       .Y (n_1193));
  AND3XL g24150__1666(.A (n_1190), .B (n_14), .C (n_1159), .Y (n_1202));
  NAND2XL g24152__7410(.A (sdr_addr[2]), .B (n_1868), .Y (n_1192));
  NAND2XL g24153__6417(.A (sdr_addr[1]), .B (n_1868), .Y (n_1191));
  NOR2BX1 g24154__5477(.AN (n_1161), .B (n_982), .Y (n_1190));
  AND2X1 g24155__2398(.A (reset_n), .B (n_1162), .Y (n_1189));
  AND2X1 g24156__5107(.A (reset_n), .B (n_1163), .Y (n_1188));
  AND2X1 g24157__6260(.A (reset_n), .B (n_1164), .Y (n_1187));
  AND2X1 g24158__4319(.A (reset_n), .B (n_1165), .Y (n_1186));
  NAND2XL g24170__8428(.A (sdr_addr[3]), .B (n_1868), .Y (n_1185));
  NAND2XL g24171__5526(.A (sdr_addr[4]), .B (n_1868), .Y (n_1184));
  NAND2XL g24172__6783(.A (sdr_addr[5]), .B (n_1868), .Y (n_1183));
  NAND2XL g24173__3680(.A (sdr_addr[6]), .B (n_1868), .Y (n_1182));
  NAND2XL g24174__1617(.A (sdr_addr[7]), .B (n_1868), .Y (n_1181));
  NAND2XL g24175__2802(.A (sdr_addr[8]), .B (n_1868), .Y (n_1180));
  NAND2XL g24176__1705(.A (sdr_addr[9]), .B (n_1868), .Y (n_1179));
  NAND2XL g24177__5122(.A (sdr_addr[12]), .B (n_1868), .Y (n_1178));
  OR2X1 g24178__8246(.A (n_46), .B (n_1161), .Y (n_1177));
  NAND2XL g24179__7098(.A (reset_n), .B (n_1159), .Y (n_1176));
  OAI2BB1X1 g24180__6131(.A0N (n_302), .A1N (n_1141), .B0 (n_658), .Y
       (n_1175));
  OAI2BB1X1 g24181__1881(.A0N (n_302), .A1N (n_1140), .B0 (n_657), .Y
       (n_1174));
  OAI2BB1X1 g24182__5115(.A0N (n_302), .A1N (n_1139), .B0 (n_656), .Y
       (n_1173));
  OAI2BB1X1 g24183__7482(.A0N (n_302), .A1N (n_1138), .B0 (n_655), .Y
       (n_1172));
  OAI2BB1X1 g24184__4733(.A0N (n_302), .A1N (n_1137), .B0 (n_654), .Y
       (n_1171));
  OAI2BB1X1 g24185__6161(.A0N (n_302), .A1N (n_1142), .B0 (n_652), .Y
       (n_1170));
  AOI22XL g24186__9315(.A0 (n_116), .A1 (n_1141), .B0
       (u_xfr_ctl_l_len[1]), .B1 (n_117), .Y (n_1169));
  MX2X1 g24187__9945(.A (n_1142), .B (u_xfr_ctl_l_len[6]), .S0 (n_117),
       .Y (n_1168));
  MX2X1 g24188__2883(.A (n_1138), .B (u_xfr_ctl_l_len[4]), .S0 (n_117),
       .Y (n_1167));
  OR4X1 g24189__2346(.A (n_152), .B (n_496), .C (n_46), .D (n_1125), .Y
       (n_1166));
  INVX1 g24221(.A (n_1868), .Y (n_1159));
  OAI2BB1X1 g24222__1666(.A0N (u_bank_ctl_rank_ba[6]), .A1N (n_983),
       .B0 (n_1086), .Y (n_1158));
  OAI211X1 g24228__7410(.A0 (n_492), .A1 (n_927), .B0 (1'b1), .C0
       (n_843), .Y (n_1153));
  NOR2XL g24229__6417(.A (n_46), .B (n_1119), .Y (n_1152));
  NAND2XL g24230__5477(.A (reset_n), .B (n_14), .Y (n_1151));
  OAI2BB1X1 g24232__2398(.A0N (u_bank_ctl_rank_ba[7]), .A1N (n_983),
       .B0 (n_1085), .Y (n_1150));
  OAI2BB1X1 g24234__6260(.A0N (u_bank_ctl_rank_ba[4]), .A1N (n_20), .B0
       (n_1088), .Y (n_1148));
  OAI2BB1X1 g24235__4319(.A0N (r2b_ba[1]), .A1N (n_883), .B0 (n_1087),
       .Y (n_1147));
  OAI211X1 g24236__8428(.A0 (n_492), .A1 (n_928), .B0 (1'b1), .C0
       (n_849), .Y (n_1146));
  OAI221X1 g24237__5526(.A0 (n_66), .A1 (n_988), .B0 (n_28), .B1
       (n_881), .C0 (n_1083), .Y (n_1145));
  AOI31X1 g24238__6783(.A0 (n_257), .A1 (n_430), .A2 (n_981), .B0
       (n_46), .Y (n_1144));
  OAI221X1 g24239__3680(.A0 (n_63), .A1 (n_988), .B0 (n_33), .B1
       (n_881), .C0 (n_1043), .Y (n_1143));
  NAND2BXL g24242__1617(.AN (n_140), .B (n_1872), .Y (n_1165));
  NAND2BXL g24244__2802(.AN (n_4), .B (n_1871), .Y (n_1164));
  NAND2BXL g24245__1705(.AN (n_3), .B (n_1869), .Y (n_1163));
  NAND2BXL g24248__5122(.AN (n_142), .B (n_1870), .Y (n_1162));
  OAI21XL g24251__8246(.A0 (n_306), .A1 (n_497), .B0 (n_1100), .Y
       (n_1161));
  NAND2XL g24261__6131(.A (n_647), .B (n_1056), .Y (n_1136));
  NAND2XL g24262__1881(.A (n_803), .B (n_1057), .Y (n_1135));
  NAND2XL g24263__5115(.A (n_653), .B (n_1058), .Y (n_1134));
  NAND2XL g24264__7482(.A (n_807), .B (n_1059), .Y (n_1133));
  NAND2XL g24265__4733(.A (n_790), .B (n_1060), .Y (n_1132));
  NAND2XL g24266__6161(.A (n_809), .B (n_1062), .Y (n_1131));
  NAND2XL g24267__9315(.A (n_813), .B (n_1061), .Y (n_1130));
  NAND4XL g24268__9945(.A (n_1873), .B (n_1886), .C (reset_n), .D
       (n_1874), .Y (n_1129));
  NOR2XL g24269__2883(.A (n_46), .B (n_1069), .Y (n_1128));
  NAND2XL g24270__2346(.A (n_353), .B (n_1053), .Y (n_1142));
  NAND2XL g24271__1666(.A (n_354), .B (n_1054), .Y (n_1141));
  NAND2XL g24272__7410(.A (n_355), .B (n_1055), .Y (n_1140));
  NAND2XL g24273__6417(.A (n_350), .B (n_1050), .Y (n_1139));
  NAND2XL g24274__5477(.A (n_351), .B (n_1051), .Y (n_1138));
  NAND2XL g24275__2398(.A (n_352), .B (n_1052), .Y (n_1137));
  OAI21XL g24295__5107(.A0 (n_36), .A1 (n_601), .B0 (n_1031), .Y
       (n_1122));
  NAND2XL g24296__6260(.A (n_640), .B (n_1048), .Y (n_1121));
  OAI211X1 g24297__4319(.A0 (n_492), .A1 (n_785), .B0 (1'b1), .C0
       (n_845), .Y (n_1120));
  NOR4X1 g24298__8428(.A (n_162), .B (n_540), .C (n_172), .D (n_978),
       .Y (n_1119));
  OAI22XL g24299__5526(.A0 (n_76), .A1 (n_990), .B0 (n_28), .B1
       (n_884), .Y (n_1118));
  AOI22XL g24300__6783(.A0 (n_165), .A1 (n_993), .B0 (n_1539), .B1
       (n_571), .Y (n_1117));
  OAI2BB1X1 g24301__3680(.A0N (cfg_sdr_trcd_d[1]), .A1N (n_1885), .B0
       (n_1073), .Y (n_1116));
  OAI2BB1X1 g24302__1617(.A0N (n_1625), .A1N (n_876), .B0 (n_1044), .Y
       (n_1115));
  OAI2BB1X1 g24303__2802(.A0N (cfg_sdr_trcd_d[3]), .A1N (n_1885), .B0
       (n_1042), .Y (n_1114));
  OAI2BB1X1 g24304__1705(.A0N (cfg_sdr_trcd_d[0]), .A1N (n_1885), .B0
       (n_1045), .Y (n_1113));
  OAI2BB1X1 g24305__5122(.A0N (cfg_sdr_trcd_d[2]), .A1N (n_1876), .B0
       (n_1039), .Y (n_1112));
  OAI21XL g24306__8246(.A0 (n_36), .A1 (n_607), .B0 (n_1038), .Y
       (n_1111));
  OAI2BB1X1 g24307__7098(.A0N (cfg_sdr_trcd_d[0]), .A1N (n_1876), .B0
       (n_1041), .Y (n_1110));
  OAI21XL g24308__6131(.A0 (n_68), .A1 (n_607), .B0 (n_1040), .Y
       (n_1109));
  OAI2BB1X1 g24309__1881(.A0N (n_1616), .A1N (n_878), .B0 (n_1037), .Y
       (n_1108));
  OAI2BB1X1 g24310__5115(.A0N (cfg_sdr_trp_d[1]), .A1N (n_603), .B0
       (n_1036), .Y (n_1107));
  OAI2BB1X1 g24311__7482(.A0N (n_1618), .A1N (n_878), .B0 (n_1035), .Y
       (n_1106));
  OAI2BB1X1 g24312__4733(.A0N (cfg_sdr_trcd_d[3]), .A1N (n_1884), .B0
       (n_1034), .Y (n_1105));
  OAI2BB1X1 g24313__6161(.A0N (cfg_sdr_trcd_d[0]), .A1N (n_1877), .B0
       (n_1033), .Y (n_1104));
  OAI2BB1X1 g24314__9315(.A0N (cfg_sdr_trcd_d[1]), .A1N (n_1877), .B0
       (n_1032), .Y (n_1103));
  OAI2BB1X1 g24315__9945(.A0N (n_1633), .A1N (n_877), .B0 (n_1016), .Y
       (n_1102));
  OAI22XL g24316__2883(.A0 (n_74), .A1 (n_990), .B0 (n_33), .B1
       (n_884), .Y (n_1101));
  AOI221X1 g24317__2346(.A0 (n_1491), .A1 (n_827), .B0 (n_1491), .B1
       (n_512), .C0 (n_633), .Y (n_1100));
  AO22X1 g24318__1666(.A0 (n_302), .A1 (n_1012), .B0 (n_1515), .B1
       (n_301), .Y (n_1099));
  OAI2BB1X1 g24319__7410(.A0N (n_1516), .A1N (n_301), .B0 (n_1077), .Y
       (n_1098));
  OAI2BB1X1 g24320__6417(.A0N (n_1517), .A1N (n_301), .B0 (n_1076), .Y
       (n_1097));
  OAI2BB1X1 g24321__5477(.A0N (n_1518), .A1N (n_301), .B0 (n_1075), .Y
       (n_1096));
  OAI2BB1X1 g24322__2398(.A0N (n_1519), .A1N (n_301), .B0 (n_1084), .Y
       (n_1095));
  OAI2BB1X1 g24323__5107(.A0N (n_1520), .A1N (n_301), .B0 (n_1078), .Y
       (n_1094));
  OAI2BB1X1 g24324__6260(.A0N (n_1521), .A1N (n_301), .B0 (n_1079), .Y
       (n_1093));
  OAI2BB1X1 g24325__4319(.A0N (n_1522), .A1N (n_301), .B0 (n_1080), .Y
       (n_1092));
  OAI2BB1X1 g24326__8428(.A0N (n_1523), .A1N (n_301), .B0 (n_1081), .Y
       (n_1091));
  OAI2BB1X1 g24327__5526(.A0N (n_1524), .A1N (n_301), .B0 (n_1082), .Y
       (n_1090));
  AO22X1 g24328__6783(.A0 (n_302), .A1 (n_993), .B0 (n_1526), .B1
       (n_301), .Y (n_1089));
  AOI22XL g24329__3680(.A0 (u_bank_ctl_rank_ba[2]), .A1 (n_992), .B0
       (r2b_ba[0]), .B1 (n_883), .Y (n_1088));
  AOI22XL g24330__1617(.A0 (u_bank_ctl_rank_ba[5]), .A1 (n_20), .B0
       (u_bank_ctl_rank_ba[3]), .B1 (n_992), .Y (n_1087));
  AOI22XL g24331__2802(.A0 (u_bank_ctl_rank_ba[4]), .A1 (n_991), .B0
       (r2b_ba[0]), .B1 (n_882), .Y (n_1086));
  AOI22XL g24332__1705(.A0 (u_bank_ctl_rank_ba[5]), .A1 (n_991), .B0
       (r2b_ba[1]), .B1 (n_882), .Y (n_1085));
  AOI221X1 g24335__7098(.A0 (u_bank_ctl_bank1_fsm_l_start), .A1
       (n_125), .B0 (u_bank_ctl_bank3_fsm_l_start), .B1 (n_132), .C0
       (n_1049), .Y (n_1125));
  NAND2XL g24338__5115(.A (n_302), .B (n_1004), .Y (n_1084));
  NAND2XL g24341__7482(.A (u_bank_ctl_rank_ba[2]), .B (n_989), .Y
       (n_1083));
  NAND2XL g24344__4733(.A (n_302), .B (n_994), .Y (n_1082));
  NAND2XL g24345__6161(.A (n_302), .B (n_996), .Y (n_1081));
  NAND2XL g24346__9315(.A (n_302), .B (n_998), .Y (n_1080));
  NAND2XL g24347__9945(.A (n_302), .B (n_1000), .Y (n_1079));
  NAND2XL g24348__2883(.A (n_302), .B (n_1002), .Y (n_1078));
  NAND2XL g24350__2346(.A (n_302), .B (n_1010), .Y (n_1077));
  NAND2XL g24351__1666(.A (n_302), .B (n_1008), .Y (n_1076));
  NAND2XL g24352__7410(.A (n_302), .B (n_1006), .Y (n_1075));
  AOI22XL g24399__6417(.A0 (n_1624), .A1 (n_876), .B0
       (cfg_sdr_trp_d[1]), .B1 (n_604), .Y (n_1073));
  OR2X1 g24400__5477(.A (n_46), .B (n_982), .Y (n_1072));
  NOR2XL g24401__2398(.A (n_46), .B (n_979), .Y (n_1071));
  NOR2XL g24402__5107(.A (n_46), .B (n_1013), .Y (n_1070));
  AOI31X1 g24403__6260(.A0 (n_35), .A1 (u_xfr_ctl_n_708), .A2 (n_173),
       .B0 (n_926), .Y (n_1069));
  NAND2XL g24404__4319(.A (n_665), .B (n_897), .Y (n_1068));
  NAND2XL g24405__8428(.A (n_663), .B (n_896), .Y (n_1067));
  NAND2XL g24406__5526(.A (n_662), .B (n_895), .Y (n_1066));
  NAND2XL g24407__6783(.A (n_660), .B (n_894), .Y (n_1065));
  NAND2XL g24408__3680(.A (n_659), .B (n_963), .Y (n_1064));
  NAND2XL g24409__1617(.A (n_649), .B (n_893), .Y (n_1063));
  AOI222X1 g24410__2802(.A0 (sdr_dout[2]), .A1 (n_52), .B0
       (app_wr_data[18]), .B1 (n_549), .C0 (app_wr_data[2]), .C1
       (n_366), .Y (n_1062));
  AOI222X1 g24411__1705(.A0 (sdr_dout[1]), .A1 (n_52), .B0
       (app_wr_data[17]), .B1 (n_549), .C0 (app_wr_data[1]), .C1
       (n_366), .Y (n_1061));
  AOI222X1 g24412__5122(.A0 (sdr_dout[3]), .A1 (n_52), .B0
       (app_wr_data[19]), .B1 (n_549), .C0 (app_wr_data[3]), .C1
       (n_366), .Y (n_1060));
  AOI222X1 g24413__8246(.A0 (sdr_dout[4]), .A1 (n_52), .B0
       (app_wr_data[20]), .B1 (n_549), .C0 (app_wr_data[4]), .C1
       (n_366), .Y (n_1059));
  AOI222X1 g24414__7098(.A0 (sdr_dout[5]), .A1 (n_52), .B0
       (app_wr_data[21]), .B1 (n_549), .C0 (app_wr_data[5]), .C1
       (n_366), .Y (n_1058));
  AOI222X1 g24415__6131(.A0 (sdr_dout[6]), .A1 (n_52), .B0
       (app_wr_data[22]), .B1 (n_549), .C0 (app_wr_data[6]), .C1
       (n_366), .Y (n_1057));
  AOI222X1 g24416__1881(.A0 (sdr_dout[7]), .A1 (n_52), .B0
       (app_wr_data[23]), .B1 (n_549), .C0 (app_wr_data[7]), .C1
       (n_366), .Y (n_1056));
  AOI222X1 g24417__5115(.A0 (r2b_len[2]), .A1 (n_576), .B0
       (u_bank_ctl_bank1_fsm_l_len[2]), .B1 (n_125), .C0
       (u_bank_ctl_bank0_fsm_l_len[2]), .C1 (n_131), .Y (n_1055));
  AOI222X1 g24418__7482(.A0 (r2b_len[1]), .A1 (n_576), .B0
       (u_bank_ctl_bank0_fsm_l_len[1]), .B1 (n_131), .C0
       (u_bank_ctl_bank1_fsm_l_len[1]), .C1 (n_125), .Y (n_1054));
  AOI222X1 g24419__4733(.A0 (r2b_len[6]), .A1 (n_576), .B0
       (u_bank_ctl_bank0_fsm_l_len[6]), .B1 (n_131), .C0
       (u_bank_ctl_bank1_fsm_l_len[6]), .C1 (n_125), .Y (n_1053));
  AOI222X1 g24420__6161(.A0 (r2b_len[5]), .A1 (n_576), .B0
       (u_bank_ctl_bank1_fsm_l_len[5]), .B1 (n_125), .C0
       (u_bank_ctl_bank0_fsm_l_len[5]), .C1 (n_131), .Y (n_1052));
  AOI222X1 g24421__9315(.A0 (r2b_len[4]), .A1 (n_576), .B0
       (u_bank_ctl_bank0_fsm_l_len[4]), .B1 (n_131), .C0
       (u_bank_ctl_bank1_fsm_l_len[4]), .C1 (n_125), .Y (n_1051));
  AOI222X1 g24422__9945(.A0 (r2b_len[3]), .A1 (n_576), .B0
       (u_bank_ctl_bank1_fsm_l_len[3]), .B1 (n_125), .C0
       (u_bank_ctl_bank0_fsm_l_len[3]), .C1 (n_131), .Y (n_1050));
  OAI2BB1X1 g24423__2883(.A0N (u_bank_ctl_bank2_fsm_l_start), .A1N
       (n_126), .B0 (n_950), .Y (n_1049));
  AOI222X1 g24424__2346(.A0 (sdr_dout[0]), .A1 (n_52), .B0
       (app_wr_data[16]), .B1 (n_549), .C0 (app_wr_data[0]), .C1
       (n_366), .Y (n_1048));
  OAI2BB1X1 g24425__1666(.A0N (n_1525), .A1N (n_301), .B0 (n_937), .Y
       (n_1047));
  OAI2BB1X1 g24426__7410(.A0N (n_1527), .A1N (n_301), .B0 (n_936), .Y
       (n_1046));
  AOI22XL g24427__6417(.A0 (n_1623), .A1 (n_876), .B0
       (cfg_sdr_trp_d[0]), .B1 (n_604), .Y (n_1045));
  AOI22XL g24428__5477(.A0 (cfg_sdr_trcd_d[2]), .A1 (n_1885), .B0
       (cfg_sdr_trp_d[2]), .B1 (n_604), .Y (n_1044));
  NAND2XL g24429__2398(.A (u_bank_ctl_rank_ba[3]), .B (n_989), .Y
       (n_1043));
  AOI22XL g24430__5107(.A0 (n_1626), .A1 (n_876), .B0
       (cfg_sdr_trp_d[3]), .B1 (n_604), .Y (n_1042));
  AOI22XL g24431__6260(.A0 (n_1639), .A1 (n_879), .B0
       (cfg_sdr_trp_d[0]), .B1 (n_606), .Y (n_1041));
  AOI22XL g24432__4319(.A0 (cfg_sdr_trcd_d[1]), .A1 (n_1876), .B0
       (n_1640), .B1 (n_879), .Y (n_1040));
  AOI22XL g24433__8428(.A0 (n_1641), .A1 (n_879), .B0
       (cfg_sdr_trp_d[2]), .B1 (n_606), .Y (n_1039));
  AOI22XL g24434__5526(.A0 (cfg_sdr_trcd_d[3]), .A1 (n_1876), .B0
       (n_1642), .B1 (n_879), .Y (n_1038));
  AOI22XL g24435__6783(.A0 (cfg_sdr_trcd_d[0]), .A1 (n_1884), .B0
       (cfg_sdr_trp_d[0]), .B1 (n_603), .Y (n_1037));
  AOI22XL g24436__3680(.A0 (cfg_sdr_trcd_d[1]), .A1 (n_1884), .B0
       (n_1617), .B1 (n_878), .Y (n_1036));
  AOI22XL g24437__1617(.A0 (cfg_sdr_trcd_d[2]), .A1 (n_1884), .B0
       (cfg_sdr_trp_d[2]), .B1 (n_603), .Y (n_1035));
  AOI22XL g24438__2802(.A0 (n_1619), .A1 (n_878), .B0
       (cfg_sdr_trp_d[3]), .B1 (n_603), .Y (n_1034));
  AOI22XL g24439__1705(.A0 (n_1631), .A1 (n_877), .B0
       (cfg_sdr_trp_d[0]), .B1 (n_602), .Y (n_1033));
  AOI22XL g24440__5122(.A0 (n_1632), .A1 (n_877), .B0
       (cfg_sdr_trp_d[1]), .B1 (n_602), .Y (n_1032));
  AOI22XL g24441__8246(.A0 (cfg_sdr_trcd_d[3]), .A1 (n_1877), .B0
       (n_1634), .B1 (n_877), .Y (n_1031));
  OAI221X1 g24442__7098(.A0 (n_1496), .A1 (n_611), .B0 (n_1497), .B1
       (n_616), .C0 (n_965), .Y (n_1030));
  OAI221X1 g24443__6131(.A0 (n_1496), .A1 (n_596), .B0 (n_1487), .B1
       (n_252), .C0 (n_966), .Y (n_1029));
  OAI221X1 g24444__1881(.A0 (n_1487), .A1 (n_596), .B0 (n_1495), .B1
       (n_594), .C0 (n_967), .Y (n_1028));
  OAI221X1 g24445__5115(.A0 (n_1487), .A1 (n_592), .B0 (n_1495), .B1
       (n_590), .C0 (n_968), .Y (n_1027));
  OAI221X1 g24446__7482(.A0 (n_1487), .A1 (n_590), .B0 (n_1495), .B1
       (n_600), .C0 (n_969), .Y (n_1026));
  OAI221X1 g24447__4733(.A0 (n_1495), .A1 (n_580), .B0 (n_1497), .B1
       (n_609), .C0 (n_970), .Y (n_1025));
  OAI221X1 g24448__6161(.A0 (n_1496), .A1 (n_609), .B0 (n_1497), .B1
       (n_611), .C0 (n_971), .Y (n_1024));
  OAI221X1 g24449__9315(.A0 (n_1495), .A1 (n_596), .B0 (n_1496), .B1
       (n_594), .C0 (n_972), .Y (n_1023));
  OAI221X1 g24450__9945(.A0 (n_1495), .A1 (n_592), .B0 (n_1496), .B1
       (n_590), .C0 (n_973), .Y (n_1022));
  OAI221X1 g24451__2883(.A0 (n_1495), .A1 (n_586), .B0 (n_1496), .B1
       (n_584), .C0 (n_974), .Y (n_1021));
  OAI221X1 g24452__2346(.A0 (n_1495), .A1 (n_584), .B0 (n_1496), .B1
       (n_582), .C0 (n_975), .Y (n_1020));
  OAI221X1 g24453__1666(.A0 (n_1495), .A1 (n_582), .B0 (n_1496), .B1
       (n_588), .C0 (n_976), .Y (n_1019));
  OAI221X1 g24454__7410(.A0 (n_1495), .A1 (n_588), .B0 (n_1496), .B1
       (n_580), .C0 (n_977), .Y (n_1018));
  AOI22XL g24456__5477(.A0 (cfg_sdr_trcd_d[2]), .A1 (n_1877), .B0
       (cfg_sdr_trp_d[2]), .B1 (n_602), .Y (n_1016));
  OAI221X1 g24457__2398(.A0 (n_1497), .A1 (n_598), .B0 (n_1496), .B1
       (n_252), .C0 (n_517), .Y (n_1015));
  OAI221X1 g24458__5107(.A0 (n_1496), .A1 (n_598), .B0 (n_1497), .B1
       (n_596), .C0 (n_511), .Y (n_1014));
  MX2X1 g24459__6260(.A (n_826), .B (n_5), .S0 (u_xfr_ctl_mgmt_st[2]),
       .Y (n_1074));
  INVX1 g24631(.A (n_1010), .Y (n_1011));
  INVX1 g24632(.A (n_1008), .Y (n_1009));
  INVX1 g24633(.A (n_1006), .Y (n_1007));
  INVX1 g24634(.A (n_1004), .Y (n_1005));
  INVX1 g24635(.A (n_1002), .Y (n_1003));
  INVX1 g24636(.A (n_1000), .Y (n_1001));
  INVX1 g24637(.A (n_998), .Y (n_999));
  INVX1 g24638(.A (n_996), .Y (n_997));
  INVX1 g24639(.A (n_994), .Y (n_995));
  AOI222X1 g24644__4319(.A0 (n_457), .A1 (n_495), .B0 (n_80), .B1
       (n_497), .C0 (n_306), .C1 (n_613), .Y (n_981));
  OAI22XL g24645__8428(.A0 (n_34), .A1 (n_615), .B0
       (u_bs_convert_rd_xfr_count[0]), .B1 (n_258), .Y (n_980));
  AOI211XL g24646__5526(.A0 (n_144), .A1 (n_462), .B0 (n_568), .C0
       (u_xfr_ctl_n_1786), .Y (n_979));
  OAI211X1 g24647__6783(.A0 (n_253), .A1 (n_461), .B0 (n_841), .C0
       (n_13), .Y (n_978));
  OA22X1 g24648__3680(.A0 (n_1487), .A1 (n_582), .B0 (n_1497), .B1
       (n_578), .Y (n_977));
  OA22X1 g24649__1617(.A0 (n_1487), .A1 (n_584), .B0 (n_1497), .B1
       (n_580), .Y (n_976));
  OA22X1 g24650__2802(.A0 (n_1487), .A1 (n_586), .B0 (n_1497), .B1
       (n_588), .Y (n_975));
  OA22X1 g24651__1705(.A0 (n_1487), .A1 (n_600), .B0 (n_1497), .B1
       (n_582), .Y (n_974));
  OA22X1 g24652__5122(.A0 (n_1487), .A1 (n_594), .B0 (n_1497), .B1
       (n_600), .Y (n_973));
  OA22X1 g24653__8246(.A0 (n_1487), .A1 (n_598), .B0 (n_1497), .B1
       (n_592), .Y (n_972));
  OA22X1 g24654__7098(.A0 (n_1487), .A1 (n_580), .B0 (n_1495), .B1
       (n_578), .Y (n_971));
  OA22X1 g24655__6131(.A0 (n_1487), .A1 (n_588), .B0 (n_1496), .B1
       (n_578), .Y (n_970));
  OA22X1 g24656__1881(.A0 (n_1496), .A1 (n_586), .B0 (n_1497), .B1
       (n_584), .Y (n_969));
  OA22X1 g24657__5115(.A0 (n_1496), .A1 (n_600), .B0 (n_1497), .B1
       (n_586), .Y (n_968));
  OA22X1 g24658__7482(.A0 (n_1496), .A1 (n_592), .B0 (n_1497), .B1
       (n_590), .Y (n_967));
  OA22X1 g24659__4733(.A0 (n_1495), .A1 (n_598), .B0 (n_1497), .B1
       (n_594), .Y (n_966));
  OA22X1 g24660__6161(.A0 (n_1487), .A1 (n_578), .B0 (n_1495), .B1
       (n_609), .Y (n_965));
  OAI22XL g24661__9315(.A0 (n_69), .A1 (n_615), .B0 (n_1424), .B1
       (n_258), .Y (n_964));
  AOI221X1 g24662__9945(.A0 (u_bank_ctl_bank1_fsm_l_len[0]), .A1
       (n_485), .B0 (u_bank_ctl_bank2_fsm_l_len[0]), .B1 (n_484), .C0
       (n_815), .Y (n_963));
  AOI22XL g24663__2883(.A0 (u_xfr_ctl_l_ba[1]), .A1 (n_571), .B0
       (b2x_ba[1]), .B1 (n_165), .Y (n_962));
  AOI22XL g24664__2346(.A0 (u_xfr_ctl_l_ba[0]), .A1 (n_571), .B0
       (b2x_ba[0]), .B1 (n_165), .Y (n_961));
  AOI22XL g24665__1666(.A0 (n_1540), .A1 (n_571), .B0
       (cfg_sdr_mode_reg[12]), .B1 (n_365), .Y (n_960));
  AOI22XL g24666__7410(.A0 (n_1537), .A1 (n_571), .B0
       (cfg_sdr_mode_reg[9]), .B1 (n_365), .Y (n_959));
  AOI22XL g24667__6417(.A0 (n_1536), .A1 (n_571), .B0
       (cfg_sdr_mode_reg[8]), .B1 (n_365), .Y (n_958));
  AOI22XL g24668__5477(.A0 (n_1535), .A1 (n_571), .B0
       (cfg_sdr_mode_reg[7]), .B1 (n_365), .Y (n_957));
  AOI22XL g24669__2398(.A0 (n_1534), .A1 (n_571), .B0
       (cfg_sdr_mode_reg[6]), .B1 (n_365), .Y (n_956));
  AOI22XL g24670__5107(.A0 (n_1533), .A1 (n_571), .B0
       (cfg_sdr_mode_reg[5]), .B1 (n_365), .Y (n_955));
  AOI22XL g24671__6260(.A0 (n_1532), .A1 (n_571), .B0
       (cfg_sdr_mode_reg[4]), .B1 (n_365), .Y (n_954));
  AOI22XL g24672__4319(.A0 (n_1531), .A1 (n_571), .B0
       (cfg_sdr_mode_reg[3]), .B1 (n_365), .Y (n_953));
  AOI22XL g24673__8428(.A0 (n_1530), .A1 (n_571), .B0
       (cfg_sdr_mode_reg[2]), .B1 (n_365), .Y (n_952));
  AOI22XL g24674__5526(.A0 (n_1529), .A1 (n_571), .B0
       (cfg_sdr_mode_reg[1]), .B1 (n_365), .Y (n_951));
  AOI22XL g24675__6783(.A0 (r2b_start), .A1 (n_576), .B0
       (u_bank_ctl_bank0_fsm_l_start), .B1 (n_131), .Y (n_950));
  AOI22XL g24676__3680(.A0 (x2b_pre_ok[3]), .A1 (n_534), .B0 (n_138),
       .B1 (n_433), .Y (n_949));
  AO22X1 g24677__1617(.A0 (pad_sdr_din2[7]), .A1 (n_18), .B0
       (u_bs_convert_saved_rd_data[23]), .B1 (n_575), .Y (n_948));
  AO22X1 g24678__2802(.A0 (pad_sdr_din2[6]), .A1 (n_18), .B0
       (u_bs_convert_saved_rd_data[22]), .B1 (n_575), .Y (n_947));
  AO22X1 g24679__1705(.A0 (pad_sdr_din2[5]), .A1 (n_18), .B0
       (u_bs_convert_saved_rd_data[21]), .B1 (n_575), .Y (n_946));
  AO22X1 g24680__5122(.A0 (pad_sdr_din2[4]), .A1 (n_18), .B0
       (u_bs_convert_saved_rd_data[20]), .B1 (n_575), .Y (n_945));
  AO22X1 g24681__8246(.A0 (pad_sdr_din2[3]), .A1 (n_18), .B0
       (u_bs_convert_saved_rd_data[19]), .B1 (n_575), .Y (n_944));
  AO22X1 g24682__7098(.A0 (pad_sdr_din2[2]), .A1 (n_18), .B0
       (u_bs_convert_saved_rd_data[18]), .B1 (n_575), .Y (n_943));
  AO22X1 g24683__6131(.A0 (pad_sdr_din2[1]), .A1 (n_18), .B0
       (u_bs_convert_saved_rd_data[17]), .B1 (n_575), .Y (n_942));
  AO22X1 g24684__1881(.A0 (pad_sdr_din2[0]), .A1 (n_18), .B0
       (u_bs_convert_saved_rd_data[16]), .B1 (n_575), .Y (n_941));
  AO22X1 g24685__5115(.A0 (pad_sdr_din2[7]), .A1 (n_573), .B0
       (u_bs_convert_saved_rd_data[7]), .B1 (n_572), .Y (n_940));
  AO22X1 g24686__7482(.A0 (pad_sdr_din2[6]), .A1 (n_573), .B0
       (u_bs_convert_saved_rd_data[6]), .B1 (n_572), .Y (n_939));
  AO22X1 g24687__4733(.A0 (pad_sdr_din2[5]), .A1 (n_573), .B0
       (u_bs_convert_saved_rd_data[5]), .B1 (n_572), .Y (n_938));
  NAND2XL g24688__6161(.A (n_302), .B (n_885), .Y (n_937));
  NAND2XL g24689__9315(.A (n_302), .B (n_887), .Y (n_936));
  AND2X1 g24690__9945(.A (u_bank_ctl_bank2_fsm_timer0_tc_t), .B
       (n_876), .Y (n_935));
  AND2X1 g24691__2883(.A (u_bank_ctl_bank0_fsm_timer0_tc_t), .B
       (n_879), .Y (n_934));
  AND2X1 g24692__2346(.A (u_bank_ctl_bank3_fsm_timer0_tc_t), .B
       (n_878), .Y (n_933));
  AND2X1 g24693__1666(.A (u_bank_ctl_bank1_fsm_timer0_tc_t), .B
       (n_877), .Y (n_932));
  NAND3BXL g24694__7410(.AN (u_xfr_ctl_n_829), .B (reset_n), .C
       (n_528), .Y (n_931));
  NOR2XL g24695__6417(.A (n_46), .B (n_825), .Y (n_930));
  AOI221X1 g24696__5477(.A0 (cfg_sdr_trp_d[0]), .A1 (n_493), .B0
       (cfg_sdr_trcar_d[0]), .B1 (n_305), .C0 (n_612), .Y (n_929));
  AOI221X1 g24697__2398(.A0 (cfg_sdr_trp_d[1]), .A1 (n_493), .B0
       (cfg_sdr_trcar_d[1]), .B1 (n_305), .C0 (n_612), .Y (n_928));
  AOI221X1 g24698__5107(.A0 (cfg_sdr_trp_d[2]), .A1 (n_493), .B0
       (cfg_sdr_trcar_d[2]), .B1 (n_305), .C0 (n_612), .Y (n_927));
  OAI221X1 g24699__6260(.A0 (u_xfr_ctl_n_1781), .A1 (n_464), .B0
       (u_xfr_ctl_n_1842), .B1 (n_455), .C0 (n_226), .Y (n_926));
  AO22X1 g24700__4319(.A0 (pad_sdr_din2[4]), .A1 (n_573), .B0
       (u_bs_convert_saved_rd_data[4]), .B1 (n_572), .Y (n_925));
  OAI21XL g24701__8428(.A0 (u_bank_ctl_bank2_fsm_tras_cntr[0]), .A1
       (n_550), .B0 (n_558), .Y (n_924));
  OAI2BB1X1 g24702__5526(.A0N (cfg_sdr_tras_d[1]), .A1N (n_489), .B0
       (n_861), .Y (n_923));
  OAI2BB1X1 g24703__6783(.A0N (cfg_sdr_tras_d[2]), .A1N (n_489), .B0
       (n_860), .Y (n_922));
  OAI2BB1X1 g24704__3680(.A0N (cfg_sdr_tras_d[3]), .A1N (n_489), .B0
       (n_859), .Y (n_921));
  OAI21XL g24705__1617(.A0 (u_bank_ctl_bank0_fsm_tras_cntr[0]), .A1
       (n_551), .B0 (n_561), .Y (n_920));
  OAI2BB1X1 g24706__2802(.A0N (cfg_sdr_tras_d[2]), .A1N (n_487), .B0
       (n_856), .Y (n_919));
  OAI2BB1X1 g24707__1705(.A0N (cfg_sdr_tras_d[1]), .A1N (n_487), .B0
       (n_857), .Y (n_918));
  OAI2BB1X1 g24708__5122(.A0N (cfg_sdr_tras_d[3]), .A1N (n_487), .B0
       (n_855), .Y (n_917));
  OAI21XL g24709__8246(.A0 (u_bank_ctl_bank3_fsm_tras_cntr[0]), .A1
       (n_552), .B0 (n_563), .Y (n_916));
  OAI2BB1X1 g24710__7098(.A0N (cfg_sdr_tras_d[1]), .A1N (n_488), .B0
       (n_854), .Y (n_915));
  OAI2BB1X1 g24711__6131(.A0N (cfg_sdr_tras_d[2]), .A1N (n_488), .B0
       (n_853), .Y (n_914));
  OAI2BB1X1 g24712__1881(.A0N (cfg_sdr_tras_d[3]), .A1N (n_488), .B0
       (n_852), .Y (n_913));
  OAI2BB1X1 g24713__5115(.A0N (u_bs_convert_saved_rd_data[8]), .A1N
       (n_574), .B0 (n_721), .Y (n_912));
  OAI2BB1X1 g24714__7482(.A0N (u_bs_convert_saved_rd_data[9]), .A1N
       (n_574), .B0 (n_720), .Y (n_911));
  OAI2BB1X1 g24715__4733(.A0N (u_bs_convert_saved_rd_data[10]), .A1N
       (n_574), .B0 (n_719), .Y (n_910));
  OAI2BB1X1 g24716__6161(.A0N (u_bs_convert_saved_rd_data[11]), .A1N
       (n_574), .B0 (n_718), .Y (n_909));
  OAI2BB1X1 g24717__9315(.A0N (u_bs_convert_saved_rd_data[12]), .A1N
       (n_574), .B0 (n_717), .Y (n_908));
  OAI2BB1X1 g24718__9945(.A0N (u_bs_convert_saved_rd_data[13]), .A1N
       (n_574), .B0 (n_716), .Y (n_907));
  OAI2BB1X1 g24719__2883(.A0N (u_bs_convert_saved_rd_data[14]), .A1N
       (n_574), .B0 (n_715), .Y (n_906));
  OAI2BB1X1 g24720__2346(.A0N (u_bs_convert_saved_rd_data[15]), .A1N
       (n_574), .B0 (n_714), .Y (n_905));
  OAI2BB1X1 g24721__1666(.A0N (cfg_sdr_tras_d[1]), .A1N (n_490), .B0
       (n_848), .Y (n_904));
  OAI21XL g24722__7410(.A0 (u_bank_ctl_bank1_fsm_tras_cntr[0]), .A1
       (n_553), .B0 (n_565), .Y (n_903));
  NAND3XL g24723__6417(.A (n_667), .B (reset_n), .C (n_494), .Y
       (n_902));
  OAI2BB1X1 g24724__5477(.A0N (cfg_sdr_tras_d[2]), .A1N (n_490), .B0
       (n_847), .Y (n_901));
  OAI2BB1X1 g24725__2398(.A0N (cfg_sdr_tras_d[3]), .A1N (n_490), .B0
       (n_846), .Y (n_900));
  NAND3XL g24726__5107(.A (n_831), .B (reset_n), .C (n_494), .Y
       (n_899));
  NAND3XL g24727__6260(.A (n_666), .B (reset_n), .C (n_494), .Y
       (n_898));
  AOI222X1 g24728__4319(.A0 (u_bank_ctl_bank0_fsm_l_id[0]), .A1
       (n_486), .B0 (u_bank_ctl_bank1_fsm_l_id[0]), .B1 (n_485), .C0
       (u_xfr_ctl_l_id[0]), .C1 (n_301), .Y (n_897));
  AOI222X1 g24729__8428(.A0 (u_bank_ctl_bank0_fsm_l_id[1]), .A1
       (n_486), .B0 (u_bank_ctl_bank1_fsm_l_id[1]), .B1 (n_485), .C0
       (u_xfr_ctl_l_id[1]), .C1 (n_301), .Y (n_896));
  AOI222X1 g24730__5526(.A0 (u_bank_ctl_bank0_fsm_l_id[2]), .A1
       (n_486), .B0 (u_bank_ctl_bank1_fsm_l_id[2]), .B1 (n_485), .C0
       (u_xfr_ctl_l_id[2]), .C1 (n_301), .Y (n_895));
  AOI222X1 g24731__6783(.A0 (u_bank_ctl_bank0_fsm_l_id[3]), .A1
       (n_486), .B0 (u_bank_ctl_bank1_fsm_l_id[3]), .B1 (n_485), .C0
       (u_xfr_ctl_l_id[3]), .C1 (n_301), .Y (n_894));
  AOI222X1 g24732__3680(.A0 (u_bank_ctl_bank0_fsm_l_wrap), .A1 (n_486),
       .B0 (u_bank_ctl_bank1_fsm_l_wrap), .B1 (n_485), .C0
       (u_xfr_ctl_l_wrap), .C1 (n_301), .Y (n_893));
  AO22X1 g24733__1617(.A0 (pad_sdr_din2[0]), .A1 (n_573), .B0
       (u_bs_convert_saved_rd_data[0]), .B1 (n_572), .Y (n_892));
  AO22X1 g24734__2802(.A0 (pad_sdr_din2[1]), .A1 (n_573), .B0
       (u_bs_convert_saved_rd_data[1]), .B1 (n_572), .Y (n_891));
  AO22X1 g24735__1705(.A0 (pad_sdr_din2[2]), .A1 (n_573), .B0
       (u_bs_convert_saved_rd_data[2]), .B1 (n_572), .Y (n_890));
  AO22X1 g24736__5122(.A0 (pad_sdr_din2[3]), .A1 (n_573), .B0
       (u_bs_convert_saved_rd_data[3]), .B1 (n_572), .Y (n_889));
  AOI221X1 g24737__8246(.A0 (u_bank_ctl_bank2_fsm_l_last), .A1 (n_9),
       .B0 (u_bank_ctl_bank3_fsm_l_last), .B1 (n_10), .C0 (n_816), .Y
       (n_1013));
  OAI221X1 g24738__7098(.A0 (n_1650), .A1 (n_431), .B0 (n_1630), .B1
       (n_384), .C0 (n_627), .Y (n_1012));
  OAI221X1 g24739__6131(.A0 (n_1650), .A1 (n_423), .B0 (n_1630), .B1
       (n_419), .C0 (n_626), .Y (n_1010));
  OAI221X1 g24740__1881(.A0 (n_1650), .A1 (n_421), .B0 (n_1649), .B1
       (n_412), .C0 (n_625), .Y (n_1008));
  OAI221X1 g24741__5115(.A0 (n_1650), .A1 (n_417), .B0 (n_1638), .B1
       (n_446), .C0 (n_624), .Y (n_1006));
  OAI221X1 g24742__7482(.A0 (n_1650), .A1 (n_409), .B0 (n_1638), .B1
       (n_444), .C0 (n_623), .Y (n_1004));
  OAI221X1 g24743__4733(.A0 (n_1650), .A1 (n_403), .B0 (n_1649), .B1
       (n_406), .C0 (n_622), .Y (n_1002));
  OAI221X1 g24744__6161(.A0 (n_1650), .A1 (n_394), .B0 (n_1638), .B1
       (n_441), .C0 (n_621), .Y (n_1000));
  OAI221X1 g24745__9315(.A0 (n_1650), .A1 (n_392), .B0 (n_1638), .B1
       (n_439), .C0 (n_620), .Y (n_998));
  OAI221X1 g24746__9945(.A0 (n_1650), .A1 (n_390), .B0 (n_1638), .B1
       (n_386), .C0 (n_619), .Y (n_996));
  OAI221X1 g24747__2883(.A0 (n_1650), .A1 (n_397), .B0 (n_1649), .B1
       (n_399), .C0 (n_618), .Y (n_994));
  OAI221X1 g24748__2346(.A0 (n_1650), .A1 (n_435), .B0 (n_1649), .B1
       (n_388), .C0 (n_632), .Y (n_993));
  AND3XL g24750__1666(.A (n_1864), .B (reset_n), .C (n_556), .Y
       (n_992));
  AND3XL g24751__7410(.A (n_1864), .B (reset_n), .C (n_555), .Y
       (n_991));
  NAND3XL g24753__6417(.A (n_1864), .B (reset_n), .C (n_557), .Y
       (n_990));
  NOR3XL g24754__5477(.A (n_1864), .B (n_46), .C (n_554), .Y (n_989));
  NAND3BXL g24755__2398(.AN (n_554), .B (n_1864), .C (reset_n), .Y
       (n_988));
  NOR4X1 g24757__5107(.A (n_520), .B (n_547), .C (n_507), .D (n_506),
       .Y (n_987));
  NOR4X1 g24758__6260(.A (n_545), .B (n_544), .C (n_505), .D (n_504),
       .Y (n_986));
  NOR4X1 g24759__4319(.A (n_543), .B (n_542), .C (n_502), .D (n_501),
       .Y (n_985));
  NOR4X1 g24760__8428(.A (n_546), .B (n_541), .C (n_503), .D (n_508),
       .Y (n_984));
  NOR3BXL g24766__5526(.AN (n_555), .B (n_1864), .C (n_46), .Y (n_983));
  OAI31X1 g24767__6783(.A0 (n_138), .A1 (u_xfr_ctl_mgmt_st[1]), .A2
       (u_xfr_ctl_mgmt_st[2]), .B0 (n_1875), .Y (n_982));
  INVX1 g24812(.A (n_887), .Y (n_888));
  INVX1 g24813(.A (n_885), .Y (n_886));
  AO22X1 g24814__3680(.A0 (r2b_start), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_start), .B1 (n_468), .Y (n_875));
  AO22X1 g24815__1617(.A0 (r2b_raddr[12]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_raddr[12]), .B1 (n_468), .Y (n_874));
  AO22X1 g24816__2802(.A0 (r2b_raddr[5]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_raddr[5]), .B1 (n_476), .Y (n_873));
  AO22X1 g24832__1705(.A0 (r2b_raddr[11]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_raddr[11]), .B1 (n_468), .Y (n_872));
  AO22X1 g24833__5122(.A0 (r2b_raddr[10]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_raddr[10]), .B1 (n_468), .Y (n_871));
  AO22X1 g24834__8246(.A0 (r2b_raddr[9]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_raddr[9]), .B1 (n_468), .Y (n_870));
  AO22X1 g24835__7098(.A0 (r2b_raddr[8]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_raddr[8]), .B1 (n_468), .Y (n_869));
  AO22X1 g24836__6131(.A0 (r2b_raddr[7]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_raddr[7]), .B1 (n_468), .Y (n_868));
  AO22X1 g24837__1881(.A0 (r2b_raddr[5]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_raddr[5]), .B1 (n_468), .Y (n_867));
  AO22X1 g24838__5115(.A0 (r2b_raddr[4]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_raddr[4]), .B1 (n_468), .Y (n_866));
  AO22X1 g24839__7482(.A0 (r2b_raddr[6]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_raddr[6]), .B1 (n_468), .Y (n_865));
  AO22X1 g24840__4733(.A0 (r2b_raddr[3]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_raddr[3]), .B1 (n_468), .Y (n_864));
  NAND2BXL g24843__6161(.AN (n_550), .B (n_1627), .Y (n_861));
  NAND2BXL g24844__9315(.AN (n_550), .B (n_1628), .Y (n_860));
  NAND2BXL g24845__9945(.AN (n_550), .B (n_1629), .Y (n_859));
  NAND2BXL g24847__2883(.AN (n_551), .B (n_1643), .Y (n_857));
  NAND2BXL g24848__2346(.AN (n_551), .B (n_1644), .Y (n_856));
  NAND2BXL g24849__1666(.AN (n_551), .B (n_1645), .Y (n_855));
  NAND2BXL g24850__7410(.AN (n_552), .B (n_1620), .Y (n_854));
  NAND2BXL g24851__6417(.AN (n_552), .B (n_1621), .Y (n_853));
  NAND2BXL g24852__5477(.AN (n_552), .B (n_1622), .Y (n_852));
  AO22X1 g24853__2398(.A0 (r2b_raddr[2]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_raddr[2]), .B1 (n_468), .Y (n_851));
  AO22X1 g24854__5107(.A0 (r2b_raddr[1]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_raddr[1]), .B1 (n_468), .Y (n_850));
  NAND2BXL g24855__6260(.AN (n_19), .B (n_1651), .Y (n_849));
  NAND2BXL g24856__4319(.AN (n_553), .B (n_1635), .Y (n_848));
  NAND2BXL g24857__8428(.AN (n_553), .B (n_1636), .Y (n_847));
  NAND2BXL g24858__5526(.AN (n_553), .B (n_1637), .Y (n_846));
  NAND2BXL g24859__6783(.AN (n_19), .B (n_1652), .Y (n_845));
  NAND2BXL g24861__3680(.AN (n_19), .B (n_1677), .Y (n_843));
  AO22X1 g24862__1617(.A0 (r2b_raddr[0]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_raddr[0]), .B1 (n_468), .Y (n_842));
  NAND2BXL g24863__2802(.AN (n_613), .B (n_306), .Y (n_841));
  AO22X1 g24864__1705(.A0 (r2b_len[6]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_len[6]), .B1 (n_468), .Y (n_840));
  NOR2XL g24865__5122(.A (n_46), .B (n_531), .Y (n_839));
  NOR2XL g24866__8246(.A (n_46), .B (n_532), .Y (n_838));
  NOR2XL g24867__7098(.A (n_46), .B (n_513), .Y (n_837));
  NOR2XL g24868__6131(.A (n_46), .B (n_533), .Y (n_836));
  AO22X1 g24869__1881(.A0 (r2b_len[5]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_len[5]), .B1 (n_468), .Y (n_835));
  AO22X1 g24870__5115(.A0 (r2b_len[4]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_len[4]), .B1 (n_468), .Y (n_834));
  AO22X1 g24873__4733(.A0 (r2b_raddr[3]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_raddr[3]), .B1 (n_476), .Y (n_832));
  AOI22XL g24874__6161(.A0 (n_1674), .A1 (n_1882), .B0
       (u_xfr_ctl_rfsh_row_cnt[1]), .B1 (n_315), .Y (n_831));
  OAI21XL g24875__9315(.A0 (n_26), .A1 (n_472), .B0 (n_560), .Y
       (n_830));
  AO22X1 g24876__9945(.A0 (r2b_wrap), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_wrap), .B1 (n_468), .Y (n_829));
  OAI2BB1X1 g24878__2346(.A0N (n_53), .A1N (n_358), .B0 (n_240), .Y
       (n_827));
  NAND4XL g24879__1666(.A (x2b_pre_ok[3]), .B (n_1482), .C (n_1489), .D
       (n_456), .Y (n_826));
  NOR4X1 g24880__7410(.A (n_237), .B (n_173), .C (n_92), .D (n_233), .Y
       (n_825));
  OAI2BB1X1 g24881__6417(.A0N (app_wr_data[24]), .A1N (n_303), .B0
       (n_523), .Y (n_824));
  OAI2BB1X1 g24882__5477(.A0N (app_wr_data[9]), .A1N (n_241), .B0
       (n_527), .Y (n_823));
  OAI2BB1X1 g24883__2398(.A0N (app_wr_data[26]), .A1N (n_303), .B0
       (n_521), .Y (n_822));
  OAI2BB1X1 g24884__5107(.A0N (app_wr_data[27]), .A1N (n_303), .B0
       (n_526), .Y (n_821));
  OAI2BB1X1 g24885__6260(.A0N (app_wr_data[28]), .A1N (n_303), .B0
       (n_522), .Y (n_820));
  OAI2BB1X1 g24886__4319(.A0N (app_wr_data[29]), .A1N (n_303), .B0
       (n_525), .Y (n_819));
  OAI2BB1X1 g24887__8428(.A0N (app_wr_data[14]), .A1N (n_241), .B0
       (n_524), .Y (n_818));
  OAI2BB1X1 g24888__5526(.A0N (app_wr_data[31]), .A1N (n_303), .B0
       (n_514), .Y (n_817));
  OAI2BB1X1 g24889__6783(.A0N (u_xfr_ctl_l_last), .A1N (n_117), .B0
       (n_518), .Y (n_816));
  OAI21XL g24890__3680(.A0 (u_xfr_ctl_l_len[0]), .A1 (n_481), .B0
       (n_566), .Y (n_815));
  AO22X1 g24891__1617(.A0 (r2b_caddr[5]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_caddr[5]), .B1 (n_468), .Y (n_814));
  AOI22XL g24892__2802(.A0 (app_wr_data[9]), .A1 (n_368), .B0
       (app_wr_data[25]), .B1 (n_367), .Y (n_813));
  AO22X1 g24893__1705(.A0 (r2b_caddr[3]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[3]), .B1 (n_476), .Y (n_812));
  AO22X1 g24894__5122(.A0 (r2b_caddr[4]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[4]), .B1 (n_476), .Y (n_811));
  AO22X1 g24895__8246(.A0 (r2b_caddr[5]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[5]), .B1 (n_476), .Y (n_810));
  AOI22XL g24896__7098(.A0 (app_wr_data[10]), .A1 (n_368), .B0
       (app_wr_data[26]), .B1 (n_367), .Y (n_809));
  AO22X1 g24897__6131(.A0 (r2b_caddr[6]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[6]), .B1 (n_476), .Y (n_808));
  AOI22XL g24898__1881(.A0 (app_wr_data[12]), .A1 (n_368), .B0
       (app_wr_data[28]), .B1 (n_367), .Y (n_807));
  AO22X1 g24899__5115(.A0 (r2b_caddr[6]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_caddr[6]), .B1 (n_468), .Y (n_806));
  AO22X1 g24900__7482(.A0 (r2b_caddr[7]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_caddr[7]), .B1 (n_468), .Y (n_805));
  AO22X1 g24901__4733(.A0 (r2b_caddr[9]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[9]), .B1 (n_476), .Y (n_804));
  AOI22XL g24902__6161(.A0 (app_wr_data[14]), .A1 (n_368), .B0
       (app_wr_data[30]), .B1 (n_367), .Y (n_803));
  AO22X1 g24903__9315(.A0 (r2b_caddr[10]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[10]), .B1 (n_476), .Y (n_802));
  AO22X1 g24904__9945(.A0 (r2b_caddr[11]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[11]), .B1 (n_476), .Y (n_801));
  AO22X1 g24905__2883(.A0 (r2b_caddr[12]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[12]), .B1 (n_476), .Y (n_800));
  AO22X1 g24906__2346(.A0 (r2b_req_id[0]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_id[0]), .B1 (n_476), .Y (n_799));
  AO22X1 g24907__1666(.A0 (r2b_req_id[1]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_id[1]), .B1 (n_476), .Y (n_798));
  AO22X1 g24908__7410(.A0 (r2b_caddr[9]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_caddr[9]), .B1 (n_468), .Y (n_797));
  AO22X1 g24909__6417(.A0 (r2b_req_id[2]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_id[2]), .B1 (n_476), .Y (n_796));
  AO22X1 g24910__5477(.A0 (r2b_caddr[4]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_caddr[4]), .B1 (n_468), .Y (n_795));
  AO22X1 g24911__2398(.A0 (r2b_req_id[3]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_id[3]), .B1 (n_476), .Y (n_794));
  AO22X1 g24912__5107(.A0 (r2b_caddr[10]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_caddr[10]), .B1 (n_468), .Y (n_793));
  AO22X1 g24913__6260(.A0 (r2b_caddr[11]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_caddr[11]), .B1 (n_468), .Y (n_792));
  AO22X1 g24914__4319(.A0 (r2b_len[1]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_len[1]), .B1 (n_476), .Y (n_791));
  AOI22XL g24915__8428(.A0 (app_wr_data[11]), .A1 (n_368), .B0
       (app_wr_data[27]), .B1 (n_367), .Y (n_790));
  AO22X1 g24916__5526(.A0 (r2b_len[3]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_len[3]), .B1 (n_476), .Y (n_789));
  AO22X1 g24917__6783(.A0 (r2b_req_id[0]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_id[0]), .B1 (n_468), .Y (n_788));
  AO22X1 g24918__3680(.A0 (r2b_caddr[12]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_caddr[12]), .B1 (n_468), .Y (n_787));
  AO22X1 g24919__1617(.A0 (r2b_len[6]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_len[6]), .B1 (n_476), .Y (n_786));
  AOI22XL g24920__2802(.A0 (cfg_sdr_trp_d[3]), .A1 (n_493), .B0
       (cfg_sdr_trcar_d[3]), .B1 (n_305), .Y (n_785));
  AO22X1 g24921__1705(.A0 (r2b_req_id[1]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_id[1]), .B1 (n_468), .Y (n_784));
  AO22X1 g24922__5122(.A0 (r2b_raddr[1]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_raddr[1]), .B1 (n_476), .Y (n_783));
  AO22X1 g24923__8246(.A0 (r2b_req_id[2]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_id[2]), .B1 (n_468), .Y (n_782));
  AO22X1 g24924__7098(.A0 (n_254), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_last), .B1 (n_468), .Y (n_781));
  AO22X1 g24925__6131(.A0 (r2b_raddr[7]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_raddr[7]), .B1 (n_476), .Y (n_780));
  AO22X1 g24926__1881(.A0 (r2b_raddr[9]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_raddr[9]), .B1 (n_476), .Y (n_779));
  AO22X1 g24927__5115(.A0 (r2b_raddr[10]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_raddr[10]), .B1 (n_476), .Y (n_778));
  AO22X1 g24928__7482(.A0 (r2b_raddr[11]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_raddr[11]), .B1 (n_476), .Y (n_777));
  AO22X1 g24929__4733(.A0 (r2b_len[0]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_len[0]), .B1 (n_468), .Y (n_776));
  AO22X1 g24930__6161(.A0 (r2b_raddr[12]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_raddr[12]), .B1 (n_476), .Y (n_775));
  AO22X1 g24931__9315(.A0 (r2b_start), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_start), .B1 (n_476), .Y (n_774));
  AO22X1 g24932__9945(.A0 (r2b_wrap), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_wrap), .B1 (n_476), .Y (n_773));
  AO22X1 g24933__2883(.A0 (r2b_len[1]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_len[1]), .B1 (n_468), .Y (n_772));
  OAI21XL g24934__2346(.A0 (n_26), .A1 (n_469), .B0 (n_559), .Y
       (n_771));
  AO22X1 g24935__1666(.A0 (r2b_len[2]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_len[2]), .B1 (n_468), .Y (n_770));
  AO22X1 g24936__7410(.A0 (r2b_len[3]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_len[3]), .B1 (n_468), .Y (n_769));
  OAI221X1 g24937__6417(.A0 (n_1650), .A1 (n_277), .B0 (n_1630), .B1
       (n_281), .C0 (n_500), .Y (n_887));
  OAI221X1 g24938__5477(.A0 (n_1650), .A1 (n_279), .B0 (n_1649), .B1
       (n_271), .C0 (n_509), .Y (n_885));
  OR2X1 g24939__2398(.A (n_46), .B (n_557), .Y (n_884));
  NOR2XL g24940__5107(.A (n_46), .B (n_556), .Y (n_883));
  NOR2XL g24941__6260(.A (n_46), .B (n_555), .Y (n_882));
  NAND2XL g24942__4319(.A (reset_n), .B (n_554), .Y (n_881));
  AND2X1 g24957__8428(.A (reset_n), .B (n_530), .Y (n_880));
  NOR3XL g24959__5526(.A (n_46), .B (n_262), .C (n_376), .Y (n_879));
  AND3XL g24960__6783(.A (reset_n), .B (n_426), .C (n_375), .Y (n_878));
  NOR3XL g24961__3680(.A (n_46), .B (n_259), .C (n_377), .Y (n_877));
  AND3XL g24962__1617(.A (reset_n), .B (n_437), .C (n_374), .Y (n_876));
  INVX1 g24964(.A (n_631), .Y (n_768));
  AO22X1 g24965__2802(.A0 (r2b_raddr[6]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_raddr[6]), .B1 (n_476), .Y (n_765));
  AO22X1 g24966__1705(.A0 (r2b_req_id[3]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_id[3]), .B1 (n_468), .Y (n_764));
  AO22X1 g24967__5122(.A0 (r2b_caddr[0]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[0]), .B1 (n_477), .Y (n_763));
  AO22X1 g24968__8246(.A0 (r2b_caddr[1]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[1]), .B1 (n_477), .Y (n_762));
  AO22X1 g24969__7098(.A0 (r2b_caddr[2]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[2]), .B1 (n_477), .Y (n_761));
  AO22X1 g24970__6131(.A0 (r2b_caddr[3]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[3]), .B1 (n_477), .Y (n_760));
  AO22X1 g24971__1881(.A0 (r2b_caddr[4]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[4]), .B1 (n_477), .Y (n_759));
  AO22X1 g24972__5115(.A0 (r2b_caddr[5]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[5]), .B1 (n_477), .Y (n_758));
  AO22X1 g24973__7482(.A0 (r2b_caddr[6]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[6]), .B1 (n_477), .Y (n_757));
  AO22X1 g24974__4733(.A0 (r2b_caddr[7]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[7]), .B1 (n_477), .Y (n_756));
  AO22X1 g24975__6161(.A0 (r2b_caddr[8]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[8]), .B1 (n_477), .Y (n_755));
  AO22X1 g24976__9315(.A0 (r2b_caddr[9]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[9]), .B1 (n_477), .Y (n_754));
  AO22X1 g24977__9945(.A0 (r2b_caddr[10]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[10]), .B1 (n_477), .Y (n_753));
  AO22X1 g24978__2883(.A0 (r2b_caddr[11]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[11]), .B1 (n_477), .Y (n_752));
  AO22X1 g24979__2346(.A0 (r2b_caddr[12]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[12]), .B1 (n_477), .Y (n_751));
  AO22X1 g24980__1666(.A0 (r2b_req_id[0]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_id[0]), .B1 (n_477), .Y (n_750));
  AO22X1 g24981__7410(.A0 (r2b_req_id[1]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_id[1]), .B1 (n_477), .Y (n_749));
  AO22X1 g24982__6417(.A0 (r2b_req_id[2]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_id[2]), .B1 (n_477), .Y (n_748));
  AO22X1 g24983__5477(.A0 (r2b_len[0]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_len[0]), .B1 (n_476), .Y (n_747));
  AO22X1 g24984__2398(.A0 (r2b_req_id[3]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_id[3]), .B1 (n_477), .Y (n_746));
  AO22X1 g24985__5107(.A0 (n_254), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_last), .B1 (n_477), .Y (n_745));
  AO22X1 g24986__6260(.A0 (r2b_len[0]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_len[0]), .B1 (n_477), .Y (n_744));
  AO22X1 g24987__4319(.A0 (r2b_len[1]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_len[1]), .B1 (n_477), .Y (n_743));
  AO22X1 g24988__8428(.A0 (r2b_len[2]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_len[2]), .B1 (n_477), .Y (n_742));
  AO22X1 g24989__5526(.A0 (r2b_len[3]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_len[3]), .B1 (n_477), .Y (n_741));
  AO22X1 g24990__6783(.A0 (r2b_len[4]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_len[4]), .B1 (n_477), .Y (n_740));
  AO22X1 g24991__3680(.A0 (r2b_len[5]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_len[5]), .B1 (n_477), .Y (n_739));
  AO22X1 g24992__1617(.A0 (r2b_len[6]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_len[6]), .B1 (n_477), .Y (n_738));
  AO22X1 g24993__2802(.A0 (r2b_raddr[0]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_raddr[0]), .B1 (n_477), .Y (n_737));
  AO22X1 g24994__1705(.A0 (r2b_raddr[1]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_raddr[1]), .B1 (n_477), .Y (n_736));
  AO22X1 g24995__5122(.A0 (r2b_raddr[2]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_raddr[2]), .B1 (n_477), .Y (n_735));
  AO22X1 g24996__8246(.A0 (r2b_raddr[3]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_raddr[3]), .B1 (n_477), .Y (n_734));
  AO22X1 g24997__7098(.A0 (r2b_raddr[4]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_raddr[4]), .B1 (n_477), .Y (n_733));
  AO22X1 g24998__6131(.A0 (r2b_raddr[5]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_raddr[5]), .B1 (n_477), .Y (n_732));
  AO22X1 g24999__1881(.A0 (r2b_raddr[6]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_raddr[6]), .B1 (n_477), .Y (n_731));
  AO22X1 g25000__5115(.A0 (r2b_raddr[7]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_raddr[7]), .B1 (n_477), .Y (n_730));
  AO22X1 g25001__7482(.A0 (r2b_raddr[8]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_raddr[8]), .B1 (n_477), .Y (n_729));
  AO22X1 g25002__4733(.A0 (r2b_raddr[9]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_raddr[9]), .B1 (n_477), .Y (n_728));
  AO22X1 g25003__6161(.A0 (r2b_raddr[10]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_raddr[10]), .B1 (n_477), .Y (n_727));
  AO22X1 g25004__9315(.A0 (r2b_raddr[11]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_raddr[11]), .B1 (n_477), .Y (n_726));
  AO22X1 g25005__9945(.A0 (r2b_raddr[12]), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_raddr[12]), .B1 (n_477), .Y (n_725));
  AO22X1 g25006__2883(.A0 (r2b_start), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_start), .B1 (n_477), .Y (n_724));
  AO22X1 g25007__2346(.A0 (r2b_wrap), .A1 (n_479), .B0
       (u_bank_ctl_bank3_fsm_l_wrap), .B1 (n_477), .Y (n_723));
  OAI21XL g25008__1666(.A0 (n_26), .A1 (n_478), .B0 (n_562), .Y
       (n_722));
  AOI22XL g25009__7410(.A0 (pad_sdr_din2[0]), .A1 (n_369), .B0
       (pad_sdr_din2[8]), .B1 (n_242), .Y (n_721));
  AOI22XL g25010__6417(.A0 (pad_sdr_din2[1]), .A1 (n_369), .B0
       (pad_sdr_din2[9]), .B1 (n_242), .Y (n_720));
  AOI22XL g25011__5477(.A0 (pad_sdr_din2[2]), .A1 (n_369), .B0
       (pad_sdr_din2[10]), .B1 (n_242), .Y (n_719));
  AOI22XL g25012__2398(.A0 (pad_sdr_din2[3]), .A1 (n_369), .B0
       (pad_sdr_din2[11]), .B1 (n_242), .Y (n_718));
  AOI22XL g25013__5107(.A0 (pad_sdr_din2[4]), .A1 (n_369), .B0
       (pad_sdr_din2[12]), .B1 (n_242), .Y (n_717));
  AOI22XL g25014__6260(.A0 (pad_sdr_din2[5]), .A1 (n_369), .B0
       (pad_sdr_din2[13]), .B1 (n_242), .Y (n_716));
  AOI22XL g25015__4319(.A0 (pad_sdr_din2[6]), .A1 (n_369), .B0
       (pad_sdr_din2[14]), .B1 (n_242), .Y (n_715));
  AOI22XL g25016__8428(.A0 (pad_sdr_din2[7]), .A1 (n_369), .B0
       (pad_sdr_din2[15]), .B1 (n_242), .Y (n_714));
  AO22X1 g25017__5526(.A0 (r2b_len[2]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_len[2]), .B1 (n_476), .Y (n_713));
  AO22X1 g25018__6783(.A0 (r2b_raddr[4]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_raddr[4]), .B1 (n_476), .Y (n_712));
  AO22X1 g25019__3680(.A0 (r2b_len[4]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_len[4]), .B1 (n_476), .Y (n_711));
  AO22X1 g25020__1617(.A0 (r2b_caddr[0]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[0]), .B1 (n_471), .Y (n_710));
  AO22X1 g25021__2802(.A0 (r2b_caddr[1]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[1]), .B1 (n_471), .Y (n_709));
  AO22X1 g25022__1705(.A0 (r2b_caddr[2]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[2]), .B1 (n_471), .Y (n_708));
  AO22X1 g25023__5122(.A0 (r2b_caddr[3]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[3]), .B1 (n_471), .Y (n_707));
  AO22X1 g25024__8246(.A0 (r2b_caddr[4]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[4]), .B1 (n_471), .Y (n_706));
  AO22X1 g25025__7098(.A0 (r2b_caddr[5]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[5]), .B1 (n_471), .Y (n_705));
  AO22X1 g25026__6131(.A0 (r2b_caddr[6]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[6]), .B1 (n_471), .Y (n_704));
  AO22X1 g25027__1881(.A0 (r2b_caddr[7]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[7]), .B1 (n_471), .Y (n_703));
  AO22X1 g25028__5115(.A0 (r2b_caddr[8]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[8]), .B1 (n_471), .Y (n_702));
  AO22X1 g25029__7482(.A0 (r2b_caddr[9]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[9]), .B1 (n_471), .Y (n_701));
  AO22X1 g25030__4733(.A0 (r2b_caddr[10]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[10]), .B1 (n_471), .Y (n_700));
  AO22X1 g25031__6161(.A0 (r2b_caddr[11]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[11]), .B1 (n_471), .Y (n_699));
  AO22X1 g25032__9315(.A0 (r2b_caddr[12]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[12]), .B1 (n_471), .Y (n_698));
  AO22X1 g25033__9945(.A0 (r2b_req_id[0]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_id[0]), .B1 (n_471), .Y (n_697));
  AO22X1 g25034__2883(.A0 (r2b_req_id[1]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_id[1]), .B1 (n_471), .Y (n_696));
  AO22X1 g25035__2346(.A0 (r2b_req_id[2]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_id[2]), .B1 (n_471), .Y (n_695));
  AO22X1 g25036__1666(.A0 (r2b_req_id[3]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_id[3]), .B1 (n_471), .Y (n_694));
  AO22X1 g25037__7410(.A0 (n_254), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_last), .B1 (n_471), .Y (n_693));
  AO22X1 g25038__6417(.A0 (r2b_len[0]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_len[0]), .B1 (n_471), .Y (n_692));
  AO22X1 g25039__5477(.A0 (r2b_len[1]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_len[1]), .B1 (n_471), .Y (n_691));
  AO22X1 g25040__2398(.A0 (r2b_len[2]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_len[2]), .B1 (n_471), .Y (n_690));
  AO22X1 g25041__5107(.A0 (r2b_len[3]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_len[3]), .B1 (n_471), .Y (n_689));
  AO22X1 g25042__6260(.A0 (r2b_len[4]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_len[4]), .B1 (n_471), .Y (n_688));
  AO22X1 g25043__4319(.A0 (r2b_len[5]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_len[5]), .B1 (n_471), .Y (n_687));
  AO22X1 g25044__8428(.A0 (r2b_len[6]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_len[6]), .B1 (n_471), .Y (n_686));
  AO22X1 g25045__5526(.A0 (r2b_raddr[0]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_raddr[0]), .B1 (n_471), .Y (n_685));
  AO22X1 g25046__6783(.A0 (r2b_raddr[1]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_raddr[1]), .B1 (n_471), .Y (n_684));
  AO22X1 g25047__3680(.A0 (r2b_raddr[2]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_raddr[2]), .B1 (n_471), .Y (n_683));
  AO22X1 g25048__1617(.A0 (r2b_raddr[3]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_raddr[3]), .B1 (n_471), .Y (n_682));
  AO22X1 g25049__2802(.A0 (r2b_raddr[4]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_raddr[4]), .B1 (n_471), .Y (n_681));
  AO22X1 g25050__1705(.A0 (r2b_raddr[5]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_raddr[5]), .B1 (n_471), .Y (n_680));
  AO22X1 g25051__5122(.A0 (r2b_raddr[6]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_raddr[6]), .B1 (n_471), .Y (n_679));
  AO22X1 g25052__8246(.A0 (r2b_raddr[7]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_raddr[7]), .B1 (n_471), .Y (n_678));
  AO22X1 g25053__7098(.A0 (r2b_raddr[8]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_raddr[8]), .B1 (n_471), .Y (n_677));
  AO22X1 g25054__6131(.A0 (r2b_raddr[9]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_raddr[9]), .B1 (n_471), .Y (n_676));
  AO22X1 g25055__1881(.A0 (r2b_raddr[10]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_raddr[10]), .B1 (n_471), .Y (n_675));
  AO22X1 g25056__5115(.A0 (r2b_raddr[11]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_raddr[11]), .B1 (n_471), .Y (n_674));
  AO22X1 g25057__7482(.A0 (r2b_raddr[12]), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_raddr[12]), .B1 (n_471), .Y (n_673));
  AO22X1 g25058__4733(.A0 (r2b_start), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_start), .B1 (n_471), .Y (n_672));
  AO22X1 g25059__6161(.A0 (r2b_wrap), .A1 (n_475), .B0
       (u_bank_ctl_bank1_fsm_l_wrap), .B1 (n_471), .Y (n_671));
  OAI21XL g25060__9315(.A0 (n_26), .A1 (n_474), .B0 (n_564), .Y
       (n_670));
  AO22X1 g25061__9945(.A0 (r2b_caddr[7]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[7]), .B1 (n_476), .Y (n_669));
  AO22X1 g25062__2883(.A0 (r2b_caddr[8]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_caddr[8]), .B1 (n_468), .Y (n_668));
  AOI22XL g25063__2346(.A0 (n_1673), .A1 (n_1882), .B0
       (u_xfr_ctl_rfsh_row_cnt[0]), .B1 (n_315), .Y (n_667));
  AOI22XL g25064__1666(.A0 (n_1675), .A1 (n_1882), .B0
       (u_xfr_ctl_rfsh_row_cnt[2]), .B1 (n_315), .Y (n_666));
  AOI22XL g25065__7410(.A0 (u_bank_ctl_bank2_fsm_l_id[0]), .A1 (n_484),
       .B0 (u_bank_ctl_bank3_fsm_l_id[0]), .B1 (n_483), .Y (n_665));
  AO22X1 g25066__6417(.A0 (r2b_len[5]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_len[5]), .B1 (n_476), .Y (n_664));
  AOI22XL g25067__5477(.A0 (u_bank_ctl_bank2_fsm_l_id[1]), .A1 (n_484),
       .B0 (u_bank_ctl_bank3_fsm_l_id[1]), .B1 (n_483), .Y (n_663));
  AOI22XL g25068__2398(.A0 (u_bank_ctl_bank2_fsm_l_id[2]), .A1 (n_484),
       .B0 (u_bank_ctl_bank3_fsm_l_id[2]), .B1 (n_483), .Y (n_662));
  AO22X1 g25069__5107(.A0 (r2b_caddr[8]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[8]), .B1 (n_476), .Y (n_661));
  AOI22XL g25070__6260(.A0 (u_bank_ctl_bank2_fsm_l_id[3]), .A1 (n_484),
       .B0 (u_bank_ctl_bank3_fsm_l_id[3]), .B1 (n_483), .Y (n_660));
  AOI22XL g25071__4319(.A0 (u_bank_ctl_bank3_fsm_l_len[0]), .A1
       (n_483), .B0 (u_xfr_ctl_l_len[0]), .B1 (n_480), .Y (n_659));
  AOI22XL g25072__8428(.A0 (u_xfr_ctl_l_len[1]), .A1 (n_480), .B0
       (n_1646), .B1 (n_482), .Y (n_658));
  AOI22XL g25073__5526(.A0 (u_xfr_ctl_l_len[2]), .A1 (n_480), .B0
       (n_1647), .B1 (n_482), .Y (n_657));
  AOI22XL g25074__6783(.A0 (u_xfr_ctl_l_len[3]), .A1 (n_480), .B0
       (n_1668), .B1 (n_482), .Y (n_656));
  AOI22XL g25075__3680(.A0 (u_xfr_ctl_l_len[4]), .A1 (n_480), .B0
       (n_1670), .B1 (n_482), .Y (n_655));
  AOI22XL g25076__1617(.A0 (u_xfr_ctl_l_len[5]), .A1 (n_480), .B0
       (n_1648), .B1 (n_482), .Y (n_654));
  AOI22XL g25077__2802(.A0 (app_wr_data[13]), .A1 (n_368), .B0
       (app_wr_data[29]), .B1 (n_367), .Y (n_653));
  AOI22XL g25078__1705(.A0 (u_xfr_ctl_l_len[6]), .A1 (n_480), .B0
       (n_1671), .B1 (n_482), .Y (n_652));
  AO22X1 g25079__5122(.A0 (n_254), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_last), .B1 (n_476), .Y (n_651));
  AO22X1 g25080__8246(.A0 (r2b_raddr[8]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_raddr[8]), .B1 (n_476), .Y (n_650));
  AOI22XL g25081__7098(.A0 (u_bank_ctl_bank2_fsm_l_wrap), .A1 (n_484),
       .B0 (u_bank_ctl_bank3_fsm_l_wrap), .B1 (n_483), .Y (n_649));
  AO22X1 g25082__6131(.A0 (r2b_raddr[2]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_raddr[2]), .B1 (n_476), .Y (n_648));
  AOI22XL g25083__1881(.A0 (app_wr_data[15]), .A1 (n_368), .B0
       (app_wr_data[31]), .B1 (n_367), .Y (n_647));
  AO22X1 g25084__5115(.A0 (r2b_caddr[0]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_caddr[0]), .B1 (n_468), .Y (n_646));
  AO22X1 g25085__7482(.A0 (r2b_raddr[0]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_raddr[0]), .B1 (n_476), .Y (n_645));
  AO22X1 g25086__4733(.A0 (r2b_caddr[1]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_caddr[1]), .B1 (n_468), .Y (n_644));
  AO22X1 g25087__6161(.A0 (r2b_caddr[2]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_caddr[2]), .B1 (n_468), .Y (n_643));
  AO22X1 g25088__9315(.A0 (r2b_caddr[3]), .A1 (n_473), .B0
       (u_bank_ctl_bank0_fsm_l_caddr[3]), .B1 (n_468), .Y (n_642));
  AO22X1 g25089__9945(.A0 (r2b_caddr[0]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[0]), .B1 (n_476), .Y (n_641));
  AOI22XL g25090__2883(.A0 (app_wr_data[8]), .A1 (n_368), .B0
       (app_wr_data[24]), .B1 (n_367), .Y (n_640));
  AO22X1 g25091__2346(.A0 (r2b_caddr[1]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[1]), .B1 (n_476), .Y (n_639));
  AO22X1 g25092__1666(.A0 (r2b_caddr[2]), .A1 (n_470), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[2]), .B1 (n_476), .Y (n_638));
  OAI22XL g25093__7410(.A0 (n_71), .A1 (n_7), .B0
       (u_bank_ctl_bank3_fsm_n_758), .B1 (n_135), .Y (n_637));
  OAI22XL g25094__6417(.A0 (n_37), .A1 (n_12), .B0
       (u_bank_ctl_bank2_fsm_n_758), .B1 (n_133), .Y (n_636));
  OAI22XL g25095__5477(.A0 (n_40), .A1 (n_11), .B0
       (u_bank_ctl_bank1_fsm_n_758), .B1 (n_129), .Y (n_635));
  OAI22XL g25096__2398(.A0 (n_39), .A1 (n_6), .B0
       (u_bank_ctl_bank0_fsm_n_758), .B1 (n_127), .Y (n_634));
  NOR4X1 g25097__5107(.A (u_xfr_ctl_mgmt_st[2]), .B (n_0), .C (n_1491),
       .D (n_499), .Y (n_633));
  AOI22XL g25098__6260(.A0 (n_58), .A1 (n_434), .B0 (n_24), .B1
       (n_381), .Y (n_632));
  AOI221X1 g25099__4319(.A0 (app_wr_en_n[3]), .A1 (n_303), .B0
       (app_wr_en_n[1]), .B1 (n_241), .C0 (n_46), .Y (n_631));
  OAI2BB1X1 g25100__8428(.A0N (n_1676), .A1N (n_1882), .B0 (n_291), .Y
       (n_630));
  AOI22XL g25101__5526(.A0 (u_bank_ctl_bank2_fsm_bank_st[0]), .A1
       (n_371), .B0 (n_49), .B1 (n_134), .Y (n_629));
  AOI22XL g25102__6783(.A0 (u_bank_ctl_bank0_fsm_bank_st[0]), .A1
       (n_372), .B0 (n_48), .B1 (n_128), .Y (n_628));
  AOI22XL g25103__3680(.A0 (n_58), .A1 (n_450), .B0 (n_25), .B1
       (n_415), .Y (n_627));
  AOI22XL g25104__1617(.A0 (n_58), .A1 (n_449), .B0 (n_25), .B1
       (n_414), .Y (n_626));
  AOI22XL g25105__2802(.A0 (n_58), .A1 (n_448), .B0 (n_24), .B1
       (n_425), .Y (n_625));
  AOI22XL g25106__1705(.A0 (n_24), .A1 (n_380), .B0 (n_25), .B1
       (n_411), .Y (n_624));
  AOI22XL g25107__5122(.A0 (n_24), .A1 (n_396), .B0 (n_25), .B1
       (n_408), .Y (n_623));
  AOI22XL g25108__8246(.A0 (n_58), .A1 (n_443), .B0 (n_24), .B1
       (n_383), .Y (n_622));
  AOI22XL g25109__7098(.A0 (n_24), .A1 (n_379), .B0 (n_25), .B1
       (n_405), .Y (n_621));
  AOI22XL g25110__6131(.A0 (n_24), .A1 (n_382), .B0 (n_25), .B1
       (n_402), .Y (n_620));
  AOI22XL g25111__1881(.A0 (n_24), .A1 (n_416), .B0 (n_25), .B1
       (n_401), .Y (n_619));
  AOI22XL g25112__5115(.A0 (n_58), .A1 (n_438), .B0 (n_24), .B1
       (n_429), .Y (n_618));
  INVX1 g25115(.A (n_616), .Y (n_617));
  INVX1 g25116(.A (n_611), .Y (n_610));
  INVX1 g25117(.A (n_609), .Y (n_608));
  INVX1 g25118(.A (n_607), .Y (n_606));
  INVX1 g25119(.A (n_601), .Y (n_602));
  INVX1 g25120(.A (n_600), .Y (n_599));
  INVX1 g25121(.A (n_598), .Y (n_597));
  INVX1 g25122(.A (n_596), .Y (n_595));
  INVX1 g25123(.A (n_594), .Y (n_593));
  INVX1 g25124(.A (n_592), .Y (n_591));
  INVX1 g25125(.A (n_590), .Y (n_589));
  INVX1 g25126(.A (n_588), .Y (n_587));
  INVX1 g25127(.A (n_586), .Y (n_585));
  INVX1 g25128(.A (n_584), .Y (n_583));
  INVX1 g25129(.A (n_582), .Y (n_581));
  INVX1 g25130(.A (n_580), .Y (n_579));
  INVX1 g25131(.A (n_578), .Y (n_577));
  INVX1 g25132(.A (n_571), .Y (n_570));
  NOR2XL g25133__6161(.A (n_46), .B (n_364), .Y (n_569));
  NAND2XL g25134__9315(.A (n_314), .B (n_430), .Y (n_568));
  NAND2XL g25135__9945(.A (cfg_sdr_mode_reg[0]), .B (n_365), .Y
       (n_567));
  NAND2XL g25136__2883(.A (u_bank_ctl_bank0_fsm_l_len[0]), .B (n_486),
       .Y (n_566));
  NAND2XL g25137__2346(.A (cfg_sdr_tras_d[0]), .B (n_490), .Y (n_565));
  NAND2XL g25141__1666(.A (u_bank_ctl_bank1_fsm_l_write), .B (n_471),
       .Y (n_564));
  NAND2XL g25142__7410(.A (cfg_sdr_tras_d[0]), .B (n_488), .Y (n_563));
  NAND2XL g25144__6417(.A (u_bank_ctl_bank3_fsm_l_write), .B (n_477),
       .Y (n_562));
  NAND2XL g25145__5477(.A (cfg_sdr_tras_d[0]), .B (n_487), .Y (n_561));
  NAND2XL g25146__2398(.A (u_bank_ctl_bank0_fsm_l_write), .B (n_468),
       .Y (n_560));
  NAND2XL g25147__5107(.A (u_bank_ctl_bank2_fsm_l_write), .B (n_476),
       .Y (n_559));
  NAND2XL g25148__6260(.A (cfg_sdr_tras_d[0]), .B (n_489), .Y (n_558));
  AOI221X1 g25150__4319(.A0 (app_req_addr[24]), .A1 (n_119), .B0
       (app_req_addr[23]), .B1 (n_120), .C0 (n_337), .Y (n_616));
  NAND3BXL g25151__8428(.AN (app_last_rd), .B (reset_n), .C (n_258), .Y
       (n_615));
  NAND2XL g25154__5526(.A (cfg_sdr_mode_reg[11]), .B (n_365), .Y
       (n_614));
  AOI221X1 g25158__6783(.A0 (app_req_addr[23]), .A1 (n_119), .B0
       (app_req_addr[22]), .B1 (n_120), .C0 (n_356), .Y (n_611));
  AOI221X1 g25161__3680(.A0 (app_req_addr[22]), .A1 (n_119), .B0
       (app_req_addr[21]), .B1 (n_120), .C0 (n_338), .Y (n_609));
  NAND2XL g25162__1617(.A (reset_n), .B (n_376), .Y (n_607));
  NOR2XL g25166__2802(.A (n_46), .B (n_374), .Y (n_604));
  NOR2XL g25167__1705(.A (n_46), .B (n_375), .Y (n_603));
  NAND2XL g25170__5122(.A (reset_n), .B (n_377), .Y (n_601));
  AOI221X1 g25171__8246(.A0 (app_req_addr[15]), .A1 (n_119), .B0
       (app_req_addr[14]), .B1 (n_120), .C0 (n_344), .Y (n_600));
  AOI221X1 g25172__7098(.A0 (app_req_addr[10]), .A1 (n_119), .B0
       (app_req_addr[9]), .B1 (n_120), .C0 (n_349), .Y (n_598));
  AOI221X1 g25173__6131(.A0 (app_req_addr[11]), .A1 (n_119), .B0
       (app_req_addr[10]), .B1 (n_120), .C0 (n_348), .Y (n_596));
  AOI221X1 g25174__1881(.A0 (app_req_addr[12]), .A1 (n_119), .B0
       (app_req_addr[11]), .B1 (n_120), .C0 (n_347), .Y (n_594));
  AOI221X1 g25175__5115(.A0 (app_req_addr[13]), .A1 (n_119), .B0
       (app_req_addr[12]), .B1 (n_120), .C0 (n_346), .Y (n_592));
  AOI221X1 g25176__7482(.A0 (app_req_addr[14]), .A1 (n_119), .B0
       (app_req_addr[13]), .B1 (n_120), .C0 (n_345), .Y (n_590));
  AOI221X1 g25177__4733(.A0 (app_req_addr[19]), .A1 (n_119), .B0
       (app_req_addr[18]), .B1 (n_120), .C0 (n_341), .Y (n_588));
  AOI221X1 g25178__6161(.A0 (app_req_addr[16]), .A1 (n_119), .B0
       (app_req_addr[15]), .B1 (n_120), .C0 (n_336), .Y (n_586));
  AOI221X1 g25179__9315(.A0 (app_req_addr[17]), .A1 (n_119), .B0
       (app_req_addr[16]), .B1 (n_120), .C0 (n_343), .Y (n_584));
  AOI221X1 g25180__9945(.A0 (app_req_addr[18]), .A1 (n_119), .B0
       (app_req_addr[17]), .B1 (n_120), .C0 (n_342), .Y (n_582));
  AOI221X1 g25181__2883(.A0 (app_req_addr[20]), .A1 (n_119), .B0
       (app_req_addr[19]), .B1 (n_120), .C0 (n_340), .Y (n_580));
  AOI221X1 g25182__2346(.A0 (app_req_addr[21]), .A1 (n_119), .B0
       (app_req_addr[20]), .B1 (n_120), .C0 (n_339), .Y (n_578));
  OA21X1 g25183__1666(.A0 (b2x_ba[0]), .A1 (n_239), .B0 (n_359), .Y
       (n_576));
  NOR2XL g25186__7410(.A (n_46), .B (n_427), .Y (n_575));
  NOR2XL g25187__6417(.A (n_46), .B (n_357), .Y (n_574));
  AND2X1 g25188__5477(.A (reset_n), .B (n_428), .Y (n_573));
  NOR2XL g25189__2398(.A (n_46), .B (n_428), .Y (n_572));
  NOR2X1 g25190__5107(.A (x2b_ack), .B (n_433), .Y (n_571));
  AO22X1 g25192__6260(.A0 (n_1610), .A1 (n_311), .B0 (n_1613), .B1
       (n_309), .Y (n_548));
  NAND3XL g25193__4319(.A (n_228), .B (n_206), .C (n_205), .Y (n_547));
  NAND3XL g25194__8428(.A (n_230), .B
       (u_bank_ctl_bank2_fsm_bank_valid), .C (n_215), .Y (n_546));
  NAND3XL g25195__5526(.A (n_231), .B
       (u_bank_ctl_bank1_fsm_bank_valid), .C (n_191), .Y (n_545));
  NAND3XL g25196__6783(.A (n_232), .B (n_192), .C (n_189), .Y (n_544));
  NAND3XL g25197__3680(.A (n_235), .B
       (u_bank_ctl_bank0_fsm_bank_valid), .C (n_209), .Y (n_543));
  NAND3XL g25198__1617(.A (n_236), .B (n_183), .C (n_213), .Y (n_542));
  NAND3XL g25199__2802(.A (n_238), .B (n_214), .C (n_216), .Y (n_541));
  AOI221X1 g25200__1705(.A0 (u_xfr_ctl_mgmt_st[2]), .A1 (n_0), .B0
       (n_1482), .B1 (n_59), .C0 (n_62), .Y (n_540));
  AOI21XL g25201__5122(.A0 (u_bank_ctl_bank3_fsm_bank_valid), .A1
       (reset_n), .B0 (n_488), .Y (n_539));
  AOI21XL g25202__8246(.A0 (u_bank_ctl_bank1_fsm_bank_valid), .A1
       (reset_n), .B0 (n_490), .Y (n_538));
  AOI21XL g25203__7098(.A0 (u_bank_ctl_bank0_fsm_bank_valid), .A1
       (reset_n), .B0 (n_487), .Y (n_537));
  AOI21XL g25204__6131(.A0 (u_bank_ctl_bank2_fsm_bank_valid), .A1
       (reset_n), .B0 (n_489), .Y (n_536));
  OAI211X1 g25205__1881(.A0 (n_27), .A1 (x2b_ack), .B0 (n_225), .C0
       (n_318), .Y (n_535));
  OAI2BB1X1 g25206__5115(.A0N (n_151), .A1N (n_256), .B0 (n_143), .Y
       (n_534));
  AOI22XL g25207__7482(.A0 (u_bank_ctl_rank_ba_last[1]), .A1 (n_248),
       .B0 (u_bank_ctl_bank1_fsm_l_sdr_dma_last), .B1 (n_247), .Y
       (n_533));
  AOI22XL g25208__4733(.A0 (u_bank_ctl_rank_ba_last[0]), .A1 (n_250),
       .B0 (u_bank_ctl_bank0_fsm_l_sdr_dma_last), .B1 (n_249), .Y
       (n_532));
  AOI22XL g25209__6161(.A0 (u_bank_ctl_rank_ba_last[2]), .A1 (n_246),
       .B0 (u_bank_ctl_bank2_fsm_l_sdr_dma_last), .B1 (n_245), .Y
       (n_531));
  OAI222XL g25210__9315(.A0 (n_70), .A1 (n_95), .B0 (n_70), .B1
       (u_xfr_ctl_n_829), .C0 (u_xfr_ctl_n_1842), .C1 (n_1509), .Y
       (n_530));
  OAI21XL g25211__9945(.A0 (u_bank_ctl_rank_cnt[0]), .A1 (n_310), .B0
       (n_460), .Y (n_529));
  NOR4X1 g25212__2883(.A (n_463), .B (app_req), .C (u_xfr_ctl_n_748),
       .D (r2b_req), .Y (n_528));
  AOI22XL g25213__2346(.A0 (app_wr_data[25]), .A1 (n_303), .B0
       (sdr_dout[9]), .B1 (n_52), .Y (n_527));
  AOI22XL g25214__1666(.A0 (app_wr_data[11]), .A1 (n_241), .B0
       (sdr_dout[11]), .B1 (n_52), .Y (n_526));
  AOI22XL g25215__7410(.A0 (app_wr_data[13]), .A1 (n_241), .B0
       (sdr_dout[13]), .B1 (n_52), .Y (n_525));
  AOI22XL g25216__6417(.A0 (app_wr_data[30]), .A1 (n_303), .B0
       (sdr_dout[14]), .B1 (n_52), .Y (n_524));
  AOI22XL g25217__5477(.A0 (app_wr_data[8]), .A1 (n_241), .B0
       (sdr_dout[8]), .B1 (n_52), .Y (n_523));
  AOI22XL g25218__2398(.A0 (app_wr_data[12]), .A1 (n_241), .B0
       (sdr_dout[12]), .B1 (n_52), .Y (n_522));
  AOI22XL g25219__5107(.A0 (app_wr_data[10]), .A1 (n_241), .B0
       (sdr_dout[10]), .B1 (n_52), .Y (n_521));
  NAND3XL g25220__6260(.A (n_227), .B
       (u_bank_ctl_bank3_fsm_bank_valid), .C (n_207), .Y (n_520));
  AO22X1 g25221__4319(.A0 (n_1611), .A1 (n_311), .B0 (n_1614), .B1
       (n_309), .Y (n_519));
  AOI22XL g25222__8428(.A0 (u_bank_ctl_bank0_fsm_l_last), .A1 (n_330),
       .B0 (u_bank_ctl_bank1_fsm_l_last), .B1 (n_329), .Y (n_518));
  AOI22XL g25223__5526(.A0 (n_57), .A1 (n_308), .B0 (n_60), .B1
       (n_304), .Y (n_517));
  AO22X1 g25224__6783(.A0 (b2x_ba[0]), .A1 (n_302), .B0
       (u_xfr_ctl_l_ba[0]), .B1 (n_301), .Y (n_516));
  AO22X1 g25225__3680(.A0 (b2x_ba[1]), .A1 (n_302), .B0
       (u_xfr_ctl_l_ba[1]), .B1 (n_301), .Y (n_515));
  AOI22XL g25226__1617(.A0 (app_wr_data[15]), .A1 (n_241), .B0
       (sdr_dout[15]), .B1 (n_52), .Y (n_514));
  AOI22XL g25227__2802(.A0 (u_bank_ctl_rank_ba_last[3]), .A1 (n_244),
       .B0 (u_bank_ctl_bank3_fsm_l_sdr_dma_last), .B1 (n_243), .Y
       (n_513));
  OAI31X1 g25228__1705(.A0 (x2b_ack), .A1 (u_xfr_ctl_n_1842), .A2
       (n_174), .B0 (n_285), .Y (n_512));
  AOI22XL g25229__5122(.A0 (n_60), .A1 (n_251), .B0 (n_57), .B1
       (n_304), .Y (n_511));
  OAI211X1 g25230__8246(.A0 (u_xfr_ctl_mgmt_st[1]), .A1 (n_255), .B0
       (n_59), .C0 (n_137), .Y (n_510));
  AOI22XL g25231__7098(.A0 (n_58), .A1 (n_275), .B0 (n_24), .B1
       (n_276), .Y (n_509));
  NAND4XL g25232__6131(.A (n_195), .B (n_220), .C (n_210), .D (n_211),
       .Y (n_508));
  NAND4XL g25233__1881(.A (n_204), .B (n_203), .C (n_202), .D (n_201),
       .Y (n_507));
  NAND4XL g25234__5115(.A (n_200), .B (n_199), .C (n_198), .D (n_197),
       .Y (n_506));
  NAND4XL g25235__7482(.A (n_194), .B (n_188), .C (n_196), .D (n_187),
       .Y (n_505));
  NAND4XL g25236__4733(.A (n_186), .B (n_185), .C (n_184), .D (n_208),
       .Y (n_504));
  NAND4XL g25237__6161(.A (n_212), .B (n_217), .C (n_218), .D (n_219),
       .Y (n_503));
  NAND4XL g25238(.A (n_182), .B (n_181), .C (n_180), .D (n_193), .Y
       (n_502));
  NAND4XL g25239(.A (n_190), .B (n_179), .C (n_178), .D (n_177), .Y
       (n_501));
  AOI22XL g25240(.A0 (n_58), .A1 (n_274), .B0 (n_25), .B1 (n_273), .Y
       (n_500));
  AOI32X1 g25241(.A0 (n_81), .A1 (n_65), .A2 (n_170), .B0 (n_2), .B1
       (n_319), .Y (n_557));
  AOI22XL g25242(.A0 (n_170), .A1 (n_320), .B0 (n_2), .B1 (n_333), .Y
       (n_556));
  AOI22XL g25243(.A0 (n_2), .A1 (n_320), .B0 (n_170), .B1 (n_319), .Y
       (n_555));
  OAI22XL g25244(.A0 (n_169), .A1 (n_332), .B0 (u_req_gen_n_793), .B1
       (n_334), .Y (n_554));
  NAND3BXL g25245(.AN (n_266), .B (reset_n), .C (n_283), .Y (n_553));
  NAND3BXL g25246(.AN (n_269), .B (reset_n), .C (n_267), .Y (n_552));
  NAND3BXL g25247(.AN (n_265), .B (reset_n), .C (n_264), .Y (n_551));
  NAND3BXL g25248(.AN (n_263), .B (reset_n), .C (n_268), .Y (n_550));
  AOI21X1 g25249(.A0 (u_bs_convert_wr_xfr_count[0]), .A1 (n_146), .B0
       (n_361), .Y (n_549));
  INVX1 g25251(.A (n_13), .Y (n_495));
  INVXL g25252(.A (n_482), .Y (n_481));
  INVX1 g25253(.A (n_479), .Y (n_478));
  INVX1 g25254(.A (n_475), .Y (n_474));
  INVX1 g25255(.A (n_473), .Y (n_472));
  INVX1 g25256(.A (n_470), .Y (n_469));
  NOR2XL g25257(.A (n_46), .B (n_221), .Y (n_467));
  NOR2XL g25259(.A (n_46), .B (n_222), .Y (n_466));
  NOR2XL g25260(.A (n_1497), .B (n_252), .Y (n_465));
  AOI21XL g25261(.A0 (u_xfr_ctl_n_708), .A1 (n_72), .B0 (n_1883), .Y
       (n_464));
  OR2X1 g25287(.A (n_1481), .B (n_334), .Y (n_463));
  OR2X1 g25288(.A (n_270), .B (n_253), .Y (n_462));
  NOR2BX1 g25289(.AN (n_257), .B (n_313), .Y (n_461));
  NAND2XL g25290(.A (n_1612), .B (n_309), .Y (n_460));
  AND2X1 g25291(.A (n_1487), .B (n_308), .Y (n_459));
  AND2X1 g25292(.A (cfg_colbits[1]), .B (n_304), .Y (n_458));
  NAND2BXL g25293(.AN (sdr_init_done), .B (n_270), .Y (n_457));
  NAND2XL g25294(.A (u_xfr_ctl_mgmt_st[0]), .B (n_255), .Y (n_456));
  NOR2XL g25296(.A (u_xfr_ctl_l_xfr_end), .B (n_1883), .Y (n_455));
  AND2X1 g25298(.A (reset_n), .B (n_269), .Y (n_454));
  AND2X1 g25306(.A (reset_n), .B (n_266), .Y (n_453));
  AND2X1 g25307(.A (reset_n), .B (n_263), .Y (n_452));
  AND2X1 g25308(.A (reset_n), .B (n_265), .Y (n_451));
  NOR2XL g25309(.A (n_27), .B (n_256), .Y (n_499));
  NAND2XL g25311(.A (reset_n), .B (n_312), .Y (n_498));
  NAND2XL g25312(.A (n_62), .B (n_314), .Y (n_497));
  NOR2XL g25316(.A (n_152), .B (n_22), .Y (n_496));
  OR2X1 g25328(.A (n_46), .B (n_312), .Y (n_492));
  NOR2XL g25329(.A (n_46), .B (n_223), .Y (n_491));
  NOR2XL g25331(.A (n_46), .B (n_283), .Y (n_490));
  NOR2XL g25332(.A (n_46), .B (n_268), .Y (n_489));
  NOR2XL g25333(.A (n_46), .B (n_267), .Y (n_488));
  NOR2XL g25334(.A (n_46), .B (n_264), .Y (n_487));
  AND2X1 g25335(.A (reset_n), .B (n_330), .Y (n_486));
  AND2X1 g25336(.A (reset_n), .B (n_329), .Y (n_485));
  AND2X1 g25337(.A (reset_n), .B (n_9), .Y (n_484));
  AND2X1 g25338(.A (reset_n), .B (n_10), .Y (n_483));
  NOR2XL g25339(.A (n_35), .B (n_22), .Y (n_482));
  NOR2XL g25340(.A (u_xfr_ctl_l_xfr_end), .B (n_22), .Y (n_480));
  AND2X1 g25342(.A (reset_n), .B (n_244), .Y (n_479));
  AND2X1 g25343(.A (reset_n), .B (n_243), .Y (n_477));
  AND2X1 g25344(.A (reset_n), .B (n_245), .Y (n_476));
  AND2X1 g25345(.A (reset_n), .B (n_248), .Y (n_475));
  AND2X1 g25346(.A (reset_n), .B (n_250), .Y (n_473));
  AND2X1 g25347(.A (reset_n), .B (n_247), .Y (n_471));
  AND2X1 g25348(.A (reset_n), .B (n_246), .Y (n_470));
  AND2X1 g25349(.A (reset_n), .B (n_249), .Y (n_468));
  INVXL g25350(.A (n_446), .Y (n_447));
  INVXL g25351(.A (n_444), .Y (n_445));
  INVXL g25352(.A (n_441), .Y (n_442));
  INVXL g25353(.A (n_439), .Y (n_440));
  INVXL g25354(.A (n_435), .Y (n_436));
  INVXL g25355(.A (n_431), .Y (n_432));
  INVXL g25357(.A (n_423), .Y (n_424));
  INVXL g25358(.A (n_421), .Y (n_422));
  INVXL g25359(.A (n_419), .Y (n_420));
  INVXL g25360(.A (n_417), .Y (n_418));
  INVXL g25361(.A (n_412), .Y (n_413));
  INVXL g25362(.A (n_409), .Y (n_410));
  INVXL g25363(.A (n_406), .Y (n_407));
  INVXL g25364(.A (n_403), .Y (n_404));
  INVXL g25365(.A (n_399), .Y (n_400));
  INVXL g25366(.A (n_397), .Y (n_398));
  INVXL g25367(.A (n_394), .Y (n_395));
  INVXL g25368(.A (n_392), .Y (n_393));
  INVXL g25369(.A (n_390), .Y (n_391));
  INVXL g25370(.A (n_388), .Y (n_389));
  INVXL g25371(.A (n_386), .Y (n_387));
  INVXL g25372(.A (n_384), .Y (n_385));
  INVX1 g25373(.A (n_11), .Y (n_378));
  INVX1 g25376(.A (n_7), .Y (n_373));
  INVXL g25377(.A (n_6), .Y (n_372));
  INVXL g25378(.A (n_12), .Y (n_371));
  AOI32X1 g25380(.A0 (n_30), .A1 (u_req_gen_page_ovflw_r), .A2
       (u_req_gen_req_st[0]), .B0 (u_req_gen_req_st[1]), .B1
       (u_req_gen_n_793), .Y (n_364));
  AO22X1 g25383(.A0 (n_61), .A1 (n_171), .B0 (sdr_width[1]), .B1
       (n_67), .Y (n_361));
  OAI221X1 g25385(.A0 (n_63), .A1 (n_1510), .B0 (b2x_ba[1]), .B1
       (n_1512), .C0 (b2x_ba[0]), .Y (n_359));
  OAI211X1 g25386(.A0 (n_38), .A1 (u_xfr_ctl_n_1841), .B0
       (u_xfr_ctl_n_1849), .C0 (n_27), .Y (n_358));
  AOI21XL g25387(.A0 (n_1488), .A1 (n_34), .B0 (n_261), .Y (n_357));
  AO22X1 g25388(.A0 (app_req_addr[24]), .A1 (n_118), .B0 (n_1565), .B1
       (n_47), .Y (n_356));
  AOI22XL g25389(.A0 (u_bank_ctl_bank2_fsm_l_len[2]), .A1 (n_126), .B0
       (u_bank_ctl_bank3_fsm_l_len[2]), .B1 (n_132), .Y (n_355));
  AOI22XL g25390(.A0 (u_bank_ctl_bank2_fsm_l_len[1]), .A1 (n_126), .B0
       (u_bank_ctl_bank3_fsm_l_len[1]), .B1 (n_132), .Y (n_354));
  AOI22XL g25391(.A0 (u_bank_ctl_bank2_fsm_l_len[6]), .A1 (n_126), .B0
       (u_bank_ctl_bank3_fsm_l_len[6]), .B1 (n_132), .Y (n_353));
  AOI22XL g25392(.A0 (u_bank_ctl_bank2_fsm_l_len[5]), .A1 (n_126), .B0
       (u_bank_ctl_bank3_fsm_l_len[5]), .B1 (n_132), .Y (n_352));
  AOI22XL g25393(.A0 (u_bank_ctl_bank2_fsm_l_len[4]), .A1 (n_126), .B0
       (u_bank_ctl_bank3_fsm_l_len[4]), .B1 (n_132), .Y (n_351));
  AOI22XL g25394(.A0 (u_bank_ctl_bank2_fsm_l_len[3]), .A1 (n_126), .B0
       (u_bank_ctl_bank3_fsm_l_len[3]), .B1 (n_132), .Y (n_350));
  AO22X1 g25395(.A0 (app_req_addr[11]), .A1 (n_118), .B0 (n_1552), .B1
       (n_47), .Y (n_349));
  AO22X1 g25396(.A0 (app_req_addr[12]), .A1 (n_118), .B0 (n_1553), .B1
       (n_47), .Y (n_348));
  AO22X1 g25397(.A0 (app_req_addr[13]), .A1 (n_118), .B0 (n_1554), .B1
       (n_47), .Y (n_347));
  AO22X1 g25398(.A0 (app_req_addr[14]), .A1 (n_118), .B0 (n_1555), .B1
       (n_47), .Y (n_346));
  AO22X1 g25399(.A0 (app_req_addr[15]), .A1 (n_118), .B0 (n_1556), .B1
       (n_47), .Y (n_345));
  AO22X1 g25400(.A0 (app_req_addr[16]), .A1 (n_118), .B0 (n_1557), .B1
       (n_47), .Y (n_344));
  AO22X1 g25401(.A0 (app_req_addr[18]), .A1 (n_118), .B0 (n_1559), .B1
       (n_47), .Y (n_343));
  AO22X1 g25402(.A0 (app_req_addr[19]), .A1 (n_118), .B0 (n_1560), .B1
       (n_47), .Y (n_342));
  AO22X1 g25403(.A0 (app_req_addr[20]), .A1 (n_118), .B0 (n_1561), .B1
       (n_47), .Y (n_341));
  AO22X1 g25404(.A0 (app_req_addr[21]), .A1 (n_118), .B0 (n_1562), .B1
       (n_47), .Y (n_340));
  AO22X1 g25405(.A0 (app_req_addr[22]), .A1 (n_118), .B0 (n_1563), .B1
       (n_47), .Y (n_339));
  AO22X1 g25406(.A0 (app_req_addr[23]), .A1 (n_118), .B0 (n_1564), .B1
       (n_47), .Y (n_338));
  AO22X1 g25407(.A0 (app_req_addr[25]), .A1 (n_118), .B0 (n_1566), .B1
       (n_47), .Y (n_337));
  AO22X1 g25408(.A0 (app_req_addr[17]), .A1 (n_118), .B0 (n_1558), .B1
       (n_47), .Y (n_336));
  AO22X1 g25410(.A0 (u_bank_ctl_bank1_fsm_l_raddr[0]), .A1 (n_167), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[0]), .B1 (n_54), .Y (n_450));
  AO22X1 g25411(.A0 (u_bank_ctl_bank1_fsm_l_raddr[1]), .A1 (n_167), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[1]), .B1 (n_54), .Y (n_449));
  AO22X1 g25412(.A0 (u_bank_ctl_bank1_fsm_l_raddr[2]), .A1 (n_167), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[2]), .B1 (n_54), .Y (n_448));
  AOI22XL g25413(.A0 (u_bank_ctl_bank1_fsm_l_raddr[3]), .A1 (n_167),
       .B0 (u_bank_ctl_bank1_fsm_l_caddr[3]), .B1 (n_54), .Y (n_446));
  AOI22XL g25414(.A0 (u_bank_ctl_bank1_fsm_l_raddr[4]), .A1 (n_167),
       .B0 (u_bank_ctl_bank1_fsm_l_caddr[4]), .B1 (n_54), .Y (n_444));
  AO22X1 g25415(.A0 (u_bank_ctl_bank1_fsm_l_raddr[5]), .A1 (n_167), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[5]), .B1 (n_54), .Y (n_443));
  AOI22XL g25416(.A0 (u_bank_ctl_bank1_fsm_l_raddr[6]), .A1 (n_167),
       .B0 (u_bank_ctl_bank1_fsm_l_caddr[6]), .B1 (n_54), .Y (n_441));
  AOI22XL g25417(.A0 (u_bank_ctl_bank1_fsm_l_raddr[7]), .A1 (n_167),
       .B0 (u_bank_ctl_bank1_fsm_l_caddr[7]), .B1 (n_54), .Y (n_439));
  AO22X1 g25418(.A0 (u_bank_ctl_bank1_fsm_l_raddr[9]), .A1 (n_167), .B0
       (u_bank_ctl_bank1_fsm_l_caddr[9]), .B1 (n_54), .Y (n_438));
  NAND3XL g25419(.A (x2b_ack), .B (u_bank_ctl_i2x_cmd2[0]), .C (n_176),
       .Y (n_437));
  AOI22XL g25420(.A0 (u_bank_ctl_bank0_fsm_l_raddr[11]), .A1 (n_121),
       .B0 (u_bank_ctl_bank0_fsm_l_caddr[11]), .B1 (n_55), .Y (n_435));
  AO22X1 g25421(.A0 (u_bank_ctl_bank1_fsm_l_raddr[11]), .A1 (n_167),
       .B0 (u_bank_ctl_bank1_fsm_l_caddr[11]), .B1 (n_54), .Y (n_434));
  NAND3XL g25422(.A (u_xfr_ctl_n_1781), .B (u_xfr_ctl_n_829), .C
       (n_174), .Y (n_433));
  AOI22XL g25423(.A0 (u_bank_ctl_bank0_fsm_l_raddr[0]), .A1 (n_121),
       .B0 (u_bank_ctl_bank0_fsm_l_caddr[0]), .B1 (n_55), .Y (n_431));
  NOR2XL g25424(.A (n_313), .B (n_296), .Y (n_430));
  AO22X1 g25425(.A0 (u_bank_ctl_bank2_fsm_l_raddr[9]), .A1 (n_168), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[9]), .B1 (n_56), .Y (n_429));
  AOI21XL g25426(.A0 (u_bs_convert_rd_xfr_count[0]), .A1 (n_1488), .B0
       (n_261), .Y (n_428));
  NOR3XL g25427(.A (n_69), .B (u_bs_convert_rd_xfr_count[0]), .C
       (n_154), .Y (n_427));
  NAND3XL g25428(.A (x2b_ack), .B (u_bank_ctl_i2x_cmd3[0]), .C (n_150),
       .Y (n_426));
  AO22X1 g25429(.A0 (u_bank_ctl_bank2_fsm_l_raddr[2]), .A1 (n_168), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[2]), .B1 (n_56), .Y (n_425));
  AOI22XL g25430(.A0 (u_bank_ctl_bank0_fsm_l_raddr[1]), .A1 (n_121),
       .B0 (u_bank_ctl_bank0_fsm_l_caddr[1]), .B1 (n_55), .Y (n_423));
  AOI22XL g25431(.A0 (u_bank_ctl_bank0_fsm_l_raddr[2]), .A1 (n_121),
       .B0 (u_bank_ctl_bank0_fsm_l_caddr[2]), .B1 (n_55), .Y (n_421));
  AOI22XL g25432(.A0 (u_bank_ctl_bank2_fsm_l_raddr[1]), .A1 (n_168),
       .B0 (u_bank_ctl_bank2_fsm_l_caddr[1]), .B1 (n_56), .Y (n_419));
  AOI22XL g25433(.A0 (u_bank_ctl_bank0_fsm_l_raddr[3]), .A1 (n_121),
       .B0 (u_bank_ctl_bank0_fsm_l_caddr[3]), .B1 (n_55), .Y (n_417));
  AO22X1 g25434(.A0 (u_bank_ctl_bank2_fsm_l_raddr[8]), .A1 (n_168), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[8]), .B1 (n_56), .Y (n_416));
  AO22X1 g25435(.A0 (u_bank_ctl_bank3_fsm_l_raddr[0]), .A1 (n_122), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[0]), .B1 (n_23), .Y (n_415));
  AO22X1 g25436(.A0 (u_bank_ctl_bank3_fsm_l_raddr[1]), .A1 (n_122), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[1]), .B1 (n_23), .Y (n_414));
  AOI22XL g25437(.A0 (u_bank_ctl_bank3_fsm_l_raddr[2]), .A1 (n_122),
       .B0 (u_bank_ctl_bank3_fsm_l_caddr[2]), .B1 (n_23), .Y (n_412));
  AO22X1 g25438(.A0 (u_bank_ctl_bank3_fsm_l_raddr[3]), .A1 (n_122), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[3]), .B1 (n_23), .Y (n_411));
  AOI22XL g25439(.A0 (u_bank_ctl_bank0_fsm_l_raddr[4]), .A1 (n_121),
       .B0 (u_bank_ctl_bank0_fsm_l_caddr[4]), .B1 (n_55), .Y (n_409));
  AO22X1 g25440(.A0 (u_bank_ctl_bank3_fsm_l_raddr[4]), .A1 (n_122), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[4]), .B1 (n_23), .Y (n_408));
  AOI22XL g25441(.A0 (u_bank_ctl_bank3_fsm_l_raddr[5]), .A1 (n_122),
       .B0 (u_bank_ctl_bank3_fsm_l_caddr[5]), .B1 (n_23), .Y (n_406));
  AO22X1 g25442(.A0 (u_bank_ctl_bank3_fsm_l_raddr[6]), .A1 (n_122), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[6]), .B1 (n_23), .Y (n_405));
  AOI22XL g25443(.A0 (u_bank_ctl_bank0_fsm_l_raddr[5]), .A1 (n_121),
       .B0 (u_bank_ctl_bank0_fsm_l_caddr[5]), .B1 (n_55), .Y (n_403));
  AO22X1 g25444(.A0 (u_bank_ctl_bank3_fsm_l_raddr[7]), .A1 (n_122), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[7]), .B1 (n_23), .Y (n_402));
  AO22X1 g25445(.A0 (u_bank_ctl_bank3_fsm_l_raddr[8]), .A1 (n_122), .B0
       (u_bank_ctl_bank3_fsm_l_caddr[8]), .B1 (n_23), .Y (n_401));
  AOI22XL g25446(.A0 (u_bank_ctl_bank3_fsm_l_raddr[9]), .A1 (n_122),
       .B0 (u_bank_ctl_bank3_fsm_l_caddr[9]), .B1 (n_23), .Y (n_399));
  AOI22XL g25447(.A0 (u_bank_ctl_bank0_fsm_l_raddr[9]), .A1 (n_121),
       .B0 (u_bank_ctl_bank0_fsm_l_caddr[9]), .B1 (n_55), .Y (n_397));
  AO22X1 g25448(.A0 (u_bank_ctl_bank2_fsm_l_raddr[4]), .A1 (n_168), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[4]), .B1 (n_56), .Y (n_396));
  AOI22XL g25449(.A0 (u_bank_ctl_bank0_fsm_l_raddr[6]), .A1 (n_121),
       .B0 (u_bank_ctl_bank0_fsm_l_caddr[6]), .B1 (n_55), .Y (n_394));
  AOI22XL g25450(.A0 (u_bank_ctl_bank0_fsm_l_raddr[7]), .A1 (n_121),
       .B0 (u_bank_ctl_bank0_fsm_l_caddr[7]), .B1 (n_55), .Y (n_392));
  AOI22XL g25451(.A0 (u_bank_ctl_bank0_fsm_l_raddr[8]), .A1 (n_121),
       .B0 (u_bank_ctl_bank0_fsm_l_caddr[8]), .B1 (n_55), .Y (n_390));
  AOI22XL g25452(.A0 (u_bank_ctl_bank3_fsm_l_raddr[11]), .A1 (n_122),
       .B0 (u_bank_ctl_bank3_fsm_l_caddr[11]), .B1 (n_23), .Y (n_388));
  AOI22XL g25453(.A0 (u_bank_ctl_bank1_fsm_l_raddr[8]), .A1 (n_167),
       .B0 (u_bank_ctl_bank1_fsm_l_caddr[8]), .B1 (n_54), .Y (n_386));
  AOI22XL g25454(.A0 (u_bank_ctl_bank2_fsm_l_raddr[0]), .A1 (n_168),
       .B0 (u_bank_ctl_bank2_fsm_l_caddr[0]), .B1 (n_56), .Y (n_384));
  AO22X1 g25455(.A0 (u_bank_ctl_bank2_fsm_l_raddr[5]), .A1 (n_168), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[5]), .B1 (n_56), .Y (n_383));
  AO22X1 g25456(.A0 (u_bank_ctl_bank2_fsm_l_raddr[7]), .A1 (n_168), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[7]), .B1 (n_56), .Y (n_382));
  AO22X1 g25457(.A0 (u_bank_ctl_bank2_fsm_l_raddr[11]), .A1 (n_168),
       .B0 (u_bank_ctl_bank2_fsm_l_caddr[11]), .B1 (n_56), .Y (n_381));
  AO22X1 g25458(.A0 (u_bank_ctl_bank2_fsm_l_raddr[3]), .A1 (n_168), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[3]), .B1 (n_56), .Y (n_380));
  AO22X1 g25459(.A0 (u_bank_ctl_bank2_fsm_l_raddr[6]), .A1 (n_168), .B0
       (u_bank_ctl_bank2_fsm_l_caddr[6]), .B1 (n_56), .Y (n_379));
  NOR3XL g25461(.A (u_bank_ctl_i2x_cmd1[0]), .B
       (u_bank_ctl_i2x_cmd1[1]), .C (n_129), .Y (n_377));
  NOR3XL g25462(.A (u_bank_ctl_i2x_cmd0[0]), .B
       (u_bank_ctl_i2x_cmd0[1]), .C (n_127), .Y (n_376));
  NAND3BXL g25463(.AN (u_bank_ctl_i2x_cmd3[0]), .B (x2b_ack), .C
       (n_150), .Y (n_375));
  NAND3BXL g25464(.AN (u_bank_ctl_i2x_cmd2[0]), .B (x2b_ack), .C
       (n_176), .Y (n_374));
  NOR4X1 g25469(.A (n_46), .B (u_bs_convert_rd_xfr_count[1]), .C
       (n_34), .D (n_154), .Y (n_369));
  NOR3XL g25470(.A (u_bs_convert_wr_xfr_count[1]), .B (n_61), .C
       (n_171), .Y (n_368));
  NOR3XL g25471(.A (n_67), .B (n_61), .C (n_171), .Y (n_367));
  AOI21X1 g25472(.A0 (u_bs_convert_wr_xfr_count[0]), .A1 (n_1490), .B0
       (n_229), .Y (n_366));
  NOR3X1 g25473(.A (n_59), .B (u_xfr_ctl_mgmt_st[1]), .C (n_138), .Y
       (n_365));
  INVXL g25474(.A (n_332), .Y (n_333));
  INVX1 g25476(.A (n_310), .Y (n_311));
  AND2X1 g25485(.A (n_1653), .B (n_141), .Y (n_300));
  AND2X1 g25494(.A (n_1663), .B (n_123), .Y (n_299));
  AND2X1 g25495(.A (n_1665), .B (n_123), .Y (n_298));
  AND2X1 g25496(.A (n_1661), .B (n_123), .Y (n_297));
  NOR2BX1 g25500(.AN (n_172), .B (u_xfr_ctl_n_748), .Y (n_296));
  AND2X1 g25501(.A (n_1664), .B (n_123), .Y (n_295));
  AND2X1 g25502(.A (n_1662), .B (n_123), .Y (n_294));
  AND2X1 g25503(.A (n_1654), .B (n_141), .Y (n_293));
  AND2X1 g25505(.A (n_1657), .B (n_123), .Y (n_292));
  AND2X1 g25507(.A (n_1659), .B (n_123), .Y (n_290));
  AND2X1 g25508(.A (n_1658), .B (n_123), .Y (n_289));
  AND2X1 g25509(.A (n_1666), .B (n_123), .Y (n_288));
  AND2X1 g25523(.A (n_1660), .B (n_123), .Y (n_287));
  AND2X1 g25524(.A (n_1655), .B (n_141), .Y (n_286));
  NAND2XL g25525(.A (b2x_cmd[0]), .B (n_148), .Y (n_285));
  AND2X1 g25526(.A (n_1667), .B (n_123), .Y (n_284));
  NAND2XL g25527(.A (n_65), .B (n_175), .Y (n_334));
  NAND2XL g25533(.A (u_bank_ctl_rank_cnt[0]), .B (n_175), .Y (n_332));
  OR2X1 g25537(.A (n_46), .B (n_147), .Y (n_331));
  NOR2XL g25538(.A (n_117), .B (n_1), .Y (n_330));
  NOR2XL g25544(.A (n_117), .B (n_124), .Y (n_329));
  OAI2BB1X1 g25546(.A0N (n_1547), .A1N (n_47), .B0 (n_1475), .Y
       (n_328));
  OAI2BB1X1 g25547(.A0N (n_1542), .A1N (n_47), .B0 (n_1480), .Y
       (n_327));
  OAI2BB1X1 g25548(.A0N (n_1544), .A1N (n_47), .B0 (n_1478), .Y
       (n_326));
  OAI2BB1X1 g25549(.A0N (n_1546), .A1N (n_47), .B0 (n_1476), .Y
       (n_325));
  OAI2BB1X1 g25550(.A0N (n_1548), .A1N (n_47), .B0 (n_1474), .Y
       (n_324));
  OAI2BB1X1 g25552(.A0N (n_1545), .A1N (n_47), .B0 (n_1477), .Y
       (n_323));
  OAI2BB1X1 g25554(.A0N (n_1543), .A1N (n_47), .B0 (n_1479), .Y
       (n_322));
  OAI2BB1X1 g25555(.A0N (n_1541), .A1N (n_47), .B0 (n_1472), .Y
       (n_321));
  NOR2XL g25556(.A (u_bank_ctl_rank_cnt[0]), .B (n_145), .Y (n_320));
  NOR2XL g25557(.A (n_65), .B (n_145), .Y (n_319));
  NOR2XL g25558(.A (n_62), .B (n_148), .Y (n_318));
  NAND2XL g25559(.A (n_23), .B (n_135), .Y (n_317));
  NAND2XL g25560(.A (n_54), .B (n_129), .Y (n_316));
  OR2X1 g25562(.A (n_59), .B (n_0), .Y (n_314));
  NOR2XL g25563(.A (u_xfr_ctl_mgmt_st[0]), .B (n_143), .Y (n_313));
  NAND2XL g25564(.A (n_143), .B (n_137), .Y (n_312));
  NAND2XL g25565(.A (reset_n), .B (n_2), .Y (n_310));
  NOR2XL g25566(.A (n_46), .B (n_2), .Y (n_309));
  OAI2BB1X1 g25567(.A0N (n_1549), .A1N (n_47), .B0 (n_1471), .Y
       (n_308));
  NOR3XL g25568(.A (n_46), .B (u_xfr_ctl_act_cmd), .C
       (u_xfr_ctl_d_act_cmd), .Y (n_307));
  NOR2XL g25569(.A (u_xfr_ctl_mgmt_st[2]), .B (n_0), .Y (n_306));
  OAI2BB1X1 g25571(.A0N (n_1550), .A1N (n_47), .B0 (n_1473), .Y
       (n_304));
  NOR2XL g25572(.A (n_61), .B (n_146), .Y (n_303));
  NOR2X1 g25573(.A (n_46), .B (n_117), .Y (n_302));
  NOR2X1 g25574(.A (n_46), .B (n_116), .Y (n_301));
  INVXL g25575(.A (n_281), .Y (n_282));
  INVXL g25576(.A (n_279), .Y (n_280));
  INVXL g25577(.A (n_277), .Y (n_278));
  INVXL g25578(.A (n_271), .Y (n_272));
  INVX1 g25579(.A (n_256), .Y (n_255));
  INVX1 g25581(.A (n_252), .Y (n_251));
  INVX1 g25582(.A (n_250), .Y (n_249));
  INVX1 g25583(.A (n_248), .Y (n_247));
  INVX1 g25584(.A (n_246), .Y (n_245));
  INVX1 g25585(.A (n_244), .Y (n_243));
  NAND3BXL g25586(.AN (b2x_cmd[0]), .B (x2b_ack), .C (b2x_cmd[1]), .Y
       (n_240));
  AOI22XL g25587(.A0 (n_1513), .A1 (n_63), .B0 (b2x_ba[1]), .B1
       (n_1511), .Y (n_239));
  XNOR2X1 g25588(.A (\u_bank_ctl_bank2_fsm_bank_row[9]_708 ), .B
       (r2b_raddr[9]), .Y (n_238));
  NOR3XL g25589(.A (u_xfr_ctl_n_708), .B (u_xfr_ctl_l_xfr_end), .C
       (u_xfr_ctl_n_1842), .Y (n_237));
  XNOR2X1 g25590(.A (\u_bank_ctl_bank0_fsm_bank_row[7]_706 ), .B
       (r2b_raddr[7]), .Y (n_236));
  XNOR2X1 g25591(.A (\u_bank_ctl_bank0_fsm_bank_row[10]_709 ), .B
       (r2b_raddr[10]), .Y (n_235));
  NOR3BXL g25592(.AN (n_1887), .B (n_47), .C (r2b_wrap), .Y (n_234));
  OAI21XL g25593(.A0 (u_xfr_ctl_n_1781), .A1 (u_xfr_ctl_rd_pipe_mt),
       .B0 (u_xfr_ctl_n_1852), .Y (n_233));
  XNOR2X1 g25594(.A (\u_bank_ctl_bank1_fsm_bank_row[7]_706 ), .B
       (r2b_raddr[7]), .Y (n_232));
  XNOR2X1 g25595(.A (\u_bank_ctl_bank1_fsm_bank_row[10]_709 ), .B
       (r2b_raddr[10]), .Y (n_231));
  XNOR2X1 g25596(.A (\u_bank_ctl_bank2_fsm_bank_row[11]_710 ), .B
       (r2b_raddr[11]), .Y (n_230));
  OAI2BB1X1 g25597(.A0N (u_bs_convert_wr_xfr_count[1]), .A1N
       (sdr_width[1]), .B0 (x2a_wrnext), .Y (n_229));
  XNOR2X1 g25598(.A (\u_bank_ctl_bank3_fsm_bank_row[9]_708 ), .B
       (r2b_raddr[9]), .Y (n_228));
  XNOR2X1 g25599(.A (\u_bank_ctl_bank3_fsm_bank_row[11]_710 ), .B
       (r2b_raddr[11]), .Y (n_227));
  OR4X1 g25600(.A (n_44), .B (u_xfr_ctl_n_829), .C
       (u_xfr_ctl_b2x_write), .D (u_xfr_ctl_n_1757), .Y (n_226));
  OAI211X1 g25601(.A0 (n_35), .A1 (u_xfr_ctl_n_684), .B0 (1'b1), .C0
       (n_53), .Y (n_225));
  OAI22XL g25602(.A0 (n_26), .A1 (app_req_ack), .B0 (n_47), .B1
       (app_req_wr_n), .Y (n_224));
  MX2X1 g25603(.A (n_70), .B (n_1509), .S0 (n_27), .Y (n_223));
  AOI21XL g25604(.A0 (u_req_gen_req_st[0]), .A1 (u_req_gen_n_793), .B0
       (n_84), .Y (n_222));
  AOI21XL g25605(.A0 (sdr_init_done), .A1 (cfg_sdr_en), .B0 (n_172), .Y
       (n_221));
  XNOR2X1 g25606(.A (\u_bank_ctl_bank2_fsm_bank_row[2]_701 ), .B
       (r2b_raddr[2]), .Y (n_220));
  XNOR2X1 g25607(.A (\u_bank_ctl_bank2_fsm_bank_row[6]_705 ), .B
       (r2b_raddr[6]), .Y (n_219));
  XNOR2X1 g25608(.A (\u_bank_ctl_bank2_fsm_bank_row[5]_704 ), .B
       (r2b_raddr[5]), .Y (n_218));
  XNOR2X1 g25609(.A (\u_bank_ctl_bank2_fsm_bank_row[4]_703 ), .B
       (r2b_raddr[4]), .Y (n_217));
  XNOR2X1 g25610(.A (\u_bank_ctl_bank2_fsm_bank_row[8]_707 ), .B
       (r2b_raddr[8]), .Y (n_216));
  XNOR2X1 g25611(.A (\u_bank_ctl_bank2_fsm_bank_row[10]_709 ), .B
       (r2b_raddr[10]), .Y (n_215));
  XNOR2X1 g25612(.A (\u_bank_ctl_bank2_fsm_bank_row[7]_706 ), .B
       (r2b_raddr[7]), .Y (n_214));
  XNOR2X1 g25613(.A (\u_bank_ctl_bank0_fsm_bank_row[9]_708 ), .B
       (r2b_raddr[9]), .Y (n_213));
  XNOR2X1 g25614(.A (\u_bank_ctl_bank2_fsm_bank_row[3]_702 ), .B
       (r2b_raddr[3]), .Y (n_212));
  XNOR2X1 g25615(.A (\u_bank_ctl_bank2_fsm_bank_row[12]_711 ), .B
       (r2b_raddr[12]), .Y (n_211));
  XNOR2X1 g25616(.A (\u_bank_ctl_bank2_fsm_bank_row[0]_699 ), .B
       (r2b_raddr[0]), .Y (n_210));
  XNOR2X1 g25617(.A (\u_bank_ctl_bank0_fsm_bank_row[11]_710 ), .B
       (r2b_raddr[11]), .Y (n_209));
  XNOR2X1 g25618(.A (\u_bank_ctl_bank1_fsm_bank_row[12]_711 ), .B
       (r2b_raddr[12]), .Y (n_208));
  XNOR2X1 g25619(.A (\u_bank_ctl_bank3_fsm_bank_row[10]_709 ), .B
       (r2b_raddr[10]), .Y (n_207));
  XNOR2X1 g25620(.A (\u_bank_ctl_bank3_fsm_bank_row[7]_706 ), .B
       (r2b_raddr[7]), .Y (n_206));
  XNOR2X1 g25621(.A (\u_bank_ctl_bank3_fsm_bank_row[8]_707 ), .B
       (r2b_raddr[8]), .Y (n_205));
  XNOR2X1 g25622(.A (\u_bank_ctl_bank3_fsm_bank_row[3]_702 ), .B
       (r2b_raddr[3]), .Y (n_204));
  XNOR2X1 g25623(.A (\u_bank_ctl_bank3_fsm_bank_row[4]_703 ), .B
       (r2b_raddr[4]), .Y (n_203));
  XNOR2X1 g25624(.A (\u_bank_ctl_bank3_fsm_bank_row[5]_704 ), .B
       (r2b_raddr[5]), .Y (n_202));
  XNOR2X1 g25625(.A (\u_bank_ctl_bank3_fsm_bank_row[6]_705 ), .B
       (r2b_raddr[6]), .Y (n_201));
  XNOR2X1 g25626(.A (\u_bank_ctl_bank3_fsm_bank_row[1]_700 ), .B
       (r2b_raddr[1]), .Y (n_200));
  XNOR2X1 g25627(.A (\u_bank_ctl_bank3_fsm_bank_row[2]_701 ), .B
       (r2b_raddr[2]), .Y (n_199));
  XNOR2X1 g25628(.A (\u_bank_ctl_bank3_fsm_bank_row[0]_699 ), .B
       (r2b_raddr[0]), .Y (n_198));
  XNOR2X1 g25629(.A (\u_bank_ctl_bank3_fsm_bank_row[12]_711 ), .B
       (r2b_raddr[12]), .Y (n_197));
  XNOR2X1 g25630(.A (\u_bank_ctl_bank1_fsm_bank_row[5]_704 ), .B
       (r2b_raddr[5]), .Y (n_196));
  XNOR2X1 g25631(.A (\u_bank_ctl_bank2_fsm_bank_row[1]_700 ), .B
       (r2b_raddr[1]), .Y (n_195));
  XNOR2X1 g25632(.A (\u_bank_ctl_bank1_fsm_bank_row[3]_702 ), .B
       (r2b_raddr[3]), .Y (n_194));
  XNOR2X1 g25633(.A (\u_bank_ctl_bank0_fsm_bank_row[6]_705 ), .B
       (r2b_raddr[6]), .Y (n_193));
  XNOR2X1 g25634(.A (\u_bank_ctl_bank1_fsm_bank_row[8]_707 ), .B
       (r2b_raddr[8]), .Y (n_192));
  XNOR2X1 g25635(.A (\u_bank_ctl_bank1_fsm_bank_row[11]_710 ), .B
       (r2b_raddr[11]), .Y (n_191));
  XNOR2X1 g25636(.A (\u_bank_ctl_bank0_fsm_bank_row[1]_700 ), .B
       (r2b_raddr[1]), .Y (n_190));
  XNOR2X1 g25637(.A (\u_bank_ctl_bank1_fsm_bank_row[9]_708 ), .B
       (r2b_raddr[9]), .Y (n_189));
  XNOR2X1 g25638(.A (\u_bank_ctl_bank1_fsm_bank_row[4]_703 ), .B
       (r2b_raddr[4]), .Y (n_188));
  XNOR2X1 g25639(.A (\u_bank_ctl_bank1_fsm_bank_row[6]_705 ), .B
       (r2b_raddr[6]), .Y (n_187));
  XNOR2X1 g25640(.A (\u_bank_ctl_bank1_fsm_bank_row[1]_700 ), .B
       (r2b_raddr[1]), .Y (n_186));
  XNOR2X1 g25641(.A (\u_bank_ctl_bank1_fsm_bank_row[2]_701 ), .B
       (r2b_raddr[2]), .Y (n_185));
  XNOR2X1 g25642(.A (\u_bank_ctl_bank1_fsm_bank_row[0]_699 ), .B
       (r2b_raddr[0]), .Y (n_184));
  XNOR2X1 g25643(.A (\u_bank_ctl_bank0_fsm_bank_row[8]_707 ), .B
       (r2b_raddr[8]), .Y (n_183));
  XNOR2X1 g25644(.A (\u_bank_ctl_bank0_fsm_bank_row[3]_702 ), .B
       (r2b_raddr[3]), .Y (n_182));
  XNOR2X1 g25645(.A (\u_bank_ctl_bank0_fsm_bank_row[4]_703 ), .B
       (r2b_raddr[4]), .Y (n_181));
  XNOR2X1 g25646(.A (\u_bank_ctl_bank0_fsm_bank_row[5]_704 ), .B
       (r2b_raddr[5]), .Y (n_180));
  XNOR2X1 g25647(.A (\u_bank_ctl_bank0_fsm_bank_row[2]_701 ), .B
       (r2b_raddr[2]), .Y (n_179));
  XNOR2X1 g25648(.A (\u_bank_ctl_bank0_fsm_bank_row[0]_699 ), .B
       (r2b_raddr[0]), .Y (n_178));
  XNOR2X1 g25649(.A (\u_bank_ctl_bank0_fsm_bank_row[12]_711 ), .B
       (r2b_raddr[12]), .Y (n_177));
  NAND3BXL g25650(.AN (u_bank_ctl_i2x_cmd1[1]), .B (n_130), .C
       (u_bank_ctl_i2x_cmd1[0]), .Y (n_283));
  AOI22XL g25651(.A0 (u_bank_ctl_bank2_fsm_l_caddr[12]), .A1 (n_56),
       .B0 (u_bank_ctl_bank2_fsm_l_raddr[12]), .B1 (n_49), .Y (n_281));
  AOI22XL g25652(.A0 (u_bank_ctl_bank0_fsm_l_caddr[10]), .A1 (n_55),
       .B0 (u_bank_ctl_bank0_fsm_l_raddr[10]), .B1 (n_48), .Y (n_279));
  AOI22XL g25653(.A0 (u_bank_ctl_bank0_fsm_l_caddr[12]), .A1 (n_55),
       .B0 (u_bank_ctl_bank0_fsm_l_raddr[12]), .B1 (n_48), .Y (n_277));
  AO22X1 g25654(.A0 (u_bank_ctl_bank2_fsm_l_caddr[10]), .A1 (n_56), .B0
       (u_bank_ctl_bank2_fsm_l_raddr[10]), .B1 (n_49), .Y (n_276));
  AO22X1 g25655(.A0 (u_bank_ctl_bank1_fsm_l_caddr[10]), .A1 (n_54), .B0
       (u_bank_ctl_bank1_fsm_l_raddr[10]), .B1 (n_51), .Y (n_275));
  AO22X1 g25656(.A0 (u_bank_ctl_bank1_fsm_l_caddr[12]), .A1 (n_54), .B0
       (u_bank_ctl_bank1_fsm_l_raddr[12]), .B1 (n_51), .Y (n_274));
  AO22X1 g25657(.A0 (u_bank_ctl_bank3_fsm_l_caddr[12]), .A1 (n_23), .B0
       (u_bank_ctl_bank3_fsm_l_raddr[12]), .B1 (n_50), .Y (n_273));
  AOI22XL g25658(.A0 (u_bank_ctl_bank3_fsm_l_caddr[10]), .A1 (n_23),
       .B0 (u_bank_ctl_bank3_fsm_l_raddr[10]), .B1 (n_50), .Y (n_271));
  NOR4X1 g25659(.A (u_xfr_ctl_cntr1[0]), .B (u_xfr_ctl_cntr1[1]), .C
       (u_xfr_ctl_cntr1[2]), .D (u_xfr_ctl_cntr1[3]), .Y (n_270));
  NOR4X1 g25660(.A (u_bank_ctl_bank3_fsm_tras_cntr[0]), .B
       (u_bank_ctl_bank3_fsm_tras_cntr[1]), .C
       (u_bank_ctl_bank3_fsm_tras_cntr[2]), .D
       (u_bank_ctl_bank3_fsm_tras_cntr[3]), .Y (n_269));
  NAND3BXL g25661(.AN (u_bank_ctl_i2x_cmd2[1]), .B (n_134), .C
       (u_bank_ctl_i2x_cmd2[0]), .Y (n_268));
  NAND3BXL g25662(.AN (u_bank_ctl_i2x_cmd3[1]), .B (n_136), .C
       (u_bank_ctl_i2x_cmd3[0]), .Y (n_267));
  NOR4X1 g25663(.A (u_bank_ctl_bank1_fsm_tras_cntr[0]), .B
       (u_bank_ctl_bank1_fsm_tras_cntr[1]), .C
       (u_bank_ctl_bank1_fsm_tras_cntr[2]), .D
       (u_bank_ctl_bank1_fsm_tras_cntr[3]), .Y (n_266));
  NOR4X1 g25664(.A (u_bank_ctl_bank0_fsm_tras_cntr[0]), .B
       (u_bank_ctl_bank0_fsm_tras_cntr[1]), .C
       (u_bank_ctl_bank0_fsm_tras_cntr[2]), .D
       (u_bank_ctl_bank0_fsm_tras_cntr[3]), .Y (n_265));
  NAND3BXL g25665(.AN (u_bank_ctl_i2x_cmd0[1]), .B (n_128), .C
       (u_bank_ctl_i2x_cmd0[0]), .Y (n_264));
  NOR4X1 g25666(.A (u_bank_ctl_bank2_fsm_tras_cntr[0]), .B
       (u_bank_ctl_bank2_fsm_tras_cntr[1]), .C
       (u_bank_ctl_bank2_fsm_tras_cntr[2]), .D
       (u_bank_ctl_bank2_fsm_tras_cntr[3]), .Y (n_263));
  NOR3XL g25667(.A (n_1470), .B (n_53), .C (u_bank_ctl_i2x_cmd0[1]), .Y
       (n_262));
  OAI2BB1X1 g25668(.A0N (u_bs_convert_rd_xfr_count[1]), .A1N (n_1488),
       .B0 (x2a_rdok), .Y (n_261));
  NOR3XL g25670(.A (n_1469), .B (n_53), .C (u_bank_ctl_i2x_cmd1[1]), .Y
       (n_259));
  NAND3BXL g25671(.AN (app_last_rd), .B (x2a_rdok), .C (reset_n), .Y
       (n_258));
  NAND3BXL g25672(.AN (u_xfr_ctl_mgmt_st[0]), .B (n_59), .C
       (u_xfr_ctl_mgmt_st[1]), .Y (n_257));
  NAND4XL g25673(.A (u_bank_ctl_tras_ok[0]), .B
       (u_bank_ctl_tras_ok[1]), .C (u_bank_ctl_tras_ok[2]), .D
       (u_bank_ctl_tras_ok[3]), .Y (n_256));
  OAI22XL g25674(.A0 (n_73), .A1 (u_req_gen_req_st[0]), .B0 (n_29), .B1
       (u_req_gen_page_ovflw_r), .Y (n_254));
  OR4X1 g25675(.A (u_xfr_ctl_tmr0[0]), .B (u_xfr_ctl_tmr0[1]), .C
       (u_xfr_ctl_tmr0[2]), .D (u_xfr_ctl_tmr0[3]), .Y (n_253));
  AOI22XL g25676(.A0 (n_1551), .A1 (n_47), .B0 (app_req_ack), .B1
       (n_1508), .Y (n_252));
  NOR4X1 g25677(.A (r2b_ba[1]), .B (n_1483), .C (r2b_ba[0]), .D
       (n_1513), .Y (n_250));
  NOR4X1 g25678(.A (n_28), .B (r2b_ba[1]), .C (n_1512), .D (n_1483), .Y
       (n_248));
  NOR3XL g25679(.A (r2b_ba[0]), .B (n_1484), .C (n_1511), .Y (n_246));
  NOR3XL g25680(.A (n_1484), .B (n_28), .C (n_1510), .Y (n_244));
  NOR3BXL g25681(.AN (x2a_rdok), .B (n_1488), .C (n_46), .Y (n_242));
  AOI211X1 g25682(.A0 (u_bs_convert_wr_xfr_count[0]), .A1
       (sdr_width[0]), .B0 (n_52), .C0 (sdr_width[1]), .Y (n_241));
  INVXL g25683(.A (n_170), .Y (n_169));
  INVX1 g25686(.A (n_166), .Y (n_165));
  AND2X1 g25706(.A (u_xfr_ctl_l_rd_last[1]), .B (reset_n), .Y (n_164));
  AND2X1 g25707(.A (u_xfr_ctl_l_rd_start[5]), .B (reset_n), .Y (n_163));
  NOR2BX1 g25708(.AN (cfg_sdr_en), .B (n_1486), .Y (n_162));
  AND2X1 g25712(.A (u_bank_ctl_rank_ba_last[2]), .B (reset_n), .Y
       (n_161));
  AND2X1 g25716(.A (u_bank_ctl_rank_ba_last[3]), .B (reset_n), .Y
       (n_160));
  AND2X1 g25717(.A (u_bank_ctl_rank_ba_last[1]), .B (reset_n), .Y
       (n_159));
  AND2X1 g25718(.A (n_1571), .B (app_req_ack), .Y (n_158));
  AND2X1 g25721(.A (u_xfr_ctl_l_rd_start[1]), .B (reset_n), .Y (n_157));
  AND2X1 g25725(.A (u_xfr_ctl_l_rd_next[1]), .B (reset_n), .Y (n_156));
  AND2X1 g25728(.A (u_xfr_ctl_l_rd_start[3]), .B (reset_n), .Y (n_155));
  NOR2XL g25729(.A (u_bank_ctl_i2x_cmd2[1]), .B (n_1630), .Y (n_176));
  NOR2XL g25735(.A (u_bank_ctl_rank_cnt[1]), .B
       (u_bank_ctl_rank_cnt[2]), .Y (n_175));
  AND2X1 g25738(.A (n_1493), .B (n_1494), .Y (n_174));
  NOR2BX1 g25740(.AN (sdr_init_done), .B (u_xfr_ctl_n_1841), .Y
       (n_173));
  NOR2BX1 g25741(.AN (cfg_sdr_en), .B (n_1481), .Y (n_172));
  NAND2XL g25742(.A (sdr_width[1]), .B (x2a_wrnext), .Y (n_171));
  NOR2XL g25749(.A (u_req_gen_n_793), .B (n_1864), .Y (n_170));
  OR2X1 g25759(.A (n_49), .B (u_bank_ctl_bank2_fsm_n_760), .Y (n_168));
  OR2X1 g25760(.A (n_51), .B (u_bank_ctl_bank1_fsm_n_760), .Y (n_167));
  INVX1 g25762(.A (n_138), .Y (n_137));
  INVX1 g25763(.A (n_136), .Y (n_135));
  INVX1 g25764(.A (n_134), .Y (n_133));
  INVX1 g25766(.A (n_1), .Y (n_131));
  INVX1 g25767(.A (n_130), .Y (n_129));
  INVX1 g25768(.A (n_128), .Y (n_127));
  INVX1 g25770(.A (n_124), .Y (n_125));
  INVX1 g25774(.A (n_117), .Y (n_116));
  NOR2XL g25775(.A (n_46), .B (n_1649), .Y (n_115));
  AND2X1 g25776(.A (n_1579), .B (app_req_ack), .Y (n_114));
  AND2X1 g25777(.A (n_1572), .B (app_req_ack), .Y (n_113));
  AND2X1 g25778(.A (n_1578), .B (app_req_ack), .Y (n_112));
  AND2X1 g25779(.A (u_xfr_ctl_l_rd_next[3]), .B (reset_n), .Y (n_111));
  AND2X1 g25780(.A (u_xfr_ctl_l_rd_next[4]), .B (reset_n), .Y (n_110));
  AND2X1 g25781(.A (n_1570), .B (app_req_ack), .Y (n_109));
  AND2X1 g25782(.A (u_xfr_ctl_l_rd_last[0]), .B (reset_n), .Y (n_108));
  AND2X1 g25783(.A (u_xfr_ctl_l_rd_next[0]), .B (reset_n), .Y (n_107));
  AND2X1 g25784(.A (u_xfr_ctl_l_rd_last[3]), .B (reset_n), .Y (n_106));
  AND2X1 g25785(.A (reset_n), .B (u_xfr_ctl_n_1875), .Y (n_105));
  AND2X1 g25786(.A (u_xfr_ctl_l_rd_last[4]), .B (reset_n), .Y (n_104));
  AND2X1 g25787(.A (u_xfr_ctl_l_rd_last[2]), .B (reset_n), .Y (n_103));
  AND2X1 g25788(.A (u_xfr_ctl_l_rd_next[5]), .B (reset_n), .Y (n_102));
  AND2X1 g25789(.A (n_1573), .B (app_req_ack), .Y (n_101));
  AND2X1 g25790(.A (u_xfr_ctl_l_rd_last[5]), .B (reset_n), .Y (n_100));
  AND2X1 g25791(.A (u_xfr_ctl_l_rd_start[2]), .B (reset_n), .Y (n_99));
  AND2X1 g25792(.A (u_bank_ctl_rank_ba_last[0]), .B (reset_n), .Y
       (n_98));
  AND2X1 g25793(.A (n_1576), .B (app_req_ack), .Y (n_97));
  AND2X1 g25794(.A (n_1580), .B (app_req_ack), .Y (n_96));
  OR2X1 g25795(.A (n_72), .B (u_xfr_ctl_n_1781), .Y (n_95));
  NOR2XL g25796(.A (n_46), .B (n_1630), .Y (n_94));
  AND2X1 g25797(.A (n_1574), .B (app_req_ack), .Y (n_93));
  NAND2XL g25798(.A (u_xfr_ctl_n_1849), .B (u_xfr_ctl_n_1850), .Y
       (n_92));
  NOR2XL g25799(.A (n_46), .B (n_1638), .Y (n_91));
  AND2X1 g25800(.A (n_1569), .B (app_req_ack), .Y (n_90));
  NOR2XL g25801(.A (n_46), .B (n_1650), .Y (n_89));
  AND2X1 g25802(.A (n_1577), .B (app_req_ack), .Y (n_88));
  AND2X1 g25804(.A (u_xfr_ctl_l_rd_start[0]), .B (reset_n), .Y (n_87));
  AND2X1 g25805(.A (u_xfr_ctl_l_rd_start[4]), .B (reset_n), .Y (n_86));
  AND2X1 g25806(.A (n_1568), .B (app_req_ack), .Y (n_85));
  NOR2XL g25807(.A (r2b_req), .B (n_1485), .Y (n_84));
  AND2X1 g25808(.A (u_xfr_ctl_act_cmd), .B (reset_n), .Y (n_83));
  AND2X1 g25809(.A (u_xfr_ctl_l_rd_next[2]), .B (reset_n), .Y (n_82));
  NOR2BX1 g25810(.AN (u_bank_ctl_rank_cnt[2]), .B
       (u_bank_ctl_rank_cnt[1]), .Y (n_81));
  NAND2XL g25811(.A (n_1491), .B (u_xfr_ctl_n_1780), .Y (n_80));
  AND2X1 g25812(.A (n_1575), .B (app_req_ack), .Y (n_79));
  NAND2XL g25813(.A (x2a_rdok), .B (n_1488), .Y (n_154));
  NAND2BXL g25814(.AN (n_1481), .B (u_xfr_ctl_n_748), .Y (n_153));
  OR2X1 g25815(.A (x2a_wrnext), .B (x2a_rdok), .Y (n_152));
  NOR2XL g25816(.A (u_xfr_ctl_mgmt_st[1]), .B (u_xfr_ctl_mgmt_st[2]),
       .Y (n_151));
  NOR2XL g25817(.A (u_bank_ctl_i2x_cmd3[1]), .B (n_1649), .Y (n_150));
  NAND2XL g25818(.A (u_req_gen_n_793), .B (n_47), .Y (n_78));
  NOR2XL g25819(.A (n_46), .B (n_1486), .Y (n_149));
  NOR2XL g25820(.A (n_53), .B (b2x_cmd[1]), .Y (n_148));
  NOR2XL g25821(.A (n_46), .B (x2a_wrnext), .Y (n_147));
  NAND2XL g25822(.A (x2a_wrnext), .B (n_31), .Y (n_146));
  NAND2BXL g25823(.AN (u_bank_ctl_rank_cnt[2]), .B
       (u_bank_ctl_rank_cnt[1]), .Y (n_145));
  NOR2XL g25824(.A (n_59), .B (n_1489), .Y (n_144));
  NAND2XL g25825(.A (u_xfr_ctl_mgmt_st[1]), .B (u_xfr_ctl_mgmt_st[2]),
       .Y (n_143));
  NOR2XL g25829(.A (n_46), .B (n_1481), .Y (n_141));
  NOR2XL g25832(.A (n_46), .B (n_27), .Y (n_139));
  NAND2XL g25833(.A (u_xfr_ctl_mgmt_st[0]), .B (x2b_pre_ok[3]), .Y
       (n_138));
  NOR2XL g25835(.A (n_53), .B (n_1649), .Y (n_136));
  NOR2XL g25836(.A (n_53), .B (n_1630), .Y (n_134));
  NOR2XL g25837(.A (n_32), .B (n_1649), .Y (n_132));
  NOR2XL g25839(.A (n_53), .B (n_1638), .Y (n_130));
  NOR2XL g25840(.A (n_53), .B (n_1650), .Y (n_128));
  NOR2XL g25841(.A (n_64), .B (n_1630), .Y (n_126));
  NAND2XL g25842(.A (n_1512), .B (n_58), .Y (n_124));
  NOR2XL g25843(.A (n_46), .B (n_1669), .Y (n_123));
  OR2X1 g25844(.A (n_50), .B (u_bank_ctl_bank3_fsm_n_760), .Y (n_122));
  OR2X1 g25845(.A (n_48), .B (u_bank_ctl_bank0_fsm_n_760), .Y (n_121));
  AND2X1 g25846(.A (sdr_width[1]), .B (app_req_ack), .Y (n_120));
  AND2X1 g25847(.A (app_req_ack), .B (n_31), .Y (n_119));
  NOR2XL g25848(.A (n_47), .B (n_1490), .Y (n_118));
  NAND2X1 g25849(.A (x2b_ack), .B (u_xfr_ctl_n_1035), .Y (n_117));
  INVX1 g25850(.A (u_bank_ctl_bank2_fsm_bank_st[2]), .Y (n_77));
  INVXL g25851(.A (u_bank_ctl_rank_ba[6]), .Y (n_76));
  INVX1 g25852(.A (u_bank_ctl_bank1_fsm_bank_st[2]), .Y (n_75));
  INVXL g25853(.A (u_bank_ctl_rank_ba[7]), .Y (n_74));
  INVXL g25854(.A (u_req_gen_req_st[1]), .Y (n_73));
  INVX1 g25855(.A (u_xfr_ctl_rd_pipe_mt), .Y (n_72));
  INVX1 g25856(.A (u_bank_ctl_bank3_fsm_bank_st[1]), .Y (n_71));
  INVX1 g25857(.A (n_1492), .Y (n_70));
  INVX1 g25858(.A (u_bs_convert_rd_xfr_count[1]), .Y (n_69));
  INVXL g25859(.A (cfg_sdr_trp_d[1]), .Y (n_68));
  INVX1 g25860(.A (u_bs_convert_wr_xfr_count[1]), .Y (n_67));
  INVX1 g25861(.A (b2x_ba[0]), .Y (n_66));
  INVX2 g25862(.A (u_bank_ctl_rank_cnt[0]), .Y (n_65));
  INVX1 g25863(.A (n_1511), .Y (n_64));
  INVX1 g25867(.A (b2x_ba[1]), .Y (n_63));
  INVX1 g25869(.A (n_1491), .Y (n_62));
  INVX1 g25870(.A (u_bs_convert_wr_xfr_count[0]), .Y (n_61));
  INVX1 g25871(.A (n_1495), .Y (n_60));
  INVX1 g25872(.A (u_xfr_ctl_mgmt_st[2]), .Y (n_59));
  INVX1 g25873(.A (n_1638), .Y (n_58));
  INVX1 g25875(.A (n_1487), .Y (n_57));
  INVX2 g25876(.A (u_bank_ctl_bank2_fsm_n_742), .Y (n_56));
  INVX2 g25877(.A (u_bank_ctl_bank0_fsm_n_742), .Y (n_55));
  INVX2 g25878(.A (u_bank_ctl_bank1_fsm_n_742), .Y (n_54));
  INVX1 g25879(.A (x2b_ack), .Y (n_53));
  INVX2 g25880(.A (x2a_wrnext), .Y (n_52));
  INVX1 g25881(.A (u_bank_ctl_bank1_fsm_n_753), .Y (n_51));
  INVX1 g25882(.A (u_bank_ctl_bank3_fsm_n_753), .Y (n_50));
  INVX1 g25883(.A (u_bank_ctl_bank2_fsm_n_753), .Y (n_49));
  INVX1 g25884(.A (u_bank_ctl_bank0_fsm_n_753), .Y (n_48));
  INVX2 g25885(.A (app_req_ack), .Y (n_47));
  CLKINVX4 g25886(.A (reset_n), .Y (n_46));
  INVX1 g25887(.A (sdr_ba[0]), .Y (n_45));
  INVXL g25888(.A (u_xfr_ctl_b2x_read), .Y (n_44));
  INVX1 g25889(.A (sdr_addr[11]), .Y (n_43));
  INVX1 g25890(.A (u_bank_ctl_bank3_fsm_bank_st[2]), .Y (n_42));
  INVX1 g25891(.A (u_bank_ctl_bank0_fsm_bank_st[2]), .Y (n_41));
  INVX1 g25892(.A (u_bank_ctl_bank1_fsm_bank_st[1]), .Y (n_40));
  INVX1 g25893(.A (u_bank_ctl_bank0_fsm_bank_st[1]), .Y (n_39));
  INVX1 g25894(.A (u_xfr_ctl_l_wrap), .Y (n_38));
  INVX1 g25895(.A (u_bank_ctl_bank2_fsm_bank_st[1]), .Y (n_37));
  INVX1 g25896(.A (cfg_sdr_trp_d[3]), .Y (n_36));
  INVX1 g25897(.A (u_xfr_ctl_l_xfr_end), .Y (n_35));
  INVX1 g25898(.A (u_bs_convert_rd_xfr_count[0]), .Y (n_34));
  INVX1 g25899(.A (r2b_ba[1]), .Y (n_33));
  INVX1 g25900(.A (n_1510), .Y (n_32));
  INVX1 g25901(.A (n_1488), .Y (n_31));
  INVX1 g25902(.A (u_req_gen_n_793), .Y (n_30));
  INVXL g25904(.A (r2b_start), .Y (n_29));
  INVX1 g25905(.A (r2b_ba[0]), .Y (n_28));
  INVX1 g25906(.A (x2b_pre_ok[3]), .Y (n_27));
  INVX1 g25907(.A (r2b_write), .Y (n_26));
  INVX1 g25908(.A (n_1649), .Y (n_25));
  INVX1 g25909(.A (n_1630), .Y (n_24));
  INVX2 g25910(.A (u_bank_ctl_bank3_fsm_n_742), .Y (n_23));
  INVX1 drc_bufs25922(.A (n_301), .Y (n_22));
  NOR3BX1 g18538(.AN (n_556), .B (n_1864), .C (n_46), .Y (n_20));
  NAND2BX1 g25923(.AN (n_498), .B (n_253), .Y (n_19));
  NOR2BX1 g25924(.AN (n_427), .B (n_46), .Y (n_18));
  NOR2BX1 g25928(.AN (n_1074), .B (n_318), .Y (n_14));
  NAND2BX1 g25929(.AN (n_253), .B (n_144), .Y (n_13));
  NAND3BXL g25930(.AN (n_168), .B (u_bank_ctl_bank2_fsm_n_742), .C
       (n_1511), .Y (n_12));
  NAND3BXL g25931(.AN (n_167), .B (u_bank_ctl_bank1_fsm_n_742), .C
       (n_1512), .Y (n_11));
  NOR2BX1 g25932(.AN (n_132), .B (n_117), .Y (n_10));
  NOR2BXL g25933(.AN (n_126), .B (n_117), .Y (n_9));
  NOR2BX1 g25934(.AN (n_123), .B (u_xfr_ctl_rfsh_timer[0]), .Y (n_8));
  NAND3BXL g25935(.AN (n_122), .B (u_bank_ctl_bank3_fsm_n_742), .C
       (n_1510), .Y (n_7));
  NAND3BXL g25936(.AN (n_121), .B (u_bank_ctl_bank0_fsm_n_742), .C
       (n_1513), .Y (n_6));
  NAND2BX1 g25937(.AN (u_xfr_ctl_mgmt_st[0]), .B (x2b_pre_ok[3]), .Y
       (n_5));
  NOR2BX1 g25940(.AN (n_1864), .B (u_req_gen_n_793), .Y (n_2));
  NAND2BX1 g25941(.AN (n_1650), .B (n_1513), .Y (n_1));
  NAND2BX1 g25942(.AN (u_xfr_ctl_mgmt_st[1]), .B
       (u_xfr_ctl_mgmt_st[0]), .Y (n_0));
  XNOR2X1 ADD_UNS_OP_g345(.A (ADD_UNS_OP_n_48), .B
       (u_req_gen_curr_sdr_addr[25]), .Y (n_1566));
  OA21X1 ADD_UNS_OP_g346(.A0 (u_req_gen_curr_sdr_addr[24]), .A1
       (ADD_UNS_OP_n_46), .B0 (ADD_UNS_OP_n_48), .Y (n_1565));
  NAND2XL ADD_UNS_OP_g347(.A (u_req_gen_curr_sdr_addr[24]), .B
       (ADD_UNS_OP_n_46), .Y (ADD_UNS_OP_n_48));
  AOI2BB1XL ADD_UNS_OP_g348(.A0N (u_req_gen_curr_sdr_addr[23]), .A1N
       (ADD_UNS_OP_n_44), .B0 (ADD_UNS_OP_n_46), .Y (n_1564));
  AND2X1 ADD_UNS_OP_g349(.A (u_req_gen_curr_sdr_addr[23]), .B
       (ADD_UNS_OP_n_44), .Y (ADD_UNS_OP_n_46));
  AOI2BB1XL ADD_UNS_OP_g350(.A0N (u_req_gen_curr_sdr_addr[22]), .A1N
       (ADD_UNS_OP_n_42), .B0 (ADD_UNS_OP_n_44), .Y (n_1563));
  AND2X1 ADD_UNS_OP_g351(.A (u_req_gen_curr_sdr_addr[22]), .B
       (ADD_UNS_OP_n_42), .Y (ADD_UNS_OP_n_44));
  AOI2BB1XL ADD_UNS_OP_g352(.A0N (u_req_gen_curr_sdr_addr[21]), .A1N
       (ADD_UNS_OP_n_40), .B0 (ADD_UNS_OP_n_42), .Y (n_1562));
  AND2X1 ADD_UNS_OP_g353(.A (u_req_gen_curr_sdr_addr[21]), .B
       (ADD_UNS_OP_n_40), .Y (ADD_UNS_OP_n_42));
  AOI2BB1XL ADD_UNS_OP_g354(.A0N (u_req_gen_curr_sdr_addr[20]), .A1N
       (ADD_UNS_OP_n_38), .B0 (ADD_UNS_OP_n_40), .Y (n_1561));
  AND2X1 ADD_UNS_OP_g355(.A (u_req_gen_curr_sdr_addr[20]), .B
       (ADD_UNS_OP_n_38), .Y (ADD_UNS_OP_n_40));
  AOI2BB1XL ADD_UNS_OP_g356(.A0N (u_req_gen_curr_sdr_addr[19]), .A1N
       (ADD_UNS_OP_n_36), .B0 (ADD_UNS_OP_n_38), .Y (n_1560));
  AND2X1 ADD_UNS_OP_g357(.A (u_req_gen_curr_sdr_addr[19]), .B
       (ADD_UNS_OP_n_36), .Y (ADD_UNS_OP_n_38));
  AOI2BB1XL ADD_UNS_OP_g358(.A0N (u_req_gen_curr_sdr_addr[18]), .A1N
       (ADD_UNS_OP_n_34), .B0 (ADD_UNS_OP_n_36), .Y (n_1559));
  AND2X1 ADD_UNS_OP_g359(.A (u_req_gen_curr_sdr_addr[18]), .B
       (ADD_UNS_OP_n_34), .Y (ADD_UNS_OP_n_36));
  AOI2BB1XL ADD_UNS_OP_g360(.A0N (u_req_gen_curr_sdr_addr[17]), .A1N
       (ADD_UNS_OP_n_32), .B0 (ADD_UNS_OP_n_34), .Y (n_1558));
  AND2X1 ADD_UNS_OP_g361(.A (u_req_gen_curr_sdr_addr[17]), .B
       (ADD_UNS_OP_n_32), .Y (ADD_UNS_OP_n_34));
  AOI2BB1XL ADD_UNS_OP_g362(.A0N (u_req_gen_curr_sdr_addr[16]), .A1N
       (ADD_UNS_OP_n_30), .B0 (ADD_UNS_OP_n_32), .Y (n_1557));
  AND2X1 ADD_UNS_OP_g363(.A (u_req_gen_curr_sdr_addr[16]), .B
       (ADD_UNS_OP_n_30), .Y (ADD_UNS_OP_n_32));
  AOI2BB1XL ADD_UNS_OP_g364(.A0N (u_req_gen_curr_sdr_addr[15]), .A1N
       (ADD_UNS_OP_n_28), .B0 (ADD_UNS_OP_n_30), .Y (n_1556));
  AND2X1 ADD_UNS_OP_g365(.A (u_req_gen_curr_sdr_addr[15]), .B
       (ADD_UNS_OP_n_28), .Y (ADD_UNS_OP_n_30));
  AOI2BB1XL ADD_UNS_OP_g366(.A0N (u_req_gen_curr_sdr_addr[14]), .A1N
       (ADD_UNS_OP_n_26), .B0 (ADD_UNS_OP_n_28), .Y (n_1555));
  AND2X1 ADD_UNS_OP_g367(.A (u_req_gen_curr_sdr_addr[14]), .B
       (ADD_UNS_OP_n_26), .Y (ADD_UNS_OP_n_28));
  AOI2BB1XL ADD_UNS_OP_g368(.A0N (u_req_gen_curr_sdr_addr[13]), .A1N
       (ADD_UNS_OP_n_24), .B0 (ADD_UNS_OP_n_26), .Y (n_1554));
  AND2X1 ADD_UNS_OP_g369(.A (u_req_gen_curr_sdr_addr[13]), .B
       (ADD_UNS_OP_n_24), .Y (ADD_UNS_OP_n_26));
  AOI2BB1XL ADD_UNS_OP_g370(.A0N (u_req_gen_curr_sdr_addr[12]), .A1N
       (ADD_UNS_OP_n_22), .B0 (ADD_UNS_OP_n_24), .Y (n_1553));
  AND2X1 ADD_UNS_OP_g371(.A (u_req_gen_curr_sdr_addr[12]), .B
       (ADD_UNS_OP_n_22), .Y (ADD_UNS_OP_n_24));
  AOI2BB1XL ADD_UNS_OP_g372(.A0N (u_req_gen_curr_sdr_addr[11]), .A1N
       (ADD_UNS_OP_n_20), .B0 (ADD_UNS_OP_n_22), .Y (n_1552));
  AND2X1 ADD_UNS_OP_g373(.A (u_req_gen_curr_sdr_addr[11]), .B
       (ADD_UNS_OP_n_20), .Y (ADD_UNS_OP_n_22));
  AOI2BB1XL ADD_UNS_OP_g374(.A0N (u_req_gen_curr_sdr_addr[10]), .A1N
       (ADD_UNS_OP_n_18), .B0 (ADD_UNS_OP_n_20), .Y (n_1551));
  AND2X1 ADD_UNS_OP_g375(.A (u_req_gen_curr_sdr_addr[10]), .B
       (ADD_UNS_OP_n_18), .Y (ADD_UNS_OP_n_20));
  AOI2BB1XL ADD_UNS_OP_g376(.A0N (u_req_gen_curr_sdr_addr[9]), .A1N
       (ADD_UNS_OP_n_16), .B0 (ADD_UNS_OP_n_18), .Y (n_1550));
  AND2X1 ADD_UNS_OP_g377(.A (u_req_gen_curr_sdr_addr[9]), .B
       (ADD_UNS_OP_n_16), .Y (ADD_UNS_OP_n_18));
  AOI2BB1XL ADD_UNS_OP_g378(.A0N (u_req_gen_curr_sdr_addr[8]), .A1N
       (ADD_UNS_OP_n_14), .B0 (ADD_UNS_OP_n_16), .Y (n_1549));
  AND2X1 ADD_UNS_OP_g379(.A (u_req_gen_curr_sdr_addr[8]), .B
       (ADD_UNS_OP_n_14), .Y (ADD_UNS_OP_n_16));
  AOI2BB1XL ADD_UNS_OP_g380(.A0N (u_req_gen_curr_sdr_addr[7]), .A1N
       (ADD_UNS_OP_n_13), .B0 (ADD_UNS_OP_n_14), .Y (n_1548));
  AND2X1 ADD_UNS_OP_g381(.A (u_req_gen_curr_sdr_addr[7]), .B
       (ADD_UNS_OP_n_13), .Y (ADD_UNS_OP_n_14));
  ADDFX1 ADD_UNS_OP_g382(.A (ADD_UNS_OP_n_10), .B (n_1597), .CI
       (u_req_gen_curr_sdr_addr[6]), .CO (ADD_UNS_OP_n_13), .S
       (n_1547));
  ADDFX1 ADD_UNS_OP_g383(.A (ADD_UNS_OP_n_8), .B (n_1596), .CI
       (u_req_gen_curr_sdr_addr[5]), .CO (ADD_UNS_OP_n_10), .S
       (n_1546));
  ADDFX1 ADD_UNS_OP_g384(.A (ADD_UNS_OP_n_6), .B (n_1595), .CI
       (u_req_gen_curr_sdr_addr[4]), .CO (ADD_UNS_OP_n_8), .S (n_1545));
  ADDFX1 ADD_UNS_OP_g385(.A (ADD_UNS_OP_n_4), .B (n_1594), .CI
       (u_req_gen_curr_sdr_addr[3]), .CO (ADD_UNS_OP_n_6), .S (n_1544));
  ADDFX1 ADD_UNS_OP_g386(.A (ADD_UNS_OP_n_2), .B (n_1593), .CI
       (u_req_gen_curr_sdr_addr[2]), .CO (ADD_UNS_OP_n_4), .S (n_1543));
  ADDFX1 ADD_UNS_OP_g387(.A (ADD_UNS_OP_n_0), .B (n_1592), .CI
       (u_req_gen_curr_sdr_addr[1]), .CO (ADD_UNS_OP_n_2), .S (n_1542));
  AOI2BB1XL ADD_UNS_OP_g388(.A0N (u_req_gen_curr_sdr_addr[0]), .A1N
       (n_1591), .B0 (ADD_UNS_OP_n_0), .Y (n_1541));
  AND2X1 ADD_UNS_OP_g389(.A (u_req_gen_curr_sdr_addr[0]), .B (n_1591),
       .Y (ADD_UNS_OP_n_0));
  AO21X1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g509(.A0
       (n_1608), .A1
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_31),
       .B0 (n_1580), .Y (n_1579));
  NOR2XL
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g510(.A
       (n_1608), .B
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_31),
       .Y (n_1580));
  ADDFX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g511(.A
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_28),
       .B (n_1607), .CI
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_7),
       .CO
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_31),
       .S (n_1578));
  ADDFX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g512(.A
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_26),
       .B (n_1606), .CI
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_4),
       .CO
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_28),
       .S (n_1577));
  ADDFX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g513(.A
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_24),
       .B (n_1605), .CI
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_8),
       .CO
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_26),
       .S (n_1576));
  XNOR2X1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g514(.A
       (n_1430), .B
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_23),
       .Y (n_1575));
  NOR2BX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g515(.AN
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_23),
       .B (n_1430), .Y
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_24));
  ADDFX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g516(.A
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_20),
       .B (n_1604), .CI
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_6),
       .CO
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_23),
       .S (n_1574));
  ADDFX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g517(.A
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_18),
       .B (n_1603), .CI
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_0),
       .CO
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_20),
       .S (n_1573));
  ADDFX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g518(.A
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_16),
       .B (n_1602), .CI
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_1),
       .CO
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_18),
       .S (n_1572));
  ADDFX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g519(.A
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_14),
       .B (n_1601), .CI
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_3),
       .CO
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_16),
       .S (n_1571));
  ADDFX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g520(.A
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_12),
       .B (n_1600), .CI
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_9),
       .CO
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_14),
       .S (n_1570));
  ADDFX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g521(.A
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_10),
       .B (n_1599), .CI
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_2),
       .CO
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_12),
       .S (n_1569));
  OAI21XL
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g522(.A0
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_5),
       .A1 (n_1581), .B0
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_10),
       .Y (n_1568));
  NAND2XL
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g523(.A
       (n_1581), .B
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_5),
       .Y
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_10));
  INVX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g524(.A
       (n_1583), .Y
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_9));
  INVX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g525(.A
       (n_1588), .Y
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_8));
  INVX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g526(.A
       (n_1590), .Y
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_7));
  INVX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g527(.A
       (n_1587), .Y
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_6));
  INVX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g528(.A
       (n_1598), .Y
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_5));
  INVX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g529(.A
       (n_1589), .Y
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_4));
  INVX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g530(.A
       (n_1584), .Y
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_3));
  INVX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g531(.A
       (n_1582), .Y
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_2));
  INVX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g532(.A
       (n_1585), .Y
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_1));
  INVX1
       SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_g533(.A
       (n_1586), .Y
       (SUB_UNS_OP6_Y_u_req_gen_sub_208_78_Y_u_req_gen_sub_208_38_Y_u_req_gen_sub_207_52_Y_u_req_gen_sub_206_59_n_0));
  XNOR2X1 dec_SUB_UNS_OP_g67(.A (dec_SUB_UNS_OP_n_5), .B
       (u_xfr_ctl_cntr1[3]), .Y (n_1676));
  OAI2BB1X1 dec_SUB_UNS_OP_g68(.A0N (u_xfr_ctl_cntr1[2]), .A1N
       (dec_SUB_UNS_OP_n_3), .B0 (dec_SUB_UNS_OP_n_5), .Y (n_1675));
  OR2X1 dec_SUB_UNS_OP_g69(.A (u_xfr_ctl_cntr1[2]), .B
       (dec_SUB_UNS_OP_n_3), .Y (dec_SUB_UNS_OP_n_5));
  OAI2BB1X1 dec_SUB_UNS_OP_g70(.A0N (u_xfr_ctl_cntr1[1]), .A1N
       (dec_SUB_UNS_OP_n_1), .B0 (dec_SUB_UNS_OP_n_3), .Y (n_1674));
  OR2X1 dec_SUB_UNS_OP_g71(.A (u_xfr_ctl_cntr1[1]), .B
       (dec_SUB_UNS_OP_n_1), .Y (dec_SUB_UNS_OP_n_3));
  OAI21XL dec_SUB_UNS_OP_g72(.A0 (dec_SUB_UNS_OP_n_0), .A1
       (u_xfr_ctl_n_1786), .B0 (dec_SUB_UNS_OP_n_1), .Y (n_1673));
  NAND2XL dec_SUB_UNS_OP_g73(.A (u_xfr_ctl_n_1786), .B
       (dec_SUB_UNS_OP_n_0), .Y (dec_SUB_UNS_OP_n_1));
  INVX1 dec_SUB_UNS_OP_g74(.A (u_xfr_ctl_cntr1[0]), .Y
       (dec_SUB_UNS_OP_n_0));
  XNOR2X1 dec_SUB_UNS_OP1_g67(.A (dec_SUB_UNS_OP1_n_5), .B
       (u_bank_ctl_bank1_fsm_timer0[3]), .Y (n_1634));
  OAI2BB1X1 dec_SUB_UNS_OP1_g68(.A0N (u_bank_ctl_bank1_fsm_timer0[2]),
       .A1N (dec_SUB_UNS_OP1_n_3), .B0 (dec_SUB_UNS_OP1_n_5), .Y
       (n_1633));
  OR2X1 dec_SUB_UNS_OP1_g69(.A (u_bank_ctl_bank1_fsm_timer0[2]), .B
       (dec_SUB_UNS_OP1_n_3), .Y (dec_SUB_UNS_OP1_n_5));
  OAI2BB1X1 dec_SUB_UNS_OP1_g70(.A0N (u_bank_ctl_bank1_fsm_timer0[1]),
       .A1N (dec_SUB_UNS_OP1_n_1), .B0 (dec_SUB_UNS_OP1_n_3), .Y
       (n_1632));
  OR2X1 dec_SUB_UNS_OP1_g71(.A (u_bank_ctl_bank1_fsm_timer0[1]), .B
       (dec_SUB_UNS_OP1_n_1), .Y (dec_SUB_UNS_OP1_n_3));
  OAI21XL dec_SUB_UNS_OP1_g72(.A0 (dec_SUB_UNS_OP1_n_0), .A1 (n_1427),
       .B0 (dec_SUB_UNS_OP1_n_1), .Y (n_1631));
  NAND2XL dec_SUB_UNS_OP1_g73(.A (n_1427), .B (dec_SUB_UNS_OP1_n_0), .Y
       (dec_SUB_UNS_OP1_n_1));
  INVX1 dec_SUB_UNS_OP1_g74(.A (u_bank_ctl_bank1_fsm_timer0[0]), .Y
       (dec_SUB_UNS_OP1_n_0));
  XNOR2X1 dec_SUB_UNS_OP2_g67(.A (dec_SUB_UNS_OP2_n_5), .B
       (u_bank_ctl_bank2_fsm_timer0[3]), .Y (n_1626));
  OAI2BB1X1 dec_SUB_UNS_OP2_g68(.A0N (u_bank_ctl_bank2_fsm_timer0[2]),
       .A1N (dec_SUB_UNS_OP2_n_3), .B0 (dec_SUB_UNS_OP2_n_5), .Y
       (n_1625));
  OR2X1 dec_SUB_UNS_OP2_g69(.A (u_bank_ctl_bank2_fsm_timer0[2]), .B
       (dec_SUB_UNS_OP2_n_3), .Y (dec_SUB_UNS_OP2_n_5));
  OAI2BB1X1 dec_SUB_UNS_OP2_g70(.A0N (u_bank_ctl_bank2_fsm_timer0[1]),
       .A1N (dec_SUB_UNS_OP2_n_1), .B0 (dec_SUB_UNS_OP2_n_3), .Y
       (n_1624));
  OR2X1 dec_SUB_UNS_OP2_g71(.A (u_bank_ctl_bank2_fsm_timer0[1]), .B
       (dec_SUB_UNS_OP2_n_1), .Y (dec_SUB_UNS_OP2_n_3));
  NAND2XL dec_SUB_UNS_OP2_g73(.A (n_1428), .B (dec_SUB_UNS_OP2_n_0), .Y
       (dec_SUB_UNS_OP2_n_1));
  INVX1 dec_SUB_UNS_OP2_g74(.A (u_bank_ctl_bank2_fsm_timer0[0]), .Y
       (dec_SUB_UNS_OP2_n_0));
  XNOR2X1 dec_SUB_UNS_OP3_g67(.A (dec_SUB_UNS_OP3_n_5), .B
       (u_bank_ctl_bank3_fsm_timer0[3]), .Y (n_1619));
  OAI2BB1X1 dec_SUB_UNS_OP3_g68(.A0N (u_bank_ctl_bank3_fsm_timer0[2]),
       .A1N (dec_SUB_UNS_OP3_n_3), .B0 (dec_SUB_UNS_OP3_n_5), .Y
       (n_1618));
  OR2X1 dec_SUB_UNS_OP3_g69(.A (u_bank_ctl_bank3_fsm_timer0[2]), .B
       (dec_SUB_UNS_OP3_n_3), .Y (dec_SUB_UNS_OP3_n_5));
  OAI2BB1X1 dec_SUB_UNS_OP3_g70(.A0N (u_bank_ctl_bank3_fsm_timer0[1]),
       .A1N (dec_SUB_UNS_OP3_n_1), .B0 (dec_SUB_UNS_OP3_n_3), .Y
       (n_1617));
  OR2X1 dec_SUB_UNS_OP3_g71(.A (u_bank_ctl_bank3_fsm_timer0[1]), .B
       (dec_SUB_UNS_OP3_n_1), .Y (dec_SUB_UNS_OP3_n_3));
  NAND2XL dec_SUB_UNS_OP3_g73(.A (n_1429), .B (dec_SUB_UNS_OP3_n_0), .Y
       (dec_SUB_UNS_OP3_n_1));
  INVX1 dec_SUB_UNS_OP3_g74(.A (u_bank_ctl_bank3_fsm_timer0[0]), .Y
       (dec_SUB_UNS_OP3_n_0));
  CLKXOR2X1 dec_SUB_UNS_OP4_g48(.A (dec_SUB_UNS_OP4_n_3), .B
       (u_bank_ctl_rank_cnt[2]), .Y (n_1614));
  AO21X1 dec_SUB_UNS_OP4_g49(.A0 (u_bank_ctl_rank_cnt[1]), .A1
       (dec_SUB_UNS_OP4_n_1), .B0 (dec_SUB_UNS_OP4_n_3), .Y (n_1613));
  NOR2XL dec_SUB_UNS_OP4_g50(.A (u_bank_ctl_rank_cnt[1]), .B
       (dec_SUB_UNS_OP4_n_1), .Y (dec_SUB_UNS_OP4_n_3));
  OAI21XL dec_SUB_UNS_OP4_g51(.A0 (dec_SUB_UNS_OP4_n_0), .A1 (n_1615),
       .B0 (dec_SUB_UNS_OP4_n_1), .Y (n_1612));
  NAND2XL dec_SUB_UNS_OP4_g52(.A (n_1615), .B (dec_SUB_UNS_OP4_n_0), .Y
       (dec_SUB_UNS_OP4_n_1));
  INVX1 dec_SUB_UNS_OP4_g53(.A (u_bank_ctl_rank_cnt[0]), .Y
       (dec_SUB_UNS_OP4_n_0));
  XNOR2X1 dec_SUB_UNS_OP834_g67(.A (dec_SUB_UNS_OP834_n_5), .B
       (u_bank_ctl_bank0_fsm_timer0[3]), .Y (n_1642));
  OAI2BB1X1 dec_SUB_UNS_OP834_g68(.A0N
       (u_bank_ctl_bank0_fsm_timer0[2]), .A1N (dec_SUB_UNS_OP834_n_3),
       .B0 (dec_SUB_UNS_OP834_n_5), .Y (n_1641));
  OR2X1 dec_SUB_UNS_OP834_g69(.A (u_bank_ctl_bank0_fsm_timer0[2]), .B
       (dec_SUB_UNS_OP834_n_3), .Y (dec_SUB_UNS_OP834_n_5));
  OAI2BB1X1 dec_SUB_UNS_OP834_g70(.A0N
       (u_bank_ctl_bank0_fsm_timer0[1]), .A1N (dec_SUB_UNS_OP834_n_1),
       .B0 (dec_SUB_UNS_OP834_n_3), .Y (n_1640));
  OR2X1 dec_SUB_UNS_OP834_g71(.A (u_bank_ctl_bank0_fsm_timer0[1]), .B
       (dec_SUB_UNS_OP834_n_1), .Y (dec_SUB_UNS_OP834_n_3));
  OAI21XL dec_SUB_UNS_OP834_g72(.A0 (dec_SUB_UNS_OP834_n_0), .A1
       (n_1426), .B0 (dec_SUB_UNS_OP834_n_1), .Y (n_1639));
  NAND2XL dec_SUB_UNS_OP834_g73(.A (n_1426), .B
       (dec_SUB_UNS_OP834_n_0), .Y (dec_SUB_UNS_OP834_n_1));
  INVX1 dec_SUB_UNS_OP834_g74(.A (u_bank_ctl_bank0_fsm_timer0[0]), .Y
       (dec_SUB_UNS_OP834_n_0));
  XNOR2X1 dec_u_bank_ctl_bank0_fsm_sub_210_41_g56(.A
       (dec_u_bank_ctl_bank0_fsm_sub_210_41_n_2), .B
       (u_bank_ctl_bank0_fsm_tras_cntr[3]), .Y (n_1645));
  OAI2BB1X1 dec_u_bank_ctl_bank0_fsm_sub_210_41_g57(.A0N
       (u_bank_ctl_bank0_fsm_tras_cntr[2]), .A1N
       (dec_u_bank_ctl_bank0_fsm_sub_210_41_n_0), .B0
       (dec_u_bank_ctl_bank0_fsm_sub_210_41_n_2), .Y (n_1644));
  OR2X1 dec_u_bank_ctl_bank0_fsm_sub_210_41_g58(.A
       (u_bank_ctl_bank0_fsm_tras_cntr[2]), .B
       (dec_u_bank_ctl_bank0_fsm_sub_210_41_n_0), .Y
       (dec_u_bank_ctl_bank0_fsm_sub_210_41_n_2));
  OAI2BB1X1 dec_u_bank_ctl_bank0_fsm_sub_210_41_g59(.A0N
       (u_bank_ctl_bank0_fsm_tras_cntr[1]), .A1N
       (u_bank_ctl_bank0_fsm_tras_cntr[0]), .B0
       (dec_u_bank_ctl_bank0_fsm_sub_210_41_n_0), .Y (n_1643));
  OR2X1 dec_u_bank_ctl_bank0_fsm_sub_210_41_g60(.A
       (u_bank_ctl_bank0_fsm_tras_cntr[1]), .B
       (u_bank_ctl_bank0_fsm_tras_cntr[0]), .Y
       (dec_u_bank_ctl_bank0_fsm_sub_210_41_n_0));
  XNOR2X1 dec_u_bank_ctl_bank1_fsm_sub_210_41_g56(.A
       (dec_u_bank_ctl_bank1_fsm_sub_210_41_n_2), .B
       (u_bank_ctl_bank1_fsm_tras_cntr[3]), .Y (n_1637));
  OAI2BB1X1 dec_u_bank_ctl_bank1_fsm_sub_210_41_g57(.A0N
       (u_bank_ctl_bank1_fsm_tras_cntr[2]), .A1N
       (dec_u_bank_ctl_bank1_fsm_sub_210_41_n_0), .B0
       (dec_u_bank_ctl_bank1_fsm_sub_210_41_n_2), .Y (n_1636));
  OR2X1 dec_u_bank_ctl_bank1_fsm_sub_210_41_g58(.A
       (u_bank_ctl_bank1_fsm_tras_cntr[2]), .B
       (dec_u_bank_ctl_bank1_fsm_sub_210_41_n_0), .Y
       (dec_u_bank_ctl_bank1_fsm_sub_210_41_n_2));
  OAI2BB1X1 dec_u_bank_ctl_bank1_fsm_sub_210_41_g59(.A0N
       (u_bank_ctl_bank1_fsm_tras_cntr[1]), .A1N
       (u_bank_ctl_bank1_fsm_tras_cntr[0]), .B0
       (dec_u_bank_ctl_bank1_fsm_sub_210_41_n_0), .Y (n_1635));
  OR2X1 dec_u_bank_ctl_bank1_fsm_sub_210_41_g60(.A
       (u_bank_ctl_bank1_fsm_tras_cntr[1]), .B
       (u_bank_ctl_bank1_fsm_tras_cntr[0]), .Y
       (dec_u_bank_ctl_bank1_fsm_sub_210_41_n_0));
  XNOR2X1 dec_u_bank_ctl_bank2_fsm_sub_210_41_g56(.A
       (dec_u_bank_ctl_bank2_fsm_sub_210_41_n_2), .B
       (u_bank_ctl_bank2_fsm_tras_cntr[3]), .Y (n_1629));
  OAI2BB1X1 dec_u_bank_ctl_bank2_fsm_sub_210_41_g57(.A0N
       (u_bank_ctl_bank2_fsm_tras_cntr[2]), .A1N
       (dec_u_bank_ctl_bank2_fsm_sub_210_41_n_0), .B0
       (dec_u_bank_ctl_bank2_fsm_sub_210_41_n_2), .Y (n_1628));
  OR2X1 dec_u_bank_ctl_bank2_fsm_sub_210_41_g58(.A
       (u_bank_ctl_bank2_fsm_tras_cntr[2]), .B
       (dec_u_bank_ctl_bank2_fsm_sub_210_41_n_0), .Y
       (dec_u_bank_ctl_bank2_fsm_sub_210_41_n_2));
  OAI2BB1X1 dec_u_bank_ctl_bank2_fsm_sub_210_41_g59(.A0N
       (u_bank_ctl_bank2_fsm_tras_cntr[1]), .A1N
       (u_bank_ctl_bank2_fsm_tras_cntr[0]), .B0
       (dec_u_bank_ctl_bank2_fsm_sub_210_41_n_0), .Y (n_1627));
  OR2X1 dec_u_bank_ctl_bank2_fsm_sub_210_41_g60(.A
       (u_bank_ctl_bank2_fsm_tras_cntr[1]), .B
       (u_bank_ctl_bank2_fsm_tras_cntr[0]), .Y
       (dec_u_bank_ctl_bank2_fsm_sub_210_41_n_0));
  XNOR2X1 dec_u_bank_ctl_bank3_fsm_sub_210_41_g56(.A
       (dec_u_bank_ctl_bank3_fsm_sub_210_41_n_2), .B
       (u_bank_ctl_bank3_fsm_tras_cntr[3]), .Y (n_1622));
  OAI2BB1X1 dec_u_bank_ctl_bank3_fsm_sub_210_41_g57(.A0N
       (u_bank_ctl_bank3_fsm_tras_cntr[2]), .A1N
       (dec_u_bank_ctl_bank3_fsm_sub_210_41_n_0), .B0
       (dec_u_bank_ctl_bank3_fsm_sub_210_41_n_2), .Y (n_1621));
  OR2X1 dec_u_bank_ctl_bank3_fsm_sub_210_41_g58(.A
       (u_bank_ctl_bank3_fsm_tras_cntr[2]), .B
       (dec_u_bank_ctl_bank3_fsm_sub_210_41_n_0), .Y
       (dec_u_bank_ctl_bank3_fsm_sub_210_41_n_2));
  OAI2BB1X1 dec_u_bank_ctl_bank3_fsm_sub_210_41_g59(.A0N
       (u_bank_ctl_bank3_fsm_tras_cntr[1]), .A1N
       (u_bank_ctl_bank3_fsm_tras_cntr[0]), .B0
       (dec_u_bank_ctl_bank3_fsm_sub_210_41_n_0), .Y (n_1620));
  OR2X1 dec_u_bank_ctl_bank3_fsm_sub_210_41_g60(.A
       (u_bank_ctl_bank3_fsm_tras_cntr[1]), .B
       (u_bank_ctl_bank3_fsm_tras_cntr[0]), .Y
       (dec_u_bank_ctl_bank3_fsm_sub_210_41_n_0));
  INVX1 dec_u_xfr_ctl_sub_281_31_g115(.A
       (dec_u_xfr_ctl_sub_281_31_n_12), .Y (n_1671));
  ADDHX1 dec_u_xfr_ctl_sub_281_31_g116(.A
       (dec_u_xfr_ctl_sub_281_31_n_0), .B
       (dec_u_xfr_ctl_sub_281_31_n_9), .CO (n_1672), .S
       (dec_u_xfr_ctl_sub_281_31_n_12));
  AO21X1 dec_u_xfr_ctl_sub_281_31_g117(.A0 (u_xfr_ctl_l_len[5]), .A1
       (dec_u_xfr_ctl_sub_281_31_n_7), .B0
       (dec_u_xfr_ctl_sub_281_31_n_9), .Y (n_1648));
  NOR2XL dec_u_xfr_ctl_sub_281_31_g118(.A (u_xfr_ctl_l_len[5]), .B
       (dec_u_xfr_ctl_sub_281_31_n_7), .Y
       (dec_u_xfr_ctl_sub_281_31_n_9));
  OAI2BB1X1 dec_u_xfr_ctl_sub_281_31_g119(.A0N (u_xfr_ctl_l_len[4]),
       .A1N (dec_u_xfr_ctl_sub_281_31_n_5), .B0
       (dec_u_xfr_ctl_sub_281_31_n_7), .Y (n_1670));
  OR2X1 dec_u_xfr_ctl_sub_281_31_g120(.A (u_xfr_ctl_l_len[4]), .B
       (dec_u_xfr_ctl_sub_281_31_n_5), .Y
       (dec_u_xfr_ctl_sub_281_31_n_7));
  OAI2BB1X1 dec_u_xfr_ctl_sub_281_31_g121(.A0N (u_xfr_ctl_l_len[3]),
       .A1N (dec_u_xfr_ctl_sub_281_31_n_3), .B0
       (dec_u_xfr_ctl_sub_281_31_n_5), .Y (n_1668));
  OR2X1 dec_u_xfr_ctl_sub_281_31_g122(.A (u_xfr_ctl_l_len[3]), .B
       (dec_u_xfr_ctl_sub_281_31_n_3), .Y
       (dec_u_xfr_ctl_sub_281_31_n_5));
  OAI2BB1X1 dec_u_xfr_ctl_sub_281_31_g123(.A0N (u_xfr_ctl_l_len[2]),
       .A1N (dec_u_xfr_ctl_sub_281_31_n_1), .B0
       (dec_u_xfr_ctl_sub_281_31_n_3), .Y (n_1647));
  OR2X1 dec_u_xfr_ctl_sub_281_31_g124(.A (u_xfr_ctl_l_len[2]), .B
       (dec_u_xfr_ctl_sub_281_31_n_1), .Y
       (dec_u_xfr_ctl_sub_281_31_n_3));
  OAI2BB1X1 dec_u_xfr_ctl_sub_281_31_g125(.A0N (u_xfr_ctl_l_len[1]),
       .A1N (u_xfr_ctl_l_len[0]), .B0 (dec_u_xfr_ctl_sub_281_31_n_1),
       .Y (n_1646));
  OR2X1 dec_u_xfr_ctl_sub_281_31_g126(.A (u_xfr_ctl_l_len[1]), .B
       (u_xfr_ctl_l_len[0]), .Y (dec_u_xfr_ctl_sub_281_31_n_1));
  INVX1 dec_u_xfr_ctl_sub_281_31_g127(.A (u_xfr_ctl_l_len[6]), .Y
       (dec_u_xfr_ctl_sub_281_31_n_0));
  XNOR2X1 dec_u_xfr_ctl_sub_616_23_g56(.A
       (dec_u_xfr_ctl_sub_616_23_n_2), .B (u_xfr_ctl_tmr0[3]), .Y
       (n_1652));
  OAI2BB1X1 dec_u_xfr_ctl_sub_616_23_g57(.A0N (u_xfr_ctl_tmr0[2]), .A1N
       (dec_u_xfr_ctl_sub_616_23_n_0), .B0
       (dec_u_xfr_ctl_sub_616_23_n_2), .Y (n_1677));
  OR2X1 dec_u_xfr_ctl_sub_616_23_g58(.A (u_xfr_ctl_tmr0[2]), .B
       (dec_u_xfr_ctl_sub_616_23_n_0), .Y
       (dec_u_xfr_ctl_sub_616_23_n_2));
  OAI2BB1X1 dec_u_xfr_ctl_sub_616_23_g59(.A0N (u_xfr_ctl_tmr0[1]), .A1N
       (u_xfr_ctl_tmr0[0]), .B0 (dec_u_xfr_ctl_sub_616_23_n_0), .Y
       (n_1651));
  OR2X1 dec_u_xfr_ctl_sub_616_23_g60(.A (u_xfr_ctl_tmr0[1]), .B
       (u_xfr_ctl_tmr0[0]), .Y (dec_u_xfr_ctl_sub_616_23_n_0));
  XNOR2X1 inc_ADD_UNS_OP_g30(.A (inc_ADD_UNS_OP_n_2), .B
       (u_xfr_ctl_rfsh_row_cnt[2]), .Y (n_1655));
  OA21X1 inc_ADD_UNS_OP_g31(.A0 (u_xfr_ctl_rfsh_row_cnt[1]), .A1
       (inc_ADD_UNS_OP_n_0), .B0 (inc_ADD_UNS_OP_n_2), .Y (n_1654));
  NAND2XL inc_ADD_UNS_OP_g32(.A (u_xfr_ctl_rfsh_row_cnt[1]), .B
       (inc_ADD_UNS_OP_n_0), .Y (inc_ADD_UNS_OP_n_2));
  AOI2BB1XL inc_ADD_UNS_OP_g33(.A0N (u_xfr_ctl_rfsh_row_cnt[0]), .A1N
       (n_1669), .B0 (inc_ADD_UNS_OP_n_0), .Y (n_1653));
  AND2X1 inc_ADD_UNS_OP_g34(.A (u_xfr_ctl_rfsh_row_cnt[0]), .B
       (n_1669), .Y (inc_ADD_UNS_OP_n_0));
  XNOR2X1 inc_ADD_UNS_OP8_g148(.A (inc_ADD_UNS_OP8_n_22), .B
       (u_xfr_ctl_xfr_caddr[12]), .Y (n_1527));
  XNOR2X1 inc_ADD_UNS_OP8_g149(.A (inc_ADD_UNS_OP8_n_18), .B
       (u_xfr_ctl_xfr_caddr[11]), .Y (n_1526));
  NAND2BXL inc_ADD_UNS_OP8_g150(.AN (inc_ADD_UNS_OP8_n_18), .B
       (u_xfr_ctl_xfr_caddr[11]), .Y (inc_ADD_UNS_OP8_n_22));
  XNOR2X1 inc_ADD_UNS_OP8_g151(.A (inc_ADD_UNS_OP8_n_15), .B
       (u_xfr_ctl_xfr_caddr[9]), .Y (n_1524));
  OA21X1 inc_ADD_UNS_OP8_g152(.A0 (u_xfr_ctl_xfr_caddr[10]), .A1
       (inc_ADD_UNS_OP8_n_14), .B0 (inc_ADD_UNS_OP8_n_18), .Y (n_1525));
  XNOR2X1 inc_ADD_UNS_OP8_g153(.A (inc_ADD_UNS_OP8_n_11), .B
       (u_xfr_ctl_xfr_caddr[7]), .Y (n_1522));
  NAND2XL inc_ADD_UNS_OP8_g154(.A (u_xfr_ctl_xfr_caddr[10]), .B
       (inc_ADD_UNS_OP8_n_14), .Y (inc_ADD_UNS_OP8_n_18));
  OA21X1 inc_ADD_UNS_OP8_g155(.A0 (u_xfr_ctl_xfr_caddr[8]), .A1
       (inc_ADD_UNS_OP8_n_13), .B0 (inc_ADD_UNS_OP8_n_15), .Y (n_1523));
  XNOR2X1 inc_ADD_UNS_OP8_g156(.A (inc_ADD_UNS_OP8_n_9), .B
       (u_xfr_ctl_xfr_caddr[5]), .Y (n_1520));
  NAND2XL inc_ADD_UNS_OP8_g157(.A (u_xfr_ctl_xfr_caddr[8]), .B
       (inc_ADD_UNS_OP8_n_13), .Y (inc_ADD_UNS_OP8_n_15));
  AND3XL inc_ADD_UNS_OP8_g158(.A (inc_ADD_UNS_OP8_n_13), .B
       (u_xfr_ctl_xfr_caddr[9]), .C (u_xfr_ctl_xfr_caddr[8]), .Y
       (inc_ADD_UNS_OP8_n_14));
  AND3XL inc_ADD_UNS_OP8_g159(.A (u_xfr_ctl_xfr_caddr[6]), .B
       (u_xfr_ctl_xfr_caddr[7]), .C (inc_ADD_UNS_OP8_n_8), .Y
       (inc_ADD_UNS_OP8_n_13));
  OA21X1 inc_ADD_UNS_OP8_g160(.A0 (u_xfr_ctl_xfr_caddr[6]), .A1
       (inc_ADD_UNS_OP8_n_8), .B0 (inc_ADD_UNS_OP8_n_11), .Y (n_1521));
  NAND2XL inc_ADD_UNS_OP8_g161(.A (u_xfr_ctl_xfr_caddr[6]), .B
       (inc_ADD_UNS_OP8_n_8), .Y (inc_ADD_UNS_OP8_n_11));
  OA21X1 inc_ADD_UNS_OP8_g162(.A0 (u_xfr_ctl_xfr_caddr[4]), .A1
       (inc_ADD_UNS_OP8_n_6), .B0 (inc_ADD_UNS_OP8_n_9), .Y (n_1519));
  NAND2XL inc_ADD_UNS_OP8_g163(.A (u_xfr_ctl_xfr_caddr[4]), .B
       (inc_ADD_UNS_OP8_n_6), .Y (inc_ADD_UNS_OP8_n_9));
  AND3XL inc_ADD_UNS_OP8_g164(.A (inc_ADD_UNS_OP8_n_6), .B
       (u_xfr_ctl_xfr_caddr[5]), .C (u_xfr_ctl_xfr_caddr[4]), .Y
       (inc_ADD_UNS_OP8_n_8));
  XNOR2X1 inc_ADD_UNS_OP8_g165(.A (inc_ADD_UNS_OP8_n_4), .B
       (u_xfr_ctl_xfr_caddr[3]), .Y (n_1518));
  NOR2BX1 inc_ADD_UNS_OP8_g166(.AN (u_xfr_ctl_xfr_caddr[3]), .B
       (inc_ADD_UNS_OP8_n_4), .Y (inc_ADD_UNS_OP8_n_6));
  XNOR2X1 inc_ADD_UNS_OP8_g167(.A (inc_ADD_UNS_OP8_n_2), .B
       (u_xfr_ctl_xfr_caddr[2]), .Y (n_1517));
  NAND2BXL inc_ADD_UNS_OP8_g168(.AN (inc_ADD_UNS_OP8_n_2), .B
       (u_xfr_ctl_xfr_caddr[2]), .Y (inc_ADD_UNS_OP8_n_4));
  OA21X1 inc_ADD_UNS_OP8_g169(.A0 (u_xfr_ctl_xfr_caddr[1]), .A1
       (inc_ADD_UNS_OP8_n_0), .B0 (inc_ADD_UNS_OP8_n_2), .Y (n_1516));
  NAND2XL inc_ADD_UNS_OP8_g170(.A (u_xfr_ctl_xfr_caddr[1]), .B
       (inc_ADD_UNS_OP8_n_0), .Y (inc_ADD_UNS_OP8_n_2));
  AOI2BB1XL inc_ADD_UNS_OP8_g171(.A0N (u_xfr_ctl_xfr_caddr[0]), .A1N
       (n_1528), .B0 (inc_ADD_UNS_OP8_n_0), .Y (n_1515));
  AND2X1 inc_ADD_UNS_OP8_g172(.A (u_xfr_ctl_xfr_caddr[0]), .B (n_1528),
       .Y (inc_ADD_UNS_OP8_n_0));
  XNOR2X1 inc_u_bank_ctl_add_340_57_g23(.A
       (inc_u_bank_ctl_add_340_57_n_0), .B (u_bank_ctl_rank_cnt[2]), .Y
       (n_1611));
  OA21X1 inc_u_bank_ctl_add_340_57_g24(.A0 (u_bank_ctl_rank_cnt[1]),
       .A1 (u_bank_ctl_rank_cnt[0]), .B0
       (inc_u_bank_ctl_add_340_57_n_0), .Y (n_1610));
  NAND2XL inc_u_bank_ctl_add_340_57_g25(.A (u_bank_ctl_rank_cnt[1]), .B
       (u_bank_ctl_rank_cnt[0]), .Y (inc_u_bank_ctl_add_340_57_n_0));
  CLKXOR2X1 inc_u_bs_convert_add_204_41_g21(.A
       (u_bs_convert_wr_xfr_count[1]), .B
       (u_bs_convert_wr_xfr_count[0]), .Y (n_1609));
  CLKXOR2X1 inc_u_bs_convert_add_212_43_g21(.A
       (u_bs_convert_rd_xfr_count[1]), .B
       (u_bs_convert_rd_xfr_count[0]), .Y (n_1514));
  XNOR2X1 inc_u_xfr_ctl_add_239_40_g145(.A
       (inc_u_xfr_ctl_add_239_40_n_20), .B (u_xfr_ctl_xfr_caddr[12]),
       .Y (n_1540));
  XNOR2X1 inc_u_xfr_ctl_add_239_40_g146(.A
       (inc_u_xfr_ctl_add_239_40_n_16), .B (u_xfr_ctl_xfr_caddr[11]),
       .Y (n_1539));
  NAND2BXL inc_u_xfr_ctl_add_239_40_g147(.AN
       (inc_u_xfr_ctl_add_239_40_n_16), .B (u_xfr_ctl_xfr_caddr[11]),
       .Y (inc_u_xfr_ctl_add_239_40_n_20));
  XNOR2X1 inc_u_xfr_ctl_add_239_40_g148(.A
       (inc_u_xfr_ctl_add_239_40_n_13), .B (u_xfr_ctl_xfr_caddr[9]), .Y
       (n_1537));
  OA21X1 inc_u_xfr_ctl_add_239_40_g149(.A0 (u_xfr_ctl_xfr_caddr[10]),
       .A1 (inc_u_xfr_ctl_add_239_40_n_12), .B0
       (inc_u_xfr_ctl_add_239_40_n_16), .Y (n_1538));
  XNOR2X1 inc_u_xfr_ctl_add_239_40_g150(.A
       (inc_u_xfr_ctl_add_239_40_n_8), .B (u_xfr_ctl_xfr_caddr[7]), .Y
       (n_1535));
  NAND2XL inc_u_xfr_ctl_add_239_40_g151(.A (u_xfr_ctl_xfr_caddr[10]),
       .B (inc_u_xfr_ctl_add_239_40_n_12), .Y
       (inc_u_xfr_ctl_add_239_40_n_16));
  OA21X1 inc_u_xfr_ctl_add_239_40_g152(.A0 (u_xfr_ctl_xfr_caddr[8]),
       .A1 (inc_u_xfr_ctl_add_239_40_n_11), .B0
       (inc_u_xfr_ctl_add_239_40_n_13), .Y (n_1536));
  XNOR2X1 inc_u_xfr_ctl_add_239_40_g153(.A
       (inc_u_xfr_ctl_add_239_40_n_6), .B (u_xfr_ctl_xfr_caddr[5]), .Y
       (n_1533));
  NAND2XL inc_u_xfr_ctl_add_239_40_g154(.A (u_xfr_ctl_xfr_caddr[8]), .B
       (inc_u_xfr_ctl_add_239_40_n_11), .Y
       (inc_u_xfr_ctl_add_239_40_n_13));
  AND3XL inc_u_xfr_ctl_add_239_40_g155(.A
       (inc_u_xfr_ctl_add_239_40_n_11), .B (u_xfr_ctl_xfr_caddr[9]), .C
       (u_xfr_ctl_xfr_caddr[8]), .Y (inc_u_xfr_ctl_add_239_40_n_12));
  AND3XL inc_u_xfr_ctl_add_239_40_g156(.A (u_xfr_ctl_xfr_caddr[6]), .B
       (u_xfr_ctl_xfr_caddr[7]), .C (inc_u_xfr_ctl_add_239_40_n_5), .Y
       (inc_u_xfr_ctl_add_239_40_n_11));
  OA21X1 inc_u_xfr_ctl_add_239_40_g157(.A0 (u_xfr_ctl_xfr_caddr[6]),
       .A1 (inc_u_xfr_ctl_add_239_40_n_5), .B0
       (inc_u_xfr_ctl_add_239_40_n_8), .Y (n_1534));
  XNOR2X1 inc_u_xfr_ctl_add_239_40_g158(.A
       (inc_u_xfr_ctl_add_239_40_n_2), .B (u_xfr_ctl_xfr_caddr[3]), .Y
       (n_1531));
  NAND2XL inc_u_xfr_ctl_add_239_40_g159(.A (u_xfr_ctl_xfr_caddr[6]), .B
       (inc_u_xfr_ctl_add_239_40_n_5), .Y
       (inc_u_xfr_ctl_add_239_40_n_8));
  OA21X1 inc_u_xfr_ctl_add_239_40_g160(.A0 (u_xfr_ctl_xfr_caddr[4]),
       .A1 (inc_u_xfr_ctl_add_239_40_n_4), .B0
       (inc_u_xfr_ctl_add_239_40_n_6), .Y (n_1532));
  NAND2XL inc_u_xfr_ctl_add_239_40_g161(.A (u_xfr_ctl_xfr_caddr[4]), .B
       (inc_u_xfr_ctl_add_239_40_n_4), .Y
       (inc_u_xfr_ctl_add_239_40_n_6));
  AND3XL inc_u_xfr_ctl_add_239_40_g162(.A
       (inc_u_xfr_ctl_add_239_40_n_4), .B (u_xfr_ctl_xfr_caddr[5]), .C
       (u_xfr_ctl_xfr_caddr[4]), .Y (inc_u_xfr_ctl_add_239_40_n_5));
  AND3XL inc_u_xfr_ctl_add_239_40_g163(.A (u_xfr_ctl_xfr_caddr[3]), .B
       (u_xfr_ctl_xfr_caddr[2]), .C (inc_u_xfr_ctl_add_239_40_n_0), .Y
       (inc_u_xfr_ctl_add_239_40_n_4));
  OA21X1 inc_u_xfr_ctl_add_239_40_g164(.A0 (u_xfr_ctl_xfr_caddr[2]),
       .A1 (inc_u_xfr_ctl_add_239_40_n_0), .B0
       (inc_u_xfr_ctl_add_239_40_n_2), .Y (n_1530));
  NAND2XL inc_u_xfr_ctl_add_239_40_g165(.A (u_xfr_ctl_xfr_caddr[2]), .B
       (inc_u_xfr_ctl_add_239_40_n_0), .Y
       (inc_u_xfr_ctl_add_239_40_n_2));
  AOI2BB1XL inc_u_xfr_ctl_add_239_40_g166(.A0N
       (u_xfr_ctl_xfr_caddr[1]), .A1N (u_xfr_ctl_xfr_caddr[0]), .B0
       (inc_u_xfr_ctl_add_239_40_n_0), .Y (n_1529));
  AND2X1 inc_u_xfr_ctl_add_239_40_g167(.A (u_xfr_ctl_xfr_caddr[1]), .B
       (u_xfr_ctl_xfr_caddr[0]), .Y (inc_u_xfr_ctl_add_239_40_n_0));
  XNOR2X1 inc_u_xfr_ctl_add_620_50_g133(.A
       (inc_u_xfr_ctl_add_620_50_n_17), .B (u_xfr_ctl_rfsh_timer[11]),
       .Y (n_1667));
  XNOR2X1 inc_u_xfr_ctl_add_620_50_g134(.A
       (inc_u_xfr_ctl_add_620_50_n_12), .B (u_xfr_ctl_rfsh_timer[9]),
       .Y (n_1665));
  OA21X1 inc_u_xfr_ctl_add_620_50_g135(.A0 (u_xfr_ctl_rfsh_timer[10]),
       .A1 (inc_u_xfr_ctl_add_620_50_n_14), .B0
       (inc_u_xfr_ctl_add_620_50_n_17), .Y (n_1666));
  NAND2XL inc_u_xfr_ctl_add_620_50_g136(.A (u_xfr_ctl_rfsh_timer[10]),
       .B (inc_u_xfr_ctl_add_620_50_n_14), .Y
       (inc_u_xfr_ctl_add_620_50_n_17));
  XNOR2X1 inc_u_xfr_ctl_add_620_50_g137(.A
       (inc_u_xfr_ctl_add_620_50_n_8), .B (u_xfr_ctl_rfsh_timer[7]), .Y
       (n_1663));
  OA21X1 inc_u_xfr_ctl_add_620_50_g138(.A0 (u_xfr_ctl_rfsh_timer[8]),
       .A1 (inc_u_xfr_ctl_add_620_50_n_11), .B0
       (inc_u_xfr_ctl_add_620_50_n_12), .Y (n_1664));
  AND3XL inc_u_xfr_ctl_add_620_50_g139(.A (u_xfr_ctl_rfsh_timer[9]), .B
       (u_xfr_ctl_rfsh_timer[8]), .C (inc_u_xfr_ctl_add_620_50_n_11),
       .Y (inc_u_xfr_ctl_add_620_50_n_14));
  XNOR2X1 inc_u_xfr_ctl_add_620_50_g140(.A
       (inc_u_xfr_ctl_add_620_50_n_6), .B (u_xfr_ctl_rfsh_timer[5]), .Y
       (n_1661));
  NAND2XL inc_u_xfr_ctl_add_620_50_g141(.A (u_xfr_ctl_rfsh_timer[8]),
       .B (inc_u_xfr_ctl_add_620_50_n_11), .Y
       (inc_u_xfr_ctl_add_620_50_n_12));
  AND3XL inc_u_xfr_ctl_add_620_50_g142(.A (u_xfr_ctl_rfsh_timer[6]), .B
       (u_xfr_ctl_rfsh_timer[7]), .C (inc_u_xfr_ctl_add_620_50_n_5), .Y
       (inc_u_xfr_ctl_add_620_50_n_11));
  OA21X1 inc_u_xfr_ctl_add_620_50_g143(.A0 (u_xfr_ctl_rfsh_timer[6]),
       .A1 (inc_u_xfr_ctl_add_620_50_n_5), .B0
       (inc_u_xfr_ctl_add_620_50_n_8), .Y (n_1662));
  XNOR2X1 inc_u_xfr_ctl_add_620_50_g144(.A
       (inc_u_xfr_ctl_add_620_50_n_2), .B (u_xfr_ctl_rfsh_timer[3]), .Y
       (n_1659));
  NAND2XL inc_u_xfr_ctl_add_620_50_g145(.A (u_xfr_ctl_rfsh_timer[6]),
       .B (inc_u_xfr_ctl_add_620_50_n_5), .Y
       (inc_u_xfr_ctl_add_620_50_n_8));
  OA21X1 inc_u_xfr_ctl_add_620_50_g146(.A0 (u_xfr_ctl_rfsh_timer[4]),
       .A1 (inc_u_xfr_ctl_add_620_50_n_4), .B0
       (inc_u_xfr_ctl_add_620_50_n_6), .Y (n_1660));
  NAND2XL inc_u_xfr_ctl_add_620_50_g147(.A (u_xfr_ctl_rfsh_timer[4]),
       .B (inc_u_xfr_ctl_add_620_50_n_4), .Y
       (inc_u_xfr_ctl_add_620_50_n_6));
  AND3XL inc_u_xfr_ctl_add_620_50_g148(.A
       (inc_u_xfr_ctl_add_620_50_n_4), .B (u_xfr_ctl_rfsh_timer[5]), .C
       (u_xfr_ctl_rfsh_timer[4]), .Y (inc_u_xfr_ctl_add_620_50_n_5));
  AND3XL inc_u_xfr_ctl_add_620_50_g149(.A (u_xfr_ctl_rfsh_timer[3]), .B
       (u_xfr_ctl_rfsh_timer[2]), .C (inc_u_xfr_ctl_add_620_50_n_0), .Y
       (inc_u_xfr_ctl_add_620_50_n_4));
  OA21X1 inc_u_xfr_ctl_add_620_50_g150(.A0 (u_xfr_ctl_rfsh_timer[2]),
       .A1 (inc_u_xfr_ctl_add_620_50_n_0), .B0
       (inc_u_xfr_ctl_add_620_50_n_2), .Y (n_1658));
  NAND2XL inc_u_xfr_ctl_add_620_50_g151(.A (u_xfr_ctl_rfsh_timer[2]),
       .B (inc_u_xfr_ctl_add_620_50_n_0), .Y
       (inc_u_xfr_ctl_add_620_50_n_2));
  AOI2BB1XL inc_u_xfr_ctl_add_620_50_g152(.A0N
       (u_xfr_ctl_rfsh_timer[1]), .A1N (u_xfr_ctl_rfsh_timer[0]), .B0
       (inc_u_xfr_ctl_add_620_50_n_0), .Y (n_1657));
  AND2X1 inc_u_xfr_ctl_add_620_50_g153(.A (u_xfr_ctl_rfsh_timer[1]), .B
       (u_xfr_ctl_rfsh_timer[0]), .Y (inc_u_xfr_ctl_add_620_50_n_0));
  AOI221X1 u_req_gen_gt_224_45_g195(.A0 (u_req_gen_gt_224_45_n_7), .A1
       (u_req_gen_gt_224_45_n_22), .B0 (n_1576), .B1
       (u_req_gen_gt_224_45_n_0), .C0 (n_1577), .Y
       (u_req_gen_gt_224_45_n_23));
  OAI22XL u_req_gen_gt_224_45_g196(.A0 (u_req_gen_gt_224_45_n_11), .A1
       (u_req_gen_gt_224_45_n_21), .B0 (u_req_gen_gt_224_45_n_5), .B1
       (n_1506), .Y (u_req_gen_gt_224_45_n_22));
  AOI22XL u_req_gen_gt_224_45_g197(.A0 (u_req_gen_gt_224_45_n_8), .A1
       (u_req_gen_gt_224_45_n_20), .B0 (n_1574), .B1
       (u_req_gen_gt_224_45_n_4), .Y (u_req_gen_gt_224_45_n_21));
  OAI22XL u_req_gen_gt_224_45_g198(.A0 (u_req_gen_gt_224_45_n_13), .A1
       (u_req_gen_gt_224_45_n_19), .B0 (u_req_gen_gt_224_45_n_6), .B1
       (n_1504), .Y (u_req_gen_gt_224_45_n_20));
  AOI22XL u_req_gen_gt_224_45_g199(.A0 (u_req_gen_gt_224_45_n_14), .A1
       (u_req_gen_gt_224_45_n_18), .B0 (n_1572), .B1
       (u_req_gen_gt_224_45_n_1), .Y (u_req_gen_gt_224_45_n_19));
  OAI22XL u_req_gen_gt_224_45_g200(.A0 (u_req_gen_gt_224_45_n_10), .A1
       (u_req_gen_gt_224_45_n_17), .B0 (u_req_gen_gt_224_45_n_3), .B1
       (n_1502), .Y (u_req_gen_gt_224_45_n_18));
  AOI22XL u_req_gen_gt_224_45_g201(.A0 (u_req_gen_gt_224_45_n_9), .A1
       (u_req_gen_gt_224_45_n_16), .B0 (n_1570), .B1
       (u_req_gen_gt_224_45_n_2), .Y (u_req_gen_gt_224_45_n_17));
  OAI21XL u_req_gen_gt_224_45_g202(.A0 (n_1500), .A1
       (u_req_gen_gt_224_45_n_12), .B0 (u_req_gen_gt_224_45_n_15), .Y
       (u_req_gen_gt_224_45_n_16));
  OAI2BB1X1 u_req_gen_gt_224_45_g203(.A0N (n_1500), .A1N
       (u_req_gen_gt_224_45_n_12), .B0 (n_1569), .Y
       (u_req_gen_gt_224_45_n_15));
  OR2X1 u_req_gen_gt_224_45_g204(.A (u_req_gen_gt_224_45_n_1), .B
       (n_1572), .Y (u_req_gen_gt_224_45_n_14));
  AND2X1 u_req_gen_gt_224_45_g205(.A (n_1504), .B
       (u_req_gen_gt_224_45_n_6), .Y (u_req_gen_gt_224_45_n_13));
  NOR2BX1 u_req_gen_gt_224_45_g206(.AN (n_1499), .B (n_1568), .Y
       (u_req_gen_gt_224_45_n_12));
  AND2X1 u_req_gen_gt_224_45_g207(.A (n_1506), .B
       (u_req_gen_gt_224_45_n_5), .Y (u_req_gen_gt_224_45_n_11));
  AND2X1 u_req_gen_gt_224_45_g208(.A (n_1502), .B
       (u_req_gen_gt_224_45_n_3), .Y (u_req_gen_gt_224_45_n_10));
  OR2X1 u_req_gen_gt_224_45_g209(.A (u_req_gen_gt_224_45_n_2), .B
       (n_1570), .Y (u_req_gen_gt_224_45_n_9));
  OR2X1 u_req_gen_gt_224_45_g210(.A (u_req_gen_gt_224_45_n_4), .B
       (n_1574), .Y (u_req_gen_gt_224_45_n_8));
  OR2X1 u_req_gen_gt_224_45_g211(.A (u_req_gen_gt_224_45_n_0), .B
       (n_1576), .Y (u_req_gen_gt_224_45_n_7));
  INVX1 u_req_gen_gt_224_45_g212(.A (n_1573), .Y
       (u_req_gen_gt_224_45_n_6));
  INVX1 u_req_gen_gt_224_45_g213(.A (n_1575), .Y
       (u_req_gen_gt_224_45_n_5));
  INVX1 u_req_gen_gt_224_45_g214(.A (n_1505), .Y
       (u_req_gen_gt_224_45_n_4));
  INVX1 u_req_gen_gt_224_45_g215(.A (n_1571), .Y
       (u_req_gen_gt_224_45_n_3));
  INVX1 u_req_gen_gt_224_45_g216(.A (n_1501), .Y
       (u_req_gen_gt_224_45_n_2));
  INVX1 u_req_gen_gt_224_45_g217(.A (n_1503), .Y
       (u_req_gen_gt_224_45_n_1));
  INVX1 u_req_gen_gt_224_45_g218(.A (n_1507), .Y
       (u_req_gen_gt_224_45_n_0));
  OAI22XL u_xfr_ctl_gte_631_35_g94(.A0 (u_xfr_ctl_gte_631_35_n_1), .A1
       (u_xfr_ctl_gte_631_35_n_4), .B0 (u_xfr_ctl_gte_631_35_n_0), .B1
       (cfg_sdr_rfmax[2]), .Y (u_xfr_ctl_n_748));
  AOI21XL u_xfr_ctl_gte_631_35_g95(.A0 (u_xfr_ctl_rfsh_row_cnt[1]), .A1
       (u_xfr_ctl_gte_631_35_n_2), .B0 (u_xfr_ctl_gte_631_35_n_3), .Y
       (u_xfr_ctl_gte_631_35_n_4));
  AOI2BB1XL u_xfr_ctl_gte_631_35_g96(.A0N (u_xfr_ctl_rfsh_row_cnt[1]),
       .A1N (u_xfr_ctl_gte_631_35_n_2), .B0 (cfg_sdr_rfmax[1]), .Y
       (u_xfr_ctl_gte_631_35_n_3));
  NAND2BXL u_xfr_ctl_gte_631_35_g97(.AN (u_xfr_ctl_rfsh_row_cnt[0]), .B
       (cfg_sdr_rfmax[0]), .Y (u_xfr_ctl_gte_631_35_n_2));
  AND2X1 u_xfr_ctl_gte_631_35_g98(.A (cfg_sdr_rfmax[2]), .B
       (u_xfr_ctl_gte_631_35_n_0), .Y (u_xfr_ctl_gte_631_35_n_1));
  INVX1 u_xfr_ctl_gte_631_35_g99(.A (u_xfr_ctl_rfsh_row_cnt[2]), .Y
       (u_xfr_ctl_gte_631_35_n_0));
  INVXL g25943(.A (u_xfr_ctl_l_wrap), .Y (n_1494));
  INVXL g25944(.A (u_xfr_ctl_xfr_caddr[1]), .Y (n_1656));
  INVXL g25945(.A (u_bank_ctl_bank2_fsm_n_742), .Y (n_142));
  INVXL g25946(.A (u_bank_ctl_bank0_fsm_n_742), .Y (n_3));
  INVXL g25947(.A (u_bank_ctl_bank1_fsm_n_742), .Y (n_4));
  INVXL g25948(.A (u_bank_ctl_bank3_fsm_n_742), .Y (n_140));
  CLKBUFX2 g25949(.A (n_306), .Y (n_493));
  INVXL g25950(.A (u_xfr_ctl_n_1780), .Y (n_305));
  INVXL g25951(.A (n_314), .Y (n_612));
  INVXL g25952(.A (dec_SUB_UNS_OP2_n_1), .Y (n_1623));
  INVXL g25953(.A (dec_SUB_UNS_OP3_n_1), .Y (n_1616));
  INVXL g25954(.A (n_149), .Y (n_494));
  INVXL g25955(.A (n_149), .Y (n_291));
  INVXL g25956(.A (n_1870), .Y (n_1154));
  INVXL g25957(.A (n_1869), .Y (n_1155));
  INVXL g25958(.A (n_1871), .Y (n_1156));
  INVXL g25959(.A (n_1872), .Y (n_1157));
  CLKBUFX2 g25960(.A (n_499), .Y (n_613));
  INVXL g25961(.A (n_153), .Y (n_315));
  CLKBUFX2 g25963(.A (u_req_gen_n_793), .Y (n_1395));
  CLKBUFX2 g25964(.A (n_1373), .Y (n_1385));
  INVXL g25965(.A (x2b_ack), .Y (n_166));
  NAND2X1 g2(.A (b2x_cmd[1]), .B (x2b_ack), .Y (n_1864));
  AOI32X1 g25966(.A0 (n_1400), .A1 (n_1272), .A2 (x2a_rdok), .B0
       (u_bs_convert_rd_xfr_count[1]), .B1 (n_1398), .Y (n_1865));
  NOR2X1 g25967(.A (n_1193), .B (n_46), .Y (n_1866));
  OAI22X1 g25968(.A0 (n_492), .A1 (n_929), .B0 (u_xfr_ctl_tmr0[0]), .B1
       (n_19), .Y (n_1867));
  NOR2X1 g25969(.A (x2b_ack), .B (n_949), .Y (n_1868));
  NAND2BX1 g25970(.AN (n_1513), .B (n_985), .Y (n_1869));
  NAND2BX1 g25971(.AN (n_1511), .B (n_984), .Y (n_1870));
  NAND2BX1 g25972(.AN (n_1512), .B (n_986), .Y (n_1871));
  NAND2BX1 g25973(.AN (n_1510), .B (n_987), .Y (n_1872));
  AOI22XL g25974(.A0 (app_wr_en_n[2]), .A1 (n_549), .B0
       (app_wr_en_n[1]), .B1 (n_368), .Y (n_1873));
  NAND2X1 g25975(.A (app_wr_en_n[0]), .B (n_366), .Y (n_1874));
  NAND2X1 g25976(.A (n_312), .B (n_535), .Y (n_1875));
  NOR2BX1 g25977(.AN (n_262), .B (n_46), .Y (n_1876));
  NOR2BX1 g25978(.AN (n_259), .B (n_46), .Y (n_1877));
  NAND2BX1 g25979(.AN (n_4), .B (u_bank_ctl_bank1_fsm_bank_st[1]), .Y
       (n_1878));
  NAND2BX1 g25980(.AN (n_3), .B (u_bank_ctl_bank0_fsm_bank_st[1]), .Y
       (n_1879));
  NAND2BX1 g25981(.AN (n_142), .B (u_bank_ctl_bank2_fsm_bank_st[1]), .Y
       (n_1880));
  NAND2BX1 g25982(.AN (n_140), .B (u_bank_ctl_bank3_fsm_bank_st[1]), .Y
       (n_1881));
  AND2X1 g25983(.A (reset_n), .B (n_153), .Y (n_1882));
  NOR2X1 g25984(.A (u_xfr_ctl_b2x_write), .B (u_xfr_ctl_n_685), .Y
       (n_1883));
  NOR2X1 g25985(.A (n_46), .B (n_426), .Y (n_1884));
  NOR2X1 g25986(.A (n_46), .B (n_437), .Y (n_1885));
  NAND2XL g25987(.A (n_367), .B (app_wr_en_n[3]), .Y (n_1886));
  NOR3BXL g25988(.AN (u_req_gen_gt_224_45_n_23), .B (n_1579), .C
       (n_1578), .Y (n_1887));
endmodule

module sdrc_top(cfg_sdr_width, cfg_colbits, wb_rst_i, wb_clk_i,
     wb_stb_i, wb_ack_o, wb_addr_i, wb_we_i, wb_dat_i, wb_sel_i,
     wb_dat_o, wb_cyc_i, wb_cti_i, sdram_clk, sdram_resetn, sdr_cs_n,
     sdr_cke, sdr_ras_n, sdr_cas_n, sdr_we_n, sdr_dqm, sdr_ba,
     sdr_addr, sdr_dq, sdr_init_done, cfg_req_depth, cfg_sdr_en,
     cfg_sdr_mode_reg, cfg_sdr_tras_d, cfg_sdr_trp_d, cfg_sdr_trcd_d,
     cfg_sdr_cas, cfg_sdr_trcar_d, cfg_sdr_twr_d, cfg_sdr_rfsh,
     cfg_sdr_rfmax);
  input [1:0] cfg_sdr_width, cfg_colbits, cfg_req_depth;
  input wb_rst_i, wb_clk_i, wb_stb_i, wb_we_i, wb_cyc_i, sdram_clk,
       sdram_resetn, cfg_sdr_en;
  input [25:0] wb_addr_i;
  input [31:0] wb_dat_i;
  input [3:0] wb_sel_i, cfg_sdr_tras_d, cfg_sdr_trp_d, cfg_sdr_trcd_d,
       cfg_sdr_trcar_d, cfg_sdr_twr_d;
  input [2:0] wb_cti_i, cfg_sdr_cas, cfg_sdr_rfmax;
  input [12:0] cfg_sdr_mode_reg;
  input [11:0] cfg_sdr_rfsh;
  output wb_ack_o, sdr_cs_n, sdr_cke, sdr_ras_n, sdr_cas_n, sdr_we_n,
       sdr_init_done;
  output [31:0] wb_dat_o;
  output [1:0] sdr_dqm, sdr_ba;
  output [12:0] sdr_addr;
  inout [15:0] sdr_dq;
  wire [1:0] cfg_sdr_width, cfg_colbits, cfg_req_depth;
  wire wb_rst_i, wb_clk_i, wb_stb_i, wb_we_i, wb_cyc_i, sdram_clk,
       sdram_resetn, cfg_sdr_en;
  wire [25:0] wb_addr_i;
  wire [31:0] wb_dat_i;
  wire [3:0] wb_sel_i, cfg_sdr_tras_d, cfg_sdr_trp_d, cfg_sdr_trcd_d,
       cfg_sdr_trcar_d, cfg_sdr_twr_d;
  wire [2:0] wb_cti_i, cfg_sdr_cas, cfg_sdr_rfmax;
  wire [12:0] cfg_sdr_mode_reg;
  wire [11:0] cfg_sdr_rfsh;
  wire wb_ack_o, sdr_cs_n, sdr_cke, sdr_ras_n, sdr_cas_n, sdr_we_n,
       sdr_init_done;
  wire [31:0] wb_dat_o;
  wire [1:0] sdr_dqm, sdr_ba;
  wire [12:0] sdr_addr;
  wire [15:0] sdr_dq;
  wire [25:0] app_req_addr;
  wire [8:0] app_req_len;
  wire [31:0] app_wr_data;
  wire [3:0] app_wr_en_n;
  wire [31:0] app_rd_data;
  wire [15:0] sdr_dout;
  wire [1:0] sdr_den_n;
  wire UNCONNECTED_HIER_Z, UNCONNECTED_HIER_Z0, UNCONNECTED_HIER_Z1,
       UNCONNECTED_HIER_Z2, UNCONNECTED_HIER_Z3, UNCONNECTED_HIER_Z4,
       app_busy_n, app_last_rd;
  wire app_last_wr, app_rd_valid, app_req, app_req_ack, app_req_wr_n,
       app_wr_next_req, n_0;
  sdrc_core_SDR_DW16_SDR_BW2 u_sdrc_core(.clk (sdram_clk), .pad_clk
       (sdram_clk), .reset_n (sdram_resetn), .sdr_width
       (cfg_sdr_width), .cfg_colbits (cfg_colbits), .app_req (app_req),
       .app_req_addr (app_req_addr), .app_req_len (app_req_len),
       .app_req_wrap (UNCONNECTED_HIER_Z), .app_req_wr_n
       (app_req_wr_n), .app_req_ack (app_req_ack), .cfg_req_depth
       (cfg_req_depth), .app_wr_data (app_wr_data), .app_wr_en_n
       (app_wr_en_n), .app_last_wr (app_last_wr), .app_rd_data
       (app_rd_data), .app_rd_valid (app_rd_valid), .app_last_rd
       (app_last_rd), .app_wr_next_req (app_wr_next_req),
       .sdr_init_done (sdr_init_done), .app_req_dma_last
       (UNCONNECTED_HIER_Z0), .sdr_cs_n (sdr_cs_n), .sdr_cke (sdr_cke),
       .sdr_ras_n (sdr_ras_n), .sdr_cas_n (sdr_cas_n), .sdr_we_n
       (sdr_we_n), .sdr_dqm (sdr_dqm), .sdr_ba (sdr_ba), .sdr_addr
       (sdr_addr), .pad_sdr_din (sdr_dq), .sdr_dout (sdr_dout),
       .sdr_den_n (sdr_den_n), .cfg_sdr_en (cfg_sdr_en),
       .cfg_sdr_mode_reg (cfg_sdr_mode_reg), .cfg_sdr_tras_d
       (cfg_sdr_tras_d), .cfg_sdr_trp_d (cfg_sdr_trp_d),
       .cfg_sdr_trcd_d (cfg_sdr_trcd_d), .cfg_sdr_cas (cfg_sdr_cas),
       .cfg_sdr_trcar_d (cfg_sdr_trcar_d), .cfg_sdr_twr_d
       ({UNCONNECTED_HIER_Z4, UNCONNECTED_HIER_Z3, UNCONNECTED_HIER_Z2,
       UNCONNECTED_HIER_Z1}), .cfg_sdr_rfsh (cfg_sdr_rfsh),
       .cfg_sdr_rfmax (cfg_sdr_rfmax));
  wb2sdrc_dw32_tw8_bl9 u_wb2sdrc(.wb_rst_i (wb_rst_i), .wb_clk_i
       (wb_clk_i), .wb_stb_i (wb_stb_i), .wb_ack_o (wb_ack_o),
       .wb_addr_i (wb_addr_i), .wb_we_i (wb_we_i), .wb_dat_i
       (wb_dat_i), .wb_sel_i (wb_sel_i), .wb_dat_o (wb_dat_o),
       .wb_cyc_i (wb_cyc_i), .wb_cti_i (wb_cti_i), .sdram_clk
       (sdram_clk), .sdram_resetn (sdram_resetn), .sdr_req (app_req),
       .sdr_req_addr (app_req_addr), .sdr_req_len (app_req_len),
       .sdr_req_wr_n (app_req_wr_n), .sdr_req_ack (app_req_ack),
       .sdr_busy_n (app_busy_n), .sdr_wr_en_n (app_wr_en_n),
       .sdr_wr_next (app_wr_next_req), .sdr_rd_valid (app_rd_valid),
       .sdr_last_rd (app_last_rd), .sdr_wr_data (app_wr_data),
       .sdr_rd_data (app_rd_data));
  TBUFX1 g16(.A (sdr_dout[0]), .OE (n_0), .Y (sdr_dq[0]));
  TBUFX1 g40(.A (sdr_dout[13]), .OE (n_0), .Y (sdr_dq[13]));
  TBUFX1 g7(.A (sdr_dout[9]), .OE (n_0), .Y (sdr_dq[9]));
  TBUFX1 g15(.A (sdr_dout[1]), .OE (n_0), .Y (sdr_dq[1]));
  TBUFX1 g39(.A (sdr_dout[15]), .OE (n_0), .Y (sdr_dq[15]));
  TBUFX1 g8(.A (sdr_dout[8]), .OE (n_0), .Y (sdr_dq[8]));
  TBUFX1 g4(.A (sdr_dout[12]), .OE (n_0), .Y (sdr_dq[12]));
  TBUFX1 g9(.A (sdr_dout[7]), .OE (n_0), .Y (sdr_dq[7]));
  TBUFX1 g12(.A (sdr_dout[4]), .OE (n_0), .Y (sdr_dq[4]));
  TBUFX1 g2(.A (sdr_dout[14]), .OE (n_0), .Y (sdr_dq[14]));
  TBUFX1 g5(.A (sdr_dout[11]), .OE (n_0), .Y (sdr_dq[11]));
  TBUFX1 g11(.A (sdr_dout[5]), .OE (n_0), .Y (sdr_dq[5]));
  TBUFX1 g10(.A (sdr_dout[6]), .OE (n_0), .Y (sdr_dq[6]));
  TBUFX1 g6(.A (sdr_dout[10]), .OE (n_0), .Y (sdr_dq[10]));
  TBUFX1 g13(.A (sdr_dout[3]), .OE (n_0), .Y (sdr_dq[3]));
  TBUFX1 g14(.A (sdr_dout[2]), .OE (n_0), .Y (sdr_dq[2]));
  NAND2X2 g42(.A (sdr_den_n[1]), .B (sdr_den_n[0]), .Y (n_0));
endmodule

