// Seed: 2204712022
module module_0;
  assign id_1 = 1;
  wand id_2;
  assign id_1 = {id_1{id_2}} - 1;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input  logic id_2
);
  assign id_1 = id_2;
  assign id_0 = 1'b0;
  always begin : id_4
    return 1 + id_4;
    id_4 = id_4;
    if (1) @(id_4) id_1 <= id_2;
    begin
      id_1 <= id_4;
    end
    id_0 <= id_4;
    id_1 <= id_2;
    id_0 <= 1'h0 !== id_2;
  end
  assign id_1 = 1;
  module_0();
  logic id_5;
  assign id_1 = id_5;
endmodule
