$date
	Wed Mar 17 20:03:34 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module cpu_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module micpu $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # z $end
$var wire 1 $ wez $end
$var wire 1 % we3 $end
$var wire 1 & s_stack $end
$var wire 2 ' s_inm [1:0] $end
$var wire 1 ( s_inc $end
$var wire 1 ) push $end
$var wire 1 * pop $end
$var wire 6 + opcode [5:0] $end
$var wire 3 , op_alu [2:0] $end
$scope module camino_datos $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 8 - salida_io [7:0] $end
$var wire 8 . salida_memoria_datos [7:0] $end
$var wire 1 # z $end
$var wire 1 $ wez $end
$var wire 1 % we3 $end
$var wire 10 / salida_sumador [9:0] $end
$var wire 10 0 salida_pila [9:0] $end
$var wire 10 1 salida_mux_stack [9:0] $end
$var wire 8 2 salida_mux_inm [7:0] $end
$var wire 10 3 salida_mux_inc [9:0] $end
$var wire 16 4 salida_memoria_programa [15:0] $end
$var wire 10 5 salida_contador_programa [9:0] $end
$var wire 8 6 salida_alu [7:0] $end
$var wire 1 & s_stack $end
$var wire 2 7 s_inm [1:0] $end
$var wire 1 ( s_inc $end
$var wire 8 8 rd2 [7:0] $end
$var wire 8 9 rd1 [7:0] $end
$var wire 1 ) pushsignal $end
$var wire 1 * popsignal $end
$var wire 6 : opcode [5:0] $end
$var wire 3 ; op_alu [2:0] $end
$var wire 1 < entrada_ffz $end
$scope module banco_registros $end
$var wire 1 ! clk $end
$var wire 4 = ra1 [3:0] $end
$var wire 4 > ra2 [3:0] $end
$var wire 4 ? wa3 [3:0] $end
$var wire 1 % we3 $end
$var wire 8 @ wd3 [7:0] $end
$var wire 8 A rd2 [7:0] $end
$var wire 8 B rd1 [7:0] $end
$upscope $end
$scope module contador_programa $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 10 C d [9:0] $end
$var reg 10 D q [9:0] $end
$upscope $end
$scope module ffz $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 < d $end
$var wire 1 $ carga $end
$var reg 1 # q $end
$upscope $end
$scope module inc $end
$var wire 10 E d0 [9:0] $end
$var wire 10 F y [9:0] $end
$var wire 1 ( s $end
$var wire 10 G d1 [9:0] $end
$upscope $end
$scope module inm $end
$var wire 8 H d1 [7:0] $end
$var wire 8 I d2 [7:0] $end
$var wire 8 J d3 [7:0] $end
$var wire 2 K s [1:0] $end
$var wire 8 L d0 [7:0] $end
$var reg 8 M y [7:0] $end
$upscope $end
$scope module memoria_programa $end
$var wire 10 N a [9:0] $end
$var wire 1 ! clk $end
$var wire 16 O rd [15:0] $end
$upscope $end
$scope module mux_stack $end
$var wire 10 P d0 [9:0] $end
$var wire 10 Q y [9:0] $end
$var wire 1 & s $end
$var wire 10 R d1 [9:0] $end
$upscope $end
$scope module pila $end
$var wire 1 ! clk $end
$var wire 10 S push [9:0] $end
$var wire 1 " reset $end
$var wire 1 ) pushsignal $end
$var wire 1 * popsignal $end
$var reg 10 T pop [9:0] $end
$var reg 3 U stack_pointer [2:0] $end
$upscope $end
$scope module sumador $end
$var wire 10 V a [9:0] $end
$var wire 10 W b [9:0] $end
$var wire 10 X y [9:0] $end
$upscope $end
$scope module unidad_alu $end
$var wire 8 Y a [7:0] $end
$var wire 8 Z b [7:0] $end
$var wire 8 [ y [7:0] $end
$var wire 1 < zero $end
$var wire 3 \ op_alu [2:0] $end
$var reg 8 ] s [7:0] $end
$upscope $end
$upscope $end
$scope module unidad_control $end
$var wire 6 ^ opcode [5:0] $end
$var wire 1 # z $end
$var reg 3 _ op_alu [2:0] $end
$var reg 1 * pop $end
$var reg 1 ) push $end
$var reg 1 ( s_inc $end
$var reg 2 ` s_inm [1:0] $end
$var reg 1 & s_stack $end
$var reg 1 % we3 $end
$var reg 1 $ wez $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 `
b10 _
b1000 ^
b100 ]
b10 \
b100 [
b11 Z
b1 Y
b1 X
b0 W
b1 V
b0 U
bx T
b0 S
bx R
b1 Q
b1 P
b10001000110111 O
b0 N
b100 M
b100 L
b0 K
bz J
bz I
b100011 H
b1 G
b1 F
b1000110111 E
b0 D
b1 C
b1 B
b11 A
b100 @
b111 ?
b11 >
b10 =
0<
b10 ;
b1000 :
b1 9
b11 8
b0 7
b100 6
b0 5
b10001000110111 4
b1 3
b100 2
b1 1
bx 0
b1 /
bz .
bz -
b10 ,
b1000 +
0*
0)
1(
b0 '
0&
1%
1$
0#
1"
1!
$end
#1000
0"
#3000
0!
#6000
b0 2
b0 @
b0 M
1<
b0 6
b0 L
b0 [
b0 ]
b1 U
b0 8
b0 A
b0 Z
b0 9
b0 B
b0 Y
0$
0%
1)
b10 1
b10 C
b10 Q
b0 H
b0 ?
b0 >
b0 =
b111000 +
b111000 :
b111000 ^
b0 E
b10 3
b10 F
b10 P
b1110000000000000 4
b1110000000000000 O
b10 /
b10 G
b10 X
b1 5
b1 D
b1 N
b1 S
b1 W
1!
#9000
0!
#12000
b11 2
b11 @
b11 M
0<
b11 6
b11 L
b11 [
b11 ]
b11 8
b11 A
b11 Z
0)
1%
b1 '
b1 7
b1 K
b1 `
b11 1
b11 C
b11 Q
b11 H
b1 ?
b11 >
b100000 +
b100000 :
b100000 ^
b110001 E
b11 3
b11 F
b11 P
b1000000000110001 4
b1000000000110001 O
b11 /
b11 G
b11 X
b10 5
b10 D
b10 N
b10 S
b10 W
1!
#15000
0!
#18000
b1000001 2
b1000001 @
b1000001 M
b100 1
b100 C
b100 Q
b1000001 H
b111 ?
b1 >
b100 =
b110001 +
b110001 :
b110001 ^
b10111 E
b100 3
b100 F
b100 P
b1100010000010111 4
b1100010000010111 O
b100 /
b100 G
b100 X
b11 5
b11 D
b11 N
b11 S
b11 W
1!
#21000
0!
#24000
b0 2
b0 @
b0 M
1<
b0 6
b0 L
b0 [
b0 ]
b10 U
b0 8
b0 A
b0 Z
0%
1)
b101 1
b101 C
b101 Q
b0 H
b0 ?
b0 >
b0 =
b111000 +
b111000 :
b111000 ^
b0 E
b101 3
b101 F
b101 P
b1110000000000000 4
b1110000000000000 O
b101 /
b101 G
b101 X
b100 5
b100 D
b100 N
b100 S
b100 W
1!
#27000
0!
#30000
b1000001 2
b1000001 @
b1000001 M
0<
b11 6
b11 L
b11 [
b11 ]
b11 8
b11 A
b11 Z
0)
b110 1
b110 C
b110 Q
b1000001 H
b111 ?
b1 >
b100 =
b110001 +
b110001 :
b110001 ^
b10111 E
b110 3
b110 F
b110 P
b1100010000010111 4
b1100010000010111 O
b110 /
b110 G
b110 X
b101 5
b101 D
b101 N
b101 S
b101 W
1!
#33000
0!
#36000
b0 2
b0 @
b0 M
1<
b0 6
b0 L
b0 [
b0 ]
b11 U
b0 8
b0 A
b0 Z
1)
b111 1
b111 C
b111 Q
b0 H
b0 ?
b0 >
b0 =
b111000 +
b111000 :
b111000 ^
b0 E
b111 3
b111 F
b111 P
b1110000000000000 4
b1110000000000000 O
b111 /
b111 G
b111 X
b110 5
b110 D
b110 N
b110 S
b110 W
1!
#39000
0!
#42000
b1000001 2
b1000001 @
b1000001 M
0<
b11 6
b11 L
b11 [
b11 ]
b11 8
b11 A
b11 Z
0)
b1000 1
b1000 C
b1000 Q
b1000001 H
b111 ?
b1 >
b100 =
b110001 +
b110001 :
b110001 ^
b10111 E
b1000 3
b1000 F
b1000 P
b1100010000010111 4
b1100010000010111 O
b1000 /
b1000 G
b1000 X
b111 5
b111 D
b111 N
b111 S
b111 W
1!
#45000
0!
#48000
b0 2
b0 @
b0 M
1<
b0 6
b0 L
b0 [
b0 ]
b110 0
b110 R
b110 T
b10 U
b0 8
b0 A
b0 Z
1*
1&
0(
b110 1
b110 C
b110 Q
b0 H
b0 ?
b0 >
b0 =
b111100 +
b111100 :
b111100 ^
b0 E
b0 3
b0 F
b0 P
b1111000000000000 4
b1111000000000000 O
b1001 /
b1001 G
b1001 X
b1000 5
b1000 D
b1000 N
b1000 S
b1000 W
1!
#51000
0!
#54000
b11 U
b111 1
b111 C
b111 Q
b111 3
b111 F
b111 P
0*
1)
0&
1(
b111000 +
b111000 :
b111000 ^
b1110000000000000 4
b1110000000000000 O
b111 /
b111 G
b111 X
b110 5
b110 D
b110 N
b110 S
b110 W
1!
