/// Auto-generated register definitions for DMAC
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::dmac {

// ============================================================================
// DMAC - DMA Controller
// Base Address: 0x400C4000
// ============================================================================

/// DMAC Register Structure
struct DMAC_Registers {

    /// DMAC Global Configuration Register
    /// Offset: 0x0000
    /// Reset value: 0x00000010
    /// Access: read-write
    volatile uint32_t GCFG;

    /// DMAC Enable Register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EN;

    /// DMAC Software Single Request Register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SREQ;

    /// DMAC Software Chunk Transfer Request Register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CREQ;

    /// DMAC Software Last Transfer Flag Register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t LAST;
    uint8_t RESERVED_0014[4]; ///< Reserved

    /// DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register.
    /// Offset: 0x0018
    /// Access: write-only
    volatile uint32_t EBCIER;

    /// DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register.
    /// Offset: 0x001C
    /// Access: write-only
    volatile uint32_t EBCIDR;

    /// DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register.
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t EBCIMR;

    /// DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register.
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t EBCISR;

    /// DMAC Channel Handler Enable Register
    /// Offset: 0x0028
    /// Access: write-only
    volatile uint32_t CHER;

    /// DMAC Channel Handler Disable Register
    /// Offset: 0x002C
    /// Access: write-only
    volatile uint32_t CHDR;

    /// DMAC Channel Handler Status Register
    /// Offset: 0x0030
    /// Reset value: 0x00FF0000
    /// Access: read-only
    volatile uint32_t CHSR;
    uint8_t RESERVED_0034[8]; ///< Reserved

    /// DMAC Channel Source Address Register (ch_num = 0)
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SADDR0;

    /// DMAC Channel Destination Address Register (ch_num = 0)
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DADDR0;

    /// DMAC Channel Descriptor Address Register (ch_num = 0)
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DSCR0;

    /// DMAC Channel Control A Register (ch_num = 0)
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CTRLA0;

    /// DMAC Channel Control B Register (ch_num = 0)
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CTRLB0;

    /// DMAC Channel Configuration Register (ch_num = 0)
    /// Offset: 0x0050
    /// Reset value: 0x01000000
    /// Access: read-write
    volatile uint32_t CFG0;
    uint8_t RESERVED_0054[16]; ///< Reserved

    /// DMAC Channel Source Address Register (ch_num = 1)
    /// Offset: 0x0064
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SADDR1;

    /// DMAC Channel Destination Address Register (ch_num = 1)
    /// Offset: 0x0068
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DADDR1;

    /// DMAC Channel Descriptor Address Register (ch_num = 1)
    /// Offset: 0x006C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DSCR1;

    /// DMAC Channel Control A Register (ch_num = 1)
    /// Offset: 0x0070
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CTRLA1;

    /// DMAC Channel Control B Register (ch_num = 1)
    /// Offset: 0x0074
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CTRLB1;

    /// DMAC Channel Configuration Register (ch_num = 1)
    /// Offset: 0x0078
    /// Reset value: 0x01000000
    /// Access: read-write
    volatile uint32_t CFG1;
    uint8_t RESERVED_007C[16]; ///< Reserved

    /// DMAC Channel Source Address Register (ch_num = 2)
    /// Offset: 0x008C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SADDR2;

    /// DMAC Channel Destination Address Register (ch_num = 2)
    /// Offset: 0x0090
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DADDR2;

    /// DMAC Channel Descriptor Address Register (ch_num = 2)
    /// Offset: 0x0094
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DSCR2;

    /// DMAC Channel Control A Register (ch_num = 2)
    /// Offset: 0x0098
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CTRLA2;

    /// DMAC Channel Control B Register (ch_num = 2)
    /// Offset: 0x009C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CTRLB2;

    /// DMAC Channel Configuration Register (ch_num = 2)
    /// Offset: 0x00A0
    /// Reset value: 0x01000000
    /// Access: read-write
    volatile uint32_t CFG2;
    uint8_t RESERVED_00A4[16]; ///< Reserved

    /// DMAC Channel Source Address Register (ch_num = 3)
    /// Offset: 0x00B4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SADDR3;

    /// DMAC Channel Destination Address Register (ch_num = 3)
    /// Offset: 0x00B8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DADDR3;

    /// DMAC Channel Descriptor Address Register (ch_num = 3)
    /// Offset: 0x00BC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DSCR3;

    /// DMAC Channel Control A Register (ch_num = 3)
    /// Offset: 0x00C0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CTRLA3;

    /// DMAC Channel Control B Register (ch_num = 3)
    /// Offset: 0x00C4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CTRLB3;

    /// DMAC Channel Configuration Register (ch_num = 3)
    /// Offset: 0x00C8
    /// Reset value: 0x01000000
    /// Access: read-write
    volatile uint32_t CFG3;
    uint8_t RESERVED_00CC[16]; ///< Reserved

    /// DMAC Channel Source Address Register (ch_num = 4)
    /// Offset: 0x00DC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SADDR4;

    /// DMAC Channel Destination Address Register (ch_num = 4)
    /// Offset: 0x00E0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DADDR4;

    /// DMAC Channel Descriptor Address Register (ch_num = 4)
    /// Offset: 0x00E4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DSCR4;

    /// DMAC Channel Control A Register (ch_num = 4)
    /// Offset: 0x00E8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CTRLA4;

    /// DMAC Channel Control B Register (ch_num = 4)
    /// Offset: 0x00EC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CTRLB4;

    /// DMAC Channel Configuration Register (ch_num = 4)
    /// Offset: 0x00F0
    /// Reset value: 0x01000000
    /// Access: read-write
    volatile uint32_t CFG4;
    uint8_t RESERVED_00F4[16]; ///< Reserved

    /// DMAC Channel Source Address Register (ch_num = 5)
    /// Offset: 0x0104
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SADDR5;

    /// DMAC Channel Destination Address Register (ch_num = 5)
    /// Offset: 0x0108
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DADDR5;

    /// DMAC Channel Descriptor Address Register (ch_num = 5)
    /// Offset: 0x010C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DSCR5;

    /// DMAC Channel Control A Register (ch_num = 5)
    /// Offset: 0x0110
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CTRLA5;

    /// DMAC Channel Control B Register (ch_num = 5)
    /// Offset: 0x0114
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CTRLB5;

    /// DMAC Channel Configuration Register (ch_num = 5)
    /// Offset: 0x0118
    /// Reset value: 0x01000000
    /// Access: read-write
    volatile uint32_t CFG5;
    uint8_t RESERVED_011C[200]; ///< Reserved

    /// DMAC Write Protect Mode Register
    /// Offset: 0x01E4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t WPMR;

    /// DMAC Write Protect Status Register
    /// Offset: 0x01E8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t WPSR;
};

static_assert(sizeof(DMAC_Registers) >= 492, "DMAC_Registers size mismatch");

/// DMAC peripheral instance
constexpr DMAC_Registers* DMAC = 
    reinterpret_cast<DMAC_Registers*>(0x400C4000);

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::dmac
