
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.039938                       # Number of seconds simulated
sim_ticks                                 39937699500                       # Number of ticks simulated
final_tick                                39977466500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 233352                       # Simulator instruction rate (inst/s)
host_op_rate                                   257814                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              106494327                       # Simulator tick rate (ticks/s)
host_mem_usage                                 813764                       # Number of bytes of host memory used
host_seconds                                   375.02                       # Real time elapsed on the host
sim_insts                                    87512087                       # Number of instructions simulated
sim_ops                                      96685734                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  39977466500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4312832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4317184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2220736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2220736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34699                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34699                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            108970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         107988994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             108097964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       108970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           108970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       55605005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55605005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       55605005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           108970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        107988994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            163702969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004076654500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2006                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2006                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              175486                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32802                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67456                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34699                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34699                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4317184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2218752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4317184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2220736                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2192                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   39937600500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67456                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34699                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    457.227282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   322.718008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   342.735364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1718     12.02%     12.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3005     21.02%     33.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1941     13.58%     46.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3284     22.97%     69.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          514      3.60%     73.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          242      1.69%     74.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          317      2.22%     77.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          449      3.14%     80.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2825     19.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14295                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.976072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.565604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    665.609935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2004     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2006                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.282154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.255446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.950207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              702     35.00%     35.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      1.79%     36.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1268     63.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2006                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4312832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2218752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 108969.721703674993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 107988994.208341926336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 55555328.117985360324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           68                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34699                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      2371500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2531131500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 540119333250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37560.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15565847.24                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1268703000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2533503000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337280000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18807.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37557.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       108.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        55.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    108.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     55.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.93                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    56831                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31000                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.34                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     390951.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 50793960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 26993835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               241560480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               90681840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2109444480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1270960920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            100132320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      8860315410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1678239360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3392713200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            17822312085                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            446.252847                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          36888799750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    149528750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     892320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  13088298750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4370532000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2006887000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  19430167750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 51279480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 27255690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240111060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90285120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2111903040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1273081890                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             98323200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      8883711060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1668341760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3377216520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            17821604730                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            446.235135                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          36890494500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    144491500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     893360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  13063686250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4344557000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2009525250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  19482383500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  39977466500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20393078                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16403909                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            377954                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12541846                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12466075                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.395854                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  450159                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              13575                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           53161                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              49179                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3982                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1991                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  39977466500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39977466500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  39977466500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  39977466500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     39977466500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         79875399                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           35022876                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       98198988                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20393078                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12965413                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      44467873                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  757518                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           524                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  34791968                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                148466                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           79870058                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.354152                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.785064                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 45353023     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5718796      7.16%     63.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6299442      7.89%     71.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4571858      5.72%     77.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 14207202     17.79%     95.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3353267      4.20%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   178678      0.22%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    46608      0.06%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   141184      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             79870058                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.255311                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.229402                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 33725790                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              12067110                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  33270916                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                429501                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 376741                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12320001                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2032                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              105927300                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               1399775                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 376741                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 34462610                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 5231352                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         158109                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  32963577                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6677669                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              104944692                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                358832                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                118439                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  58015                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   8485                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6340211                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             2662                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           114105882                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             469915888                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        106784044                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             104969990                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9135894                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               7792                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           7792                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1383862                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             36170890                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6977434                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4429986                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           114407                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  104107849                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               15541                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 100427509                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            160446                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         7449427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22365868                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             30                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      79870058                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.257386                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.960875                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            21416170     26.81%     26.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            23918692     29.95%     56.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            27478636     34.40%     91.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6676359      8.36%     99.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              378537      0.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1664      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        79870058                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 9382698     33.03%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               17839450     62.80%     95.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1185444      4.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                36      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              58258536     58.01%     58.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5879      0.01%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             35507317     35.36%     93.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6655741      6.63%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              100427509                       # Type of FU issued
system.cpu.iq.rate                           1.257302                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    28407592                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.282867                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          309293114                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         111573685                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     99288497                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              128835065                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          5789515                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2844833                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          868                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       484792                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        81305                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 376741                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5038033                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 31122                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           104123390                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              36170890                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              6977434                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               7789                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   171                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            868                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         223641                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       230647                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               454288                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              99737328                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              35140288                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            690181                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     41651459                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 18915237                       # Number of branches executed
system.cpu.iew.exec_stores                    6511171                       # Number of stores executed
system.cpu.iew.exec_rate                     1.248661                       # Inst execution rate
system.cpu.iew.wb_sent                       99374212                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      99288497                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  66203469                       # num instructions producing a value
system.cpu.iew.wb_consumers                  92229936                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.243042                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.717809                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         6941347                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15511                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            375963                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     78829894                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.226362                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.679467                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     37084870     47.04%     47.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     20481058     25.98%     73.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6210604      7.88%     80.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      5886967      7.47%     88.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3490330      4.43%     92.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3070970      3.90%     96.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1972838      2.50%     99.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       100456      0.13%     99.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       531801      0.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     78829894                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87502343                       # Number of instructions committed
system.cpu.commit.committedOps               96673965                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       39818699                       # Number of memory references committed
system.cpu.commit.loads                      33326057                       # Number of loads committed
system.cpu.commit.membars                        7752                       # Number of memory barriers committed
system.cpu.commit.branches                   18659806                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  78808546                       # Number of committed integer instructions.
system.cpu.commit.function_calls               377339                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         56849443     58.81%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5823      0.01%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33326057     34.47%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6492642      6.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          96673965                       # Class of committed instruction
system.cpu.commit.bw_lim_events                531801                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    181913327                       # The number of ROB reads
system.cpu.rob.rob_writes                   208270786                       # The number of ROB writes
system.cpu.timesIdled                              49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            5341                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87502343                       # Number of Instructions Simulated
system.cpu.committedOps                      96673965                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.912837                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.912837                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.095486                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.095486                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 98652845                       # number of integer regfile reads
system.cpu.int_regfile_writes                58050691                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 403233608                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 49692285                       # number of cc regfile writes
system.cpu.misc_regfile_reads                41178175                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  31008                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39977466500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.153711                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8238861                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66921                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.113238                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.153711                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994291                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994291                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          801                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70932944                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70932944                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  39977466500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     28949640                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28949640                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5832866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5832866                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7749                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7749                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7752                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7752                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     34782506                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34782506                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34782506                       # number of overall hits
system.cpu.dcache.overall_hits::total        34782506                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       125771                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        125771                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       508819                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       508819                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       634590                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         634590                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       634590                       # number of overall misses
system.cpu.dcache.overall_misses::total        634590                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10006317000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10006317000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  45051498000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45051498000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        34500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        34500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  55057815000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55057815000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  55057815000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55057815000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     29075411                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29075411                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     35417096                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35417096                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35417096                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35417096                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004326                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004326                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.080234                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.080234                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017918                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017918                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79559.811085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79559.811085                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88541.304472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88541.304472                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        11500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        11500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86761.239540                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86761.239540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86761.239540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86761.239540                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66632                       # number of writebacks
system.cpu.dcache.writebacks::total             66632                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        93438                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        93438                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       473408                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       473408                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       566846                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       566846                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       566846                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       566846                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32333                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        67744                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67744                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67744                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67744                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2749616500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2749616500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3318540500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3318540500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6068157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6068157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6068157000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6068157000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001913                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001913                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001913                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001913                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85040.562274                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85040.562274                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93714.961453                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93714.961453                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89574.825815                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89574.825815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89574.825815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89574.825815                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66921                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  39977466500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           572.982913                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 502                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                20                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             25.100000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   572.982913                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.559554                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.559554                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          573                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          573                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.559570                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          69584013                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         69584013                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  39977466500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     34791862                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34791862                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     34791862                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34791862                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34791862                       # number of overall hits
system.cpu.icache.overall_hits::total        34791862                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          106                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           106                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          106                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            106                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          106                       # number of overall misses
system.cpu.icache.overall_misses::total           106                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8617500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8617500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst      8617500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8617500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8617500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8617500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     34791968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     34791968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     34791968                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     34791968                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     34791968                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     34791968                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81297.169811                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81297.169811                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81297.169811                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81297.169811                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81297.169811                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81297.169811                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           20                       # number of writebacks
system.cpu.icache.writebacks::total                20                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           31                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           31                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           31                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           75                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst           75                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           75                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6120000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6120000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6120000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6120000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6120000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6120000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        81600                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        81600                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        81600                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        81600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        81600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        81600                       # average overall mshr miss latency
system.cpu.icache.replacements                     20                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  39977466500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25177.815670                       # Cycle average of tags in use
system.l2.tags.total_refs                       70331                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35417                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.985798                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.622098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       275.538733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24896.654838                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.759786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.768366                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1522                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15877                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1145175                       # Number of tag accesses
system.l2.tags.data_accesses                  1145175                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  39977466500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        66632                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66632                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           19                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               19                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               313                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  355                       # number of demand (read+write) hits
system.l2.demand_hits::total                      363                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
system.l2.overall_hits::.cpu.data                 355                       # number of overall hits
system.l2.overall_hits::total                     363                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst           67                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               67                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32020                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32020                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                 67                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67389                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67456                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                67                       # number of overall misses
system.l2.overall_misses::.cpu.data             67389                       # number of overall misses
system.l2.overall_misses::total                 67456                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3264979500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3264979500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      5842000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5842000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2697803000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2697803000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      5842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5962782500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5968624500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      5842000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5962782500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5968624500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        66632                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66632                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           19                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           19                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst           75                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             75                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst               75                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67744                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67819                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst              75                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67744                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67819                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.893333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.893333                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.990319                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.990319                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.893333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994760                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994648                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.893333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994760                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994648                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92311.897424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92311.897424                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87194.029851                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87194.029851                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84253.685197                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84253.685197                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 87194.029851                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88483.023936                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88481.743655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87194.029851                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88483.023936                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88481.743655                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34699                       # number of writebacks
system.l2.writebacks::total                     34699                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           67                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           67                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32019                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32019                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst            67                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67455                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           67                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67455                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2911289500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2911289500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      5162000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5162000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2377541500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2377541500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      5162000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5288831000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5293993000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      5162000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5288831000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5293993000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.893333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.893333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.990289                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.990289                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.893333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994633                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.893333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994633                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82311.897424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82311.897424                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77044.776119                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77044.776119                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74254.083513                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74254.083513                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77044.776119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78483.275954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78481.847157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77044.776119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78483.275954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78481.847157                       # average overall mshr miss latency
system.l2.replacements                          35417                       # number of replacements
system.membus.snoop_filter.tot_requests        102275                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  39977466500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32087                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34699                       # Transaction distribution
system.membus.trans_dist::CleanEvict              120                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32087                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       169731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 169731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6537920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6537920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67456                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67456    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67456                       # Request fanout histogram
system.membus.reqLayer0.occupancy           250191000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          356674750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       134760                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        66917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           47                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            601                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          599                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  39977466500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32410                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101331                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           20                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1007                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            75                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32333                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                202581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         6208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8600064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8606272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35417                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2220736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103236                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006064                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.077883                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 102612     99.40%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    622      0.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103236                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          134032000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            115500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101616499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.039942                       # Number of seconds simulated
sim_ticks                                 39941604000                       # Number of ticks simulated
final_tick                                39981371000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 233336                       # Simulator instruction rate (inst/s)
host_op_rate                                   257796                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              106496664                       # Simulator tick rate (ticks/s)
host_mem_usage                                 814028                       # Number of bytes of host memory used
host_seconds                                   375.05                       # Real time elapsed on the host
sim_insts                                    87512710                       # Number of instructions simulated
sim_ops                                      96686481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  39981371000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           6976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4314496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4321472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         6976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2226112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2226112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34783                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34783                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            174655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         108020099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             108194754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       174655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           174655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       55734166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55734166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       55734166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           174655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        108020099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            163928920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004076654500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2011                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2011                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              175683                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32882                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67523                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34783                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67523                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34783                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4321472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2224192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4321472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2226112                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2195                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   39941590500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67523                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34783                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    456.729913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   322.132107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   342.790948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1731     12.08%     12.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3016     21.05%     33.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1943     13.56%     46.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3285     22.93%     69.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          514      3.59%     73.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          242      1.69%     74.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          317      2.21%     77.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          449      3.13%     80.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2828     19.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14325                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.926902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.555480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    664.782290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2009     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2011                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.281452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.254690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.951223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              705     35.06%     35.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      1.79%     36.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1269     63.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2011                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         6976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4314496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2224192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 174654.978803555307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 108020098.541861265898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 55686096.131742730737                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          109                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34783                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      3958500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2532390000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 540417581500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36316.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37564.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15536830.68                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1270292250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2536348500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337615000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18812.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37562.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       108.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        55.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    108.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     55.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.93                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    56874                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31065                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     390412.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 50943900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 27050760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               241853220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               91000260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2109444480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1271858100                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            100132320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      8861198340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1678239360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3392713200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            17824910220                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            446.274271                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          36890626250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    149528750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     892320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  13088298750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4370532000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2008851250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  19432108000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 51443700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 27312615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240296700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90410400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2111903040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1273614840                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             98325600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      8884945110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1668350400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3377216520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            17823914835                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            446.249350                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          36892285750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    144497500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     893360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  13063686250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4344580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2010695750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  19485088500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  39981371000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20393590                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16404214                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            378035                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12542002                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12466144                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.395168                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  450219                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              13583                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           53203                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              49183                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4020                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2006                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  39981371000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39981371000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  39981371000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  39981371000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     39981371000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         79883208                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           35024325                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       98200991                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20393590                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12965546                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      44469467                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  757686                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           524                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  34792639                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                148514                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           79873185                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.354129                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.785063                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 45355534     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5718841      7.16%     63.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6299511      7.89%     71.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4571910      5.72%     77.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 14207554     17.79%     95.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3353290      4.20%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   178717      0.22%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    46624      0.06%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   141204      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             79873185                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.255293                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.229307                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 33727088                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              12068415                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  33271363                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                429517                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 376802                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12320072                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2056                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              105928941                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               1400038                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 376802                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 34463996                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 5232268                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         158473                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  32963948                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6677698                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              104946153                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                358902                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                118452                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  58021                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   8486                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6340211                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             2664                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           114107480                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             469922357                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        106785530                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             104970784                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9136701                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               7803                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           7803                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1383968                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             36171217                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6977612                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4429990                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           114413                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  104109219                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               15558                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 100428606                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            160473                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         7450071                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22367488                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             32                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      79873185                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.257351                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.960885                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            21418662     26.82%     26.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            23918995     29.95%     56.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            27478850     34.40%     91.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6676465      8.36%     99.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              378549      0.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1664      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        79873185                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 9382773     33.03%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     33.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               17839536     62.80%     95.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1185526      4.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                36      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              58259210     58.01%     58.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5879      0.01%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             35507587     35.36%     93.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6655894      6.63%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              100428606                       # Type of FU issued
system.cpu.iq.rate                           1.257193                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    28407835                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.282866                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          309298705                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         111575718                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     99289472                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              128836405                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          5789516                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2844991                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          870                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       484853                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        81307                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 376802                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5038222                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 31123                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           104124777                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              36171217                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              6977612                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               7800                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   171                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            870                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         223651                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       230698                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               454349                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              99738340                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              35140525                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            690266                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     41651841                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 18915440                       # Number of branches executed
system.cpu.iew.exec_stores                    6511316                       # Number of stores executed
system.cpu.iew.exec_rate                     1.248552                       # Inst execution rate
system.cpu.iew.wb_sent                       99375198                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      99289472                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  66203898                       # num instructions producing a value
system.cpu.iew.wb_consumers                  92230705                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.242933                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.717808                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         6941890                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15526                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            376021                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     78832912                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.226324                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.679454                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     37087506     47.05%     47.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     20481269     25.98%     73.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6210689      7.88%     80.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      5887010      7.47%     88.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3490347      4.43%     92.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3070980      3.90%     96.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1972842      2.50%     99.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       100457      0.13%     99.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       531812      0.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     78832912                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87502966                       # Number of instructions committed
system.cpu.commit.committedOps               96674712                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       39818986                       # Number of memory references committed
system.cpu.commit.loads                      33326227                       # Number of loads committed
system.cpu.commit.membars                        7758                       # Number of memory barriers committed
system.cpu.commit.branches                   18659962                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  78809179                       # Number of committed integer instructions.
system.cpu.commit.function_calls               377355                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         56849903     58.81%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5823      0.01%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33326227     34.47%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6492759      6.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          96674712                       # Class of committed instruction
system.cpu.commit.bw_lim_events                531812                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    181917598                       # The number of ROB reads
system.cpu.rob.rob_writes                   208273471                       # The number of ROB writes
system.cpu.timesIdled                              86                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           10023                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87502966                       # Number of Instructions Simulated
system.cpu.committedOps                      96674712                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.912920                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.912920                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.095386                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.095386                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 98653843                       # number of integer regfile reads
system.cpu.int_regfile_writes                58051277                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 403237256                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 49692701                       # number of cc regfile writes
system.cpu.misc_regfile_reads                41178586                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  31032                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39981371000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.154282                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34870326                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67973                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            513.002604                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.154282                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994291                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994291                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          777                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70933638                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70933638                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  39981371000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     28949812                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28949812                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5832973                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5832973                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7755                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7755                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7758                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7758                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     34782785                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34782785                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34782785                       # number of overall hits
system.cpu.dcache.overall_hits::total        34782785                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       125813                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        125813                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       508819                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       508819                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       634632                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         634632                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       634632                       # number of overall misses
system.cpu.dcache.overall_misses::total        634632                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10010243000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10010243000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  45051498000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45051498000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        34500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        34500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  55061741000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55061741000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  55061741000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55061741000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     29075625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29075625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     35417417                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35417417                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35417417                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35417417                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004327                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.080233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.080233                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017919                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017919                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017919                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017919                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79564.456773                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79564.456773                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88541.304472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88541.304472                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        11500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        11500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86761.683937                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86761.683937                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86761.683937                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86761.683937                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           77                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66660                       # number of writebacks
system.cpu.dcache.writebacks::total             66660                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        93452                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        93452                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       473408                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       473408                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       566860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       566860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       566860                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       566860                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32361                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        67772                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67772                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67772                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67772                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2752278500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2752278500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3318540500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3318540500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6070819000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6070819000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6070819000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6070819000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001914                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001914                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001914                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001914                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85049.241371                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85049.241371                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93714.961453                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93714.961453                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89577.096736                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89577.096736                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89577.096736                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89577.096736                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66949                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  39981371000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           572.984178                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34799359                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               638                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          54544.449843                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   572.984178                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.559555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.559555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          601                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          556                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.586914                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          69585400                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         69585400                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  39981371000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     34792481                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34792481                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     34792481                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34792481                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34792481                       # number of overall hits
system.cpu.icache.overall_hits::total        34792481                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          158                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           158                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          158                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            158                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          158                       # number of overall misses
system.cpu.icache.overall_misses::total           158                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13120500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13120500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     13120500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13120500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13120500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13120500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     34792639                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     34792639                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     34792639                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     34792639                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     34792639                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     34792639                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83041.139241                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83041.139241                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83041.139241                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83041.139241                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83041.139241                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83041.139241                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu.icache.writebacks::total                37                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           38                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           38                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           38                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           38                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           38                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           38                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          120                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          120                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          120                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          120                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          120                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          120                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9927000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9927000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9927000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9927000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9927000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9927000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        82725                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        82725                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        82725                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        82725                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        82725                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        82725                       # average overall mshr miss latency
system.cpu.icache.replacements                     37                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  39981371000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25178.557650                       # Cycle average of tags in use
system.l2.tags.total_refs                      135596                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     68269                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.986202                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.623838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       275.513932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24897.419879                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.759809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.768389                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1508                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15796                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1146203                       # Number of tag accesses
system.l2.tags.data_accesses                  1146203                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  39981371000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        66660                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66660                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           36                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               36                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               315                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  357                       # number of demand (read+write) hits
system.l2.demand_hits::total                      369                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data                 357                       # number of overall hits
system.l2.overall_hits::total                     369                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          108                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              108                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32046                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32046                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                108                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67415                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67523                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               108                       # number of overall misses
system.l2.overall_misses::.cpu.data             67415                       # number of overall misses
system.l2.overall_misses::total                 67523                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3264979500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3264979500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      9535500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9535500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2700401000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2700401000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      9535500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5965380500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5974916000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      9535500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5965380500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5974916000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        66660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           36                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           36                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32361                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32361                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              120                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67772                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67892                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             120                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67772                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67892                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.900000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.900000                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.990266                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.990266                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.900000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994732                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994565                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.900000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994732                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994565                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92311.897424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92311.897424                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88291.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88291.666667                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84266.398302                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84266.398302                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 88291.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88487.436031                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88487.122906                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 88291.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88487.436031                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88487.122906                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34783                       # number of writebacks
system.l2.writebacks::total                     34783                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          108                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          108                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32045                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32045                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67522                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67522                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2911289500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2911289500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      8445500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8445500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2379879500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2379879500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      8445500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5291169000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5299614500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      8445500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5291169000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5299614500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.900000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.990235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.990235                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.900000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994550                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.900000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994550                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82311.897424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82311.897424                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78199.074074                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78199.074074                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74266.796692                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74266.796692                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78199.074074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78487.688017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78487.226385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78199.074074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78487.688017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78487.226385                       # average overall mshr miss latency
system.l2.replacements                          35501                       # number of replacements
system.membus.snoop_filter.tot_requests        102426                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34910                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  39981371000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32154                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34783                       # Transaction distribution
system.membus.trans_dist::CleanEvict              120                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32154                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       169949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 169949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6547584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6547584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67523                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67523    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67523                       # Request fanout histogram
system.membus.reqLayer0.occupancy           250690500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          357029750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       134878                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        66971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           47                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            601                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          599                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  39981371000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32483                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           37                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1007                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           120                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32361                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                202772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        10176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8603648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8613824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35501                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2226112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103393                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006142                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078375                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 102760     99.39%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    631      0.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103393                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          134136000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            183000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101658499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
