Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gideon/proj/ultimate/fpga/nios_solo/nios_solo.qsys --block-symbol-file --output-directory=/home/gideon/proj/ultimate/fpga/nios_solo/nios_solo --family="Cyclone IV E" --part=EP4CE22F17C8
Progress: Loading nios_solo/nios_solo.qsys
Progress: Reading input file
Progress: Adding avalon2mem_0 [avalon2mem 1.0]
Progress: Parameterizing module avalon2mem_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding io_bridge_0 [io_bridge 1.0]
Progress: Parameterizing module io_bridge_0
Progress: Adding io_bridge_1 [io_bridge 1.0]
Progress: Parameterizing module io_bridge_1
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_solo.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gideon/proj/ultimate/fpga/nios_solo/nios_solo.qsys --synthesis=VHDL --output-directory=/home/gideon/proj/ultimate/fpga/nios_solo/nios_solo/synthesis --family="Cyclone IV E" --part=EP4CE22F17C8
Progress: Loading nios_solo/nios_solo.qsys
Progress: Reading input file
Progress: Adding avalon2mem_0 [avalon2mem 1.0]
Progress: Parameterizing module avalon2mem_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding io_bridge_0 [io_bridge 1.0]
Progress: Parameterizing module io_bridge_0
Progress: Adding io_bridge_1 [io_bridge 1.0]
Progress: Parameterizing module io_bridge_1
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_solo.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_solo: Generating nios_solo "nios_solo" for QUARTUS_SYNTH
Info: avalon2mem_0: "nios_solo" instantiated avalon2mem "avalon2mem_0"
Info: io_bridge_0: "nios_solo" instantiated io_bridge "io_bridge_0"
Info: nios2_gen2_0: "nios_solo" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_solo_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /opt/edes/altera/18.1.1/quartus/linux64/perl/bin/perl -I /opt/edes/altera/18.1.1/quartus/linux64/perl/lib -I /opt/edes/altera/18.1.1/quartus/sopc_builder/bin/europa -I /opt/edes/altera/18.1.1/quartus/sopc_builder/bin/perl_lib -I /opt/edes/altera/18.1.1/quartus/sopc_builder/bin -I /opt/edes/altera/18.1.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/edes/altera/18.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/edes/altera/18.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_solo_onchip_memory2_0 --dir=/tmp/alt8183_5776797284935408016.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/opt/edes/altera/18.1.1/quartus --verilog --config=/tmp/alt8183_5776797284935408016.dir/0004_onchip_memory2_0_gen//nios_solo_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_solo_onchip_memory2_0'
Info: onchip_memory2_0: "nios_solo" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'nios_solo_pio_0'
Info: pio_0:   Generation command is [exec /opt/edes/altera/18.1.1/quartus/linux64/perl/bin/perl -I /opt/edes/altera/18.1.1/quartus/linux64/perl/lib -I /opt/edes/altera/18.1.1/quartus/sopc_builder/bin/europa -I /opt/edes/altera/18.1.1/quartus/sopc_builder/bin/perl_lib -I /opt/edes/altera/18.1.1/quartus/sopc_builder/bin -I /opt/edes/altera/18.1.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/edes/altera/18.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/edes/altera/18.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_solo_pio_0 --dir=/tmp/alt8183_5776797284935408016.dir/0005_pio_0_gen/ --quartus_dir=/opt/edes/altera/18.1.1/quartus --verilog --config=/tmp/alt8183_5776797284935408016.dir/0005_pio_0_gen//nios_solo_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'nios_solo_pio_0'
Info: pio_0: "nios_solo" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_solo" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_solo" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_solo" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_solo_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /opt/edes/altera/18.1.1/quartus/linux64//eperlcmd -I /opt/edes/altera/18.1.1/quartus/linux64//perl/lib -I /opt/edes/altera/18.1.1/quartus/sopc_builder/bin/europa -I /opt/edes/altera/18.1.1/quartus/sopc_builder/bin/perl_lib -I /opt/edes/altera/18.1.1/quartus/sopc_builder/bin -I /opt/edes/altera/18.1.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/edes/altera/18.1.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/edes/altera/18.1.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/edes/altera/18.1.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/edes/altera/18.1.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_solo_nios2_gen2_0_cpu --dir=/tmp/alt8183_5776797284935408016.dir/0008_cpu_gen/ --quartus_bindir=/opt/edes/altera/18.1.1/quartus/linux64/ --verilog --config=/tmp/alt8183_5776797284935408016.dir/0008_cpu_gen//nios_solo_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.10.14 18:49:12 (*) Starting Nios II generation
Info: cpu: # 2019.10.14 18:49:12 (*)   Checking for plaintext license.
Info: cpu: # 2019.10.14 18:49:15 (*)   Plaintext license not found.
Info: cpu: # 2019.10.14 18:49:15 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.10.14 18:49:16 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2019.10.14 18:49:16 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.10.14 18:49:16 (*)   Creating all objects for CPU
Info: cpu: # 2019.10.14 18:49:16 (*)     Testbench
Info: cpu: # 2019.10.14 18:49:16 (*)     Instruction decoding
Info: cpu: # 2019.10.14 18:49:16 (*)       Instruction fields
Info: cpu: # 2019.10.14 18:49:16 (*)       Instruction decodes
Info: cpu: # 2019.10.14 18:49:16 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.10.14 18:49:16 (*)       Instruction controls
Info: cpu: # 2019.10.14 18:49:16 (*)     Pipeline frontend
Info: cpu: # 2019.10.14 18:49:16 (*)     Pipeline backend
Info: cpu: # 2019.10.14 18:49:18 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.10.14 18:49:19 (*)   Creating encrypted RTL
Info: cpu: # 2019.10.14 18:49:19 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_solo_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: io_bridge_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "io_bridge_0_avalon_slave_0_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: io_bridge_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "io_bridge_0_avalon_slave_0_agent"
Info: io_bridge_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "io_bridge_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: nios2_gen2_0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_instruction_master_limiter"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios_solo/nios_solo/synthesis/submodules/altera_avalon_sc_fifo.v
Info: io_bridge_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "io_bridge_0_avalon_slave_0_burst_adapter"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios_solo/nios_solo/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios_solo/nios_solo/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios_solo/nios_solo/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios_solo/nios_solo/synthesis/submodules/altera_merlin_arbitrator.sv
Info: io_bridge_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "io_bridge_0_avalon_slave_0_rsp_width_adapter"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios_solo/nios_solo/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios_solo/nios_solo/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: nios_solo: Done "nios_solo" with 35 modules, 60 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
