// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
// Date        : Thu Oct 12 10:13:39 2023
// Host        : Kamal-PC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Xilinx/workspace/scharr/scharr.gen/sources_1/bd/scharr_design/ip/scharr_design_scharr_accel_0_0/scharr_design_scharr_accel_0_0_sim_netlist.v
// Design      : scharr_design_scharr_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "scharr_design_scharr_accel_0_0,scharr_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "scharr_accel,Vivado 2023.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module scharr_design_scharr_accel_0_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_inp_TVALID,
    img_inp_TREADY,
    img_inp_TDATA,
    img_inp_TKEEP,
    img_inp_TSTRB,
    img_inp_TUSER,
    img_inp_TLAST,
    img_inp_TID,
    img_inp_TDEST,
    img_out_TVALID,
    img_out_TREADY,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TUSER,
    img_out_TLAST,
    img_out_TID,
    img_out_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN scharr_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:img_inp:img_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN scharr_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TVALID" *) input img_inp_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TREADY" *) output img_inp_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TDATA" *) input [23:0]img_inp_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TKEEP" *) input [2:0]img_inp_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TSTRB" *) input [2:0]img_inp_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TUSER" *) input [0:0]img_inp_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TLAST" *) input [0:0]img_inp_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TID" *) input [0:0]img_inp_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_inp, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN scharr_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]img_inp_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TVALID" *) output img_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TREADY" *) input img_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TDATA" *) output [7:0]img_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TKEEP" *) output [0:0]img_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TSTRB" *) output [0:0]img_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TUSER" *) output [0:0]img_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TLAST" *) output [0:0]img_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TID" *) output [0:0]img_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_out, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN scharr_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]img_out_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire [7:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TVALID;
  wire interrupt;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [0:0]NLW_inst_img_out_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TID_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign img_out_TDEST[0] = \<const0> ;
  assign img_out_TID[0] = \<const0> ;
  assign img_out_TKEEP[0] = \<const1> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign img_out_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  scharr_design_scharr_accel_0_0_scharr_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TDEST(1'b0),
        .img_inp_TID(1'b0),
        .img_inp_TKEEP({1'b0,1'b0,1'b0}),
        .img_inp_TLAST(1'b0),
        .img_inp_TREADY(img_inp_TREADY),
        .img_inp_TSTRB({1'b0,1'b0,1'b0}),
        .img_inp_TUSER(1'b0),
        .img_inp_TVALID(img_inp_TVALID),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TDEST(NLW_inst_img_out_TDEST_UNCONNECTED[0]),
        .img_out_TID(NLW_inst_img_out_TID_UNCONNECTED[0]),
        .img_out_TKEEP(NLW_inst_img_out_TKEEP_UNCONNECTED[0]),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TSTRB(NLW_inst_img_out_TSTRB_UNCONNECTED[0]),
        .img_out_TUSER(NLW_inst_img_out_TUSER_UNCONNECTED[0]),
        .img_out_TVALID(img_out_TVALID),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "scharr_accel" *) 
(* hls_module = "yes" *) 
module scharr_design_scharr_accel_0_0_scharr_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_inp_TDATA,
    img_inp_TKEEP,
    img_inp_TSTRB,
    img_inp_TUSER,
    img_inp_TLAST,
    img_inp_TID,
    img_inp_TDEST,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TUSER,
    img_out_TLAST,
    img_out_TID,
    img_out_TDEST,
    img_inp_TVALID,
    img_inp_TREADY,
    img_out_TVALID,
    img_out_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 aclk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF S_AXIS_OPERATION:M_AXIS_RESULT:S_AXIS_C:S_AXIS_B:S_AXIS_A, ASSOCIATED_RESET aresetn, ASSOCIATED_CLKEN aclken, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]img_inp_TDATA;
  input [2:0]img_inp_TKEEP;
  input [2:0]img_inp_TSTRB;
  input [0:0]img_inp_TUSER;
  input [0:0]img_inp_TLAST;
  input [0:0]img_inp_TID;
  input [0:0]img_inp_TDEST;
  output [7:0]img_out_TDATA;
  output [0:0]img_out_TKEEP;
  output [0:0]img_out_TSTRB;
  output [0:0]img_out_TUSER;
  output [0:0]img_out_TLAST;
  output [0:0]img_out_TID;
  output [0:0]img_out_TDEST;
  input img_inp_TVALID;
  output img_inp_TREADY;
  output img_out_TVALID;
  input img_out_TREADY;

  wire \<const0> ;
  wire [15:8]Block_entry2_proc_U0_ap_return_0;
  wire [7:0]Block_entry2_proc_U0_ap_return_4;
  wire [31:16]Block_entry2_proc_U0_ap_return_6;
  wire [31:0]Block_entry2_proc_U0_ap_return_7;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_13;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_15;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_16;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_33;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_34;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_37;
  wire [7:0]Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgx_data_din;
  wire [7:0]Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_din;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_20;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_22;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_24;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_26;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_27;
  wire [9:0]accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din;
  wire [31:0]alpha;
  wire [31:0]alpha_c_dout;
  wire alpha_c_empty_n;
  wire alpha_c_full_n;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_6;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state3_13;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_dst_1_cols_channel;
  wire ap_sync_channel_write_dst_1_rows_channel;
  wire ap_sync_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_channel_write_p_dst_cols_channel;
  wire ap_sync_channel_write_p_dst_rows_channel;
  wire ap_sync_channel_write_p_dstgx_cols_channel;
  wire ap_sync_channel_write_p_dstgx_rows_channel;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire ap_sync_reg_channel_write_p_dst_rows_channel;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9;
  wire [23:0]axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_15;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_17;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_18;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_19;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_20;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_21;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_22;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_23;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_24;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_25;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_26;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_27;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_28;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_29;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_30;
  wire [31:0]cols;
  wire control_s_axi_U_n_148;
  wire control_s_axi_U_n_149;
  wire control_s_axi_U_n_16;
  wire control_s_axi_U_n_17;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_15;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_18;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_19;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_22;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_24;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_25;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  wire dst_1_cols_channel_U_n_12;
  wire dst_1_cols_channel_U_n_13;
  wire dst_1_cols_channel_U_n_14;
  wire dst_1_cols_channel_U_n_15;
  wire dst_1_cols_channel_U_n_16;
  wire dst_1_cols_channel_U_n_48;
  wire dst_1_cols_channel_U_n_49;
  wire dst_1_cols_channel_U_n_50;
  wire dst_1_cols_channel_U_n_51;
  wire dst_1_cols_channel_U_n_52;
  wire dst_1_cols_channel_U_n_53;
  wire dst_1_cols_channel_U_n_54;
  wire dst_1_cols_channel_U_n_55;
  wire dst_1_cols_channel_U_n_56;
  wire dst_1_cols_channel_U_n_57;
  wire dst_1_cols_channel_U_n_58;
  wire dst_1_cols_channel_U_n_59;
  wire dst_1_cols_channel_U_n_60;
  wire dst_1_cols_channel_U_n_61;
  wire dst_1_cols_channel_U_n_62;
  wire dst_1_cols_channel_U_n_63;
  wire dst_1_cols_channel_U_n_64;
  wire dst_1_cols_channel_U_n_65;
  wire dst_1_cols_channel_U_n_66;
  wire dst_1_cols_channel_U_n_67;
  wire dst_1_cols_channel_U_n_68;
  wire dst_1_cols_channel_U_n_69;
  wire dst_1_cols_channel_U_n_70;
  wire dst_1_cols_channel_U_n_71;
  wire dst_1_cols_channel_U_n_72;
  wire dst_1_cols_channel_U_n_73;
  wire dst_1_cols_channel_U_n_74;
  wire dst_1_cols_channel_U_n_75;
  wire dst_1_cols_channel_U_n_76;
  wire dst_1_cols_channel_U_n_77;
  wire dst_1_cols_channel_U_n_78;
  wire dst_1_cols_channel_U_n_79;
  wire dst_1_cols_channel_U_n_80;
  wire dst_1_cols_channel_U_n_81;
  wire dst_1_cols_channel_U_n_82;
  wire dst_1_cols_channel_U_n_83;
  wire dst_1_cols_channel_U_n_84;
  wire dst_1_cols_channel_U_n_85;
  wire dst_1_cols_channel_U_n_86;
  wire dst_1_cols_channel_U_n_87;
  wire dst_1_cols_channel_U_n_88;
  wire dst_1_cols_channel_U_n_89;
  wire dst_1_cols_channel_U_n_90;
  wire dst_1_cols_channel_U_n_91;
  wire dst_1_cols_channel_U_n_92;
  wire dst_1_cols_channel_U_n_93;
  wire dst_1_cols_channel_U_n_94;
  wire [30:0]dst_1_cols_channel_dout;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_cols_channel_full_n;
  wire [7:0]dst_1_data_dout;
  wire dst_1_data_empty_n;
  wire dst_1_data_full_n;
  wire dst_1_rows_channel_U_n_12;
  wire dst_1_rows_channel_U_n_13;
  wire dst_1_rows_channel_U_n_14;
  wire dst_1_rows_channel_U_n_15;
  wire dst_1_rows_channel_U_n_29;
  wire dst_1_rows_channel_U_n_30;
  wire dst_1_rows_channel_U_n_31;
  wire dst_1_rows_channel_U_n_32;
  wire dst_1_rows_channel_U_n_33;
  wire dst_1_rows_channel_U_n_34;
  wire dst_1_rows_channel_U_n_35;
  wire dst_1_rows_channel_U_n_36;
  wire dst_1_rows_channel_U_n_37;
  wire dst_1_rows_channel_U_n_38;
  wire dst_1_rows_channel_U_n_39;
  wire dst_1_rows_channel_U_n_40;
  wire dst_1_rows_channel_U_n_41;
  wire dst_1_rows_channel_U_n_42;
  wire dst_1_rows_channel_U_n_43;
  wire dst_1_rows_channel_U_n_44;
  wire dst_1_rows_channel_U_n_45;
  wire dst_1_rows_channel_U_n_46;
  wire dst_1_rows_channel_U_n_47;
  wire dst_1_rows_channel_U_n_48;
  wire dst_1_rows_channel_U_n_49;
  wire dst_1_rows_channel_U_n_50;
  wire dst_1_rows_channel_U_n_51;
  wire dst_1_rows_channel_U_n_52;
  wire dst_1_rows_channel_U_n_53;
  wire dst_1_rows_channel_U_n_54;
  wire dst_1_rows_channel_U_n_55;
  wire dst_1_rows_channel_U_n_56;
  wire dst_1_rows_channel_U_n_57;
  wire dst_1_rows_channel_U_n_58;
  wire dst_1_rows_channel_U_n_59;
  wire dst_1_rows_channel_U_n_60;
  wire dst_1_rows_channel_U_n_61;
  wire [11:0]dst_1_rows_channel_dout;
  wire dst_1_rows_channel_empty_n;
  wire dst_1_rows_channel_full_n;
  wire full_n;
  wire full_n_5;
  wire \grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0;
  wire \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_block_pp0_stage0_subdone ;
  wire \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1 ;
  wire \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3 ;
  wire [23:0]\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_d1 ;
  wire [23:0]\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_d1 ;
  wire \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/cmp_i_i603_i_reg_614 ;
  wire \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone ;
  wire \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1 ;
  wire [23:0]\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_d1 ;
  wire [1:1]\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/trunc_ln350_reg_594 ;
  wire \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1 ;
  wire [11:0]i_fu_62_reg;
  wire [11:0]i_fu_76_reg;
  wire icmp_ln104_reg_211;
  wire icmp_ln58_fu_351_p2;
  wire icmp_ln75_fu_132_p2;
  wire icmp_ln79_fu_141_p2;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire [7:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire img_out_TVALID;
  wire in_mat_cols_c15_channel_U_n_11;
  wire in_mat_cols_c15_channel_U_n_12;
  wire in_mat_cols_c15_channel_U_n_13;
  wire in_mat_cols_c15_channel_U_n_14;
  wire in_mat_cols_c15_channel_U_n_15;
  wire in_mat_cols_c15_channel_U_n_16;
  wire in_mat_cols_c15_channel_U_n_17;
  wire in_mat_cols_c15_channel_U_n_18;
  wire in_mat_cols_c15_channel_U_n_19;
  wire in_mat_cols_c15_channel_U_n_20;
  wire in_mat_cols_c15_channel_U_n_21;
  wire in_mat_cols_c15_channel_U_n_22;
  wire in_mat_cols_c15_channel_U_n_23;
  wire in_mat_cols_c15_channel_U_n_24;
  wire in_mat_cols_c15_channel_U_n_25;
  wire in_mat_cols_c15_channel_U_n_26;
  wire in_mat_cols_c15_channel_U_n_27;
  wire in_mat_cols_c15_channel_U_n_28;
  wire in_mat_cols_c15_channel_U_n_29;
  wire in_mat_cols_c15_channel_U_n_30;
  wire in_mat_cols_c15_channel_U_n_47;
  wire in_mat_cols_c15_channel_U_n_48;
  wire in_mat_cols_c15_channel_U_n_49;
  wire in_mat_cols_c15_channel_U_n_50;
  wire in_mat_cols_c15_channel_U_n_51;
  wire in_mat_cols_c15_channel_U_n_52;
  wire [15:0]in_mat_cols_c15_channel_dout;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_cols_c15_channel_full_n;
  wire [15:0]in_mat_cols_c_dout;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_U_n_9;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c14_channel_U_n_12;
  wire in_mat_rows_c14_channel_U_n_13;
  wire in_mat_rows_c14_channel_U_n_14;
  wire in_mat_rows_c14_channel_U_n_15;
  wire in_mat_rows_c14_channel_U_n_16;
  wire in_mat_rows_c14_channel_U_n_17;
  wire in_mat_rows_c14_channel_U_n_18;
  wire in_mat_rows_c14_channel_U_n_19;
  wire in_mat_rows_c14_channel_U_n_20;
  wire in_mat_rows_c14_channel_U_n_21;
  wire in_mat_rows_c14_channel_U_n_22;
  wire in_mat_rows_c14_channel_U_n_23;
  wire in_mat_rows_c14_channel_U_n_24;
  wire in_mat_rows_c14_channel_U_n_25;
  wire in_mat_rows_c14_channel_U_n_26;
  wire in_mat_rows_c14_channel_U_n_27;
  wire in_mat_rows_c14_channel_U_n_28;
  wire in_mat_rows_c14_channel_U_n_29;
  wire in_mat_rows_c14_channel_U_n_30;
  wire in_mat_rows_c14_channel_U_n_31;
  wire in_mat_rows_c14_channel_U_n_48;
  wire in_mat_rows_c14_channel_U_n_49;
  wire in_mat_rows_c14_channel_U_n_50;
  wire in_mat_rows_c14_channel_U_n_51;
  wire in_mat_rows_c14_channel_U_n_52;
  wire in_mat_rows_c14_channel_U_n_53;
  wire in_mat_rows_c14_channel_U_n_54;
  wire in_mat_rows_c14_channel_U_n_55;
  wire in_mat_rows_c14_channel_U_n_56;
  wire in_mat_rows_c14_channel_U_n_57;
  wire in_mat_rows_c14_channel_U_n_58;
  wire in_mat_rows_c14_channel_U_n_59;
  wire in_mat_rows_c14_channel_U_n_60;
  wire [15:0]in_mat_rows_c14_channel_dout;
  wire in_mat_rows_c14_channel_empty_n;
  wire in_mat_rows_c14_channel_full_n;
  wire [15:0]in_mat_rows_c_dout;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire interrupt;
  wire [0:0]mOutPtr;
  wire [0:0]mOutPtr_9;
  wire [15:0]p_dst_cols_channel_dout;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_cols_channel_full_n;
  wire p_dst_data_U_n_10;
  wire p_dst_data_U_n_9;
  wire [9:0]p_dst_data_dout;
  wire p_dst_data_empty_n;
  wire p_dst_data_full_n;
  wire p_dst_rows_channel_U_n_12;
  wire [15:0]p_dst_rows_channel_dout;
  wire p_dst_rows_channel_empty_n;
  wire p_dst_rows_channel_full_n;
  wire p_dstgx_cols_channel_U_n_11;
  wire [15:0]p_dstgx_cols_channel_dout;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_cols_channel_full_n;
  wire [7:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire p_dstgx_data_full_n;
  wire p_dstgx_rows_channel_U_n_12;
  wire [15:0]p_dstgx_rows_channel_dout;
  wire p_dstgx_rows_channel_empty_n;
  wire p_dstgx_rows_channel_full_n;
  wire p_dstgy_data_U_n_11;
  wire [7:0]p_dstgy_data_dout;
  wire p_dstgy_data_empty_n;
  wire p_dstgy_data_full_n;
  wire push;
  wire push_0;
  wire push_1;
  wire push_10;
  wire push_11;
  wire push_12;
  wire push_2;
  wire push_3;
  wire push_4;
  wire push_7;
  wire push_8;
  wire \regslice_both_img_out_V_data_V_U/B_V_data_1_sel_wr01_out ;
  wire rev_fu_108_p2;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]shift;
  wire shift_c_U_n_11;
  wire shift_c_U_n_12;
  wire shift_c_U_n_13;
  wire shift_c_U_n_46;
  wire shift_c_U_n_47;
  wire shift_c_U_n_48;
  wire shift_c_U_n_49;
  wire shift_c_U_n_50;
  wire shift_c_U_n_51;
  wire shift_c_U_n_52;
  wire shift_c_U_n_53;
  wire shift_c_U_n_54;
  wire shift_c_U_n_55;
  wire shift_c_U_n_56;
  wire shift_c_U_n_57;
  wire shift_c_U_n_58;
  wire shift_c_U_n_59;
  wire shift_c_U_n_60;
  wire shift_c_U_n_61;
  wire shift_c_U_n_62;
  wire shift_c_U_n_63;
  wire shift_c_U_n_64;
  wire shift_c_U_n_65;
  wire shift_c_U_n_66;
  wire shift_c_U_n_67;
  wire shift_c_U_n_68;
  wire shift_c_U_n_69;
  wire shift_c_U_n_70;
  wire shift_c_U_n_71;
  wire shift_c_U_n_72;
  wire shift_c_U_n_73;
  wire [31:0]shift_c_dout;
  wire shift_c_empty_n;
  wire shift_c_full_n;
  wire start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_11;
  wire start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_13;
  wire start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n;
  wire start_once_reg;
  wire [0:0]sub13_fu_112_p2;
  wire [0:0]sub_fu_106_p2;
  wire [7:0]trunc_ln105_reg_206;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_12;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_13;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_14;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_15;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_16;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_17;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_18;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_19;

  assign img_out_TDEST[0] = \<const0> ;
  assign img_out_TID[0] = \<const0> ;
  assign img_out_TKEEP[0] = \<const0> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign img_out_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  scharr_design_scharr_accel_0_0_scharr_accel_Block_entry2_proc Block_entry2_proc_U0
       (.D({Block_entry2_proc_U0_ap_return_6,Block_entry2_proc_U0_ap_return_0,Block_entry2_proc_U0_ap_return_4}),
        .Q(cols),
        .alpha_c_full_n(alpha_c_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(p_dstgx_rows_channel_U_n_12),
        .\ap_return_6_preg_reg[31]_0 (rows),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_channel_write_dst_1_cols_channel(ap_sync_channel_write_dst_1_cols_channel),
        .ap_sync_channel_write_dst_1_rows_channel(ap_sync_channel_write_dst_1_rows_channel),
        .ap_sync_channel_write_in_mat_cols_c15_channel(ap_sync_channel_write_in_mat_cols_c15_channel),
        .ap_sync_channel_write_in_mat_rows_c14_channel(ap_sync_channel_write_in_mat_rows_c14_channel),
        .ap_sync_channel_write_p_dst_cols_channel(ap_sync_channel_write_p_dst_cols_channel),
        .ap_sync_channel_write_p_dst_rows_channel(ap_sync_channel_write_p_dst_rows_channel),
        .ap_sync_channel_write_p_dstgx_cols_channel(ap_sync_channel_write_p_dstgx_cols_channel),
        .ap_sync_channel_write_p_dstgx_rows_channel(ap_sync_channel_write_p_dstgx_rows_channel),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_dst_1_cols_channel(ap_sync_reg_channel_write_dst_1_cols_channel),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .ap_sync_reg_channel_write_in_mat_cols_c15_channel(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .ap_sync_reg_channel_write_in_mat_rows_c14_channel(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .ap_sync_reg_channel_write_p_dst_rows_channel(ap_sync_reg_channel_write_p_dst_rows_channel),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .ap_sync_reg_channel_write_p_dstgx_rows_channel_reg(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9),
        .dst_1_cols_channel_full_n(dst_1_cols_channel_full_n),
        .dst_1_rows_channel_full_n(dst_1_rows_channel_full_n),
        .in(Block_entry2_proc_U0_ap_return_7),
        .in_mat_cols_c15_channel_full_n(in_mat_cols_c15_channel_full_n),
        .in_mat_rows_c14_channel_full_n(in_mat_rows_c14_channel_full_n),
        .int_ap_start_reg(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .p_dst_cols_channel_full_n(p_dst_cols_channel_full_n),
        .p_dst_rows_channel_full_n(p_dst_rows_channel_full_n),
        .p_dstgx_cols_channel_full_n(p_dstgx_cols_channel_full_n),
        .p_dstgx_rows_channel_full_n(p_dstgx_rows_channel_full_n),
        .shift_c_full_n(shift_c_full_n));
  GND GND
       (.G(\<const0> ));
  scharr_design_scharr_accel_0_0_scharr_accel_Scharr_0_16_0_2160_3840_1_2_2_2_s Scharr_0_16_0_2160_3840_1_2_2_2_U0
       (.D(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgx_data_din),
        .E(push_0),
        .\GradientValuesY_reg_756_reg[7] (Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_din),
        .Q(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/trunc_ln350_reg_594 ),
        .SS(ap_rst_n_inv),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .\ap_CS_fsm_reg[0]_0 (Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_15),
        .\ap_CS_fsm_reg[1]_0 (Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_37),
        .\ap_CS_fsm_reg[8] (p_dstgy_data_U_n_11),
        .ap_block_pp0_stage0_subdone(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter1_reg(Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_34),
        .ap_rst_n(ap_rst_n),
        .cmp_i_i603_i_reg_614(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/cmp_i_i603_i_reg_614 ),
        .d1(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_d1 ),
        .full_n_reg(push),
        .\img_height_reg_68_reg[15]_0 (in_mat_rows_c_dout),
        .\img_width_reg_73_reg[15]_0 (in_mat_cols_c_dout),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .\mOutPtr_reg[0] (Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_33),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_9),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .push(push_2),
        .ram_reg_2(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_d1 ),
        .ram_reg_2_0(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_d1 ),
        .\trunc_ln350_reg_594_reg[0] (Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_13),
        .\trunc_ln350_reg_594_reg[0]_0 (Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_16));
  scharr_design_scharr_accel_0_0_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s accumulateWeighted_0_2_2160_3840_1_2_2_2_U0
       (.B(p_dstgy_data_dout),
        .CO(icmp_ln58_fu_351_p2),
        .D(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din),
        .Q({ap_CS_fsm_state9,accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_22}),
        .SS(ap_rst_n_inv),
        .accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .alpha_c_empty_n(alpha_c_empty_n),
        .\alpha_read_reg_374_reg[31]_0 (alpha_c_dout),
        .\ap_CS_fsm_reg[0]_0 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_20),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4_reg(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_24),
        .ap_rst_n(ap_rst_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .empty_n_reg(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_26),
        .empty_n_reg_0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_27),
        .out(p_dstgx_cols_channel_dout),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_cols_channel_empty_n(p_dstgx_cols_channel_empty_n),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgx_rows_channel_empty_n(p_dstgx_rows_channel_empty_n),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_reg_reg(p_dstgx_data_dout),
        .push(push_1),
        .\trunc_ln119_reg_424_reg[15]_0 (p_dstgx_rows_channel_dout));
  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S alpha_c_U
       (.E(control_s_axi_U_n_17),
        .Q(alpha),
        .SS(ap_rst_n_inv),
        .accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .alpha_c_empty_n(alpha_c_empty_n),
        .alpha_c_full_n(alpha_c_full_n),
        .ap_clk(ap_clk),
        .out(alpha_c_dout),
        .push(push_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_entry2_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_149),
        .Q(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_dst_1_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_dst_1_cols_channel),
        .Q(ap_sync_reg_channel_write_dst_1_cols_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_dst_1_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_dst_1_rows_channel),
        .Q(ap_sync_reg_channel_write_dst_1_rows_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_in_mat_cols_c15_channel),
        .Q(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_in_mat_rows_c14_channel),
        .Q(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dst_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dst_cols_channel),
        .Q(ap_sync_reg_channel_write_p_dst_cols_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dst_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dst_rows_channel),
        .Q(ap_sync_reg_channel_write_p_dst_rows_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dstgx_cols_channel),
        .Q(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dstgx_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dstgx_rows_channel),
        .Q(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_148),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .R(1'b0));
  scharr_design_scharr_accel_0_0_scharr_accel_axis2xfMat_24_16_2160_3840_1_s axis2xfMat_24_16_2160_3840_1_U0
       (.\B_V_data_1_state_reg[1] (img_inp_TREADY),
        .CO(icmp_ln79_fu_141_p2),
        .D(in_mat_cols_c15_channel_dout[11:0]),
        .DI({in_mat_cols_c15_channel_U_n_51,in_mat_cols_c15_channel_U_n_52}),
        .Q({ap_CS_fsm_state2,axis2xfMat_24_16_2160_3840_1_U0_n_15}),
        .S({in_mat_cols_c15_channel_U_n_27,in_mat_cols_c15_channel_U_n_28,in_mat_cols_c15_channel_U_n_29,in_mat_cols_c15_channel_U_n_30}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (axis2xfMat_24_16_2160_3840_1_U0_n_17),
        .\ap_CS_fsm_reg[2]_0 ({in_mat_rows_c14_channel_U_n_16,in_mat_rows_c14_channel_U_n_17,in_mat_rows_c14_channel_U_n_18,in_mat_rows_c14_channel_U_n_19}),
        .\ap_CS_fsm_reg[2]_1 ({in_mat_rows_c14_channel_U_n_12,in_mat_rows_c14_channel_U_n_13,in_mat_rows_c14_channel_U_n_14,in_mat_rows_c14_channel_U_n_15}),
        .ap_clk(ap_clk),
        .ap_loop_init_int(\grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .\axi_data_reg_138_reg[23] (axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0(axis2xfMat_24_16_2160_3840_1_U0_n_30),
        .icmp_ln79_fu_141_p2_carry__0_0({in_mat_rows_c14_channel_U_n_28,in_mat_rows_c14_channel_U_n_29,in_mat_rows_c14_channel_U_n_30,in_mat_rows_c14_channel_U_n_31}),
        .icmp_ln79_fu_141_p2_carry__0_1({in_mat_rows_c14_channel_U_n_48,in_mat_rows_c14_channel_U_n_49,in_mat_rows_c14_channel_U_n_50,in_mat_rows_c14_channel_U_n_51}),
        .icmp_ln79_fu_141_p2_carry__1_0({in_mat_rows_c14_channel_U_n_52,in_mat_rows_c14_channel_U_n_53,in_mat_rows_c14_channel_U_n_54,in_mat_rows_c14_channel_U_n_55}),
        .icmp_ln79_fu_141_p2_carry__1_1({in_mat_rows_c14_channel_U_n_56,in_mat_rows_c14_channel_U_n_57,in_mat_rows_c14_channel_U_n_58,in_mat_rows_c14_channel_U_n_59}),
        .icmp_ln79_fu_141_p2_carry__2_0({in_mat_rows_c14_channel_U_n_20,in_mat_rows_c14_channel_U_n_21,in_mat_rows_c14_channel_U_n_22,in_mat_rows_c14_channel_U_n_23}),
        .icmp_ln79_fu_141_p2_carry__2_1({in_mat_rows_c14_channel_U_n_24,in_mat_rows_c14_channel_U_n_25,in_mat_rows_c14_channel_U_n_26,in_mat_rows_c14_channel_U_n_27}),
        .icmp_ln81_fu_107_p2_carry__1({in_mat_cols_c15_channel_U_n_47,in_mat_cols_c15_channel_U_n_48,in_mat_cols_c15_channel_U_n_49,in_mat_cols_c15_channel_U_n_50}),
        .icmp_ln81_fu_107_p2_carry__2({in_mat_cols_c15_channel_U_n_19,in_mat_cols_c15_channel_U_n_20,in_mat_cols_c15_channel_U_n_21,in_mat_cols_c15_channel_U_n_22}),
        .icmp_ln81_fu_107_p2_carry__2_0({in_mat_cols_c15_channel_U_n_23,in_mat_cols_c15_channel_U_n_24,in_mat_cols_c15_channel_U_n_25,in_mat_cols_c15_channel_U_n_26}),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TVALID(img_inp_TVALID),
        .in_mat_data_full_n(in_mat_data_full_n),
        .\j_2_fu_60_reg[0] ({in_mat_cols_c15_channel_U_n_15,in_mat_cols_c15_channel_U_n_16,in_mat_cols_c15_channel_U_n_17,in_mat_cols_c15_channel_U_n_18}),
        .\j_2_fu_60_reg[0]_0 ({in_mat_cols_c15_channel_U_n_11,in_mat_cols_c15_channel_U_n_12,in_mat_cols_c15_channel_U_n_13,in_mat_cols_c15_channel_U_n_14}),
        .\j_2_fu_60_reg[11] ({axis2xfMat_24_16_2160_3840_1_U0_n_18,axis2xfMat_24_16_2160_3840_1_U0_n_19,axis2xfMat_24_16_2160_3840_1_U0_n_20,axis2xfMat_24_16_2160_3840_1_U0_n_21,axis2xfMat_24_16_2160_3840_1_U0_n_22,axis2xfMat_24_16_2160_3840_1_U0_n_23,axis2xfMat_24_16_2160_3840_1_U0_n_24,axis2xfMat_24_16_2160_3840_1_U0_n_25,axis2xfMat_24_16_2160_3840_1_U0_n_26,axis2xfMat_24_16_2160_3840_1_U0_n_27,axis2xfMat_24_16_2160_3840_1_U0_n_28,axis2xfMat_24_16_2160_3840_1_U0_n_29}),
        .out(i_fu_76_reg),
        .push(push_2),
        .push_0(push_12),
        .sel(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(in_mat_rows_c14_channel_U_n_60));
  scharr_design_scharr_accel_0_0_scharr_accel_control_s_axi control_s_axi_U
       (.E(control_s_axi_U_n_17),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_22),
        .SS(ap_rst_n_inv),
        .alpha_c_empty_n(alpha_c_empty_n),
        .alpha_c_full_n(alpha_c_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(control_s_axi_U_n_148),
        .ap_done_reg_reg_0(control_s_axi_U_n_149),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .\int_alpha_reg[31]_0 (alpha),
        .int_ap_idle_reg_0(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .int_ap_idle_reg_1(convertTo_2_0_2160_3840_1_2_2_8_U0_n_19),
        .int_ap_start_reg_0(control_s_axi_U_n_16),
        .\int_cols_reg[31]_0 (cols),
        .\int_isr_reg[0]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_19),
        .\int_rows_reg[31]_0 (rows),
        .\int_shift_reg[31]_0 (shift),
        .interrupt(interrupt),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dstgx_cols_channel_empty_n(p_dstgx_cols_channel_empty_n),
        .p_dstgx_rows_channel_empty_n(p_dstgx_rows_channel_empty_n),
        .push(push_3),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .shift_c_full_n(shift_c_full_n));
  scharr_design_scharr_accel_0_0_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8 convertTo_2_0_2160_3840_1_2_2_8_U0
       (.CO(icmp_ln75_fu_132_p2),
        .D(p_dst_data_dout),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2_6}),
        .S({shift_c_U_n_11,shift_c_U_n_12,shift_c_U_n_13,shift_c_dout[0]}),
        .SS(ap_rst_n_inv),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .\ap_CS_fsm_reg[0]_0 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_19),
        .\ap_CS_fsm_reg[2]_0 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_18),
        .\ap_CS_fsm_reg[2]_1 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_22),
        .ap_block_pp0_stage0_subdone(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter3(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3 ),
        .ap_rst_n(ap_rst_n),
        .convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .dst_1_data_full_n(dst_1_data_full_n),
        .empty_n_reg(convertTo_2_0_2160_3840_1_2_2_8_U0_n_24),
        .empty_n_reg_0(convertTo_2_0_2160_3840_1_2_2_8_U0_n_25),
        .full_n(full_n_5),
        .full_n_0(full_n),
        .\height_reg_165_reg[15]_0 (p_dst_rows_channel_dout),
        .icmp_ln104_reg_211(icmp_ln104_reg_211),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .int_ap_idle_reg(Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_15),
        .int_ap_idle_reg_0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_20),
        .int_ap_idle_reg_1(xfMat2axis_8_0_2160_3840_1_U0_n_12),
        .\mOutPtr_reg[0] (convertTo_2_0_2160_3840_1_2_2_8_U0_n_15),
        .\mOutPtr_reg[0]_0 (p_dst_data_U_n_10),
        .\mOutPtr_reg[1] (p_dst_data_U_n_9),
        .out(p_dst_cols_channel_dout),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .\p_shift_read_reg_155_reg[31]_0 (shift_c_dout[31:1]),
        .push(push_4),
        .push_1(push_1),
        .push_2(push_11),
        .push_3(push_10),
        .rev_fu_108_p2(rev_fu_108_p2),
        .shift_c_empty_n(shift_c_empty_n),
        .\sub_i377_i_reg_175_reg[11]_0 ({shift_c_U_n_50,shift_c_U_n_51,shift_c_U_n_52,shift_c_U_n_53}),
        .\sub_i377_i_reg_175_reg[15]_0 ({shift_c_U_n_54,shift_c_U_n_55,shift_c_U_n_56,shift_c_U_n_57}),
        .\sub_i377_i_reg_175_reg[19]_0 ({shift_c_U_n_58,shift_c_U_n_59,shift_c_U_n_60,shift_c_U_n_61}),
        .\sub_i377_i_reg_175_reg[23]_0 ({shift_c_U_n_62,shift_c_U_n_63,shift_c_U_n_64,shift_c_U_n_65}),
        .\sub_i377_i_reg_175_reg[27]_0 ({shift_c_U_n_66,shift_c_U_n_67,shift_c_U_n_68,shift_c_U_n_69}),
        .\sub_i377_i_reg_175_reg[31]_0 ({shift_c_U_n_70,shift_c_U_n_71,shift_c_U_n_72,shift_c_U_n_73}),
        .\sub_i377_i_reg_175_reg[7]_0 ({shift_c_U_n_46,shift_c_U_n_47,shift_c_U_n_48,shift_c_U_n_49}),
        .\trunc_ln105_reg_206_reg[7] (trunc_ln105_reg_206));
  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S dst_1_cols_channel_U
       (.D(sub_fu_106_p2),
        .DI({dst_1_cols_channel_U_n_60,dst_1_cols_channel_U_n_61}),
        .E(xfMat2axis_8_0_2160_3840_1_U0_n_16),
        .S({dst_1_cols_channel_U_n_13,dst_1_cols_channel_U_n_14,dst_1_cols_channel_U_n_15,dst_1_cols_channel_U_n_16}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_clk_0({dst_1_cols_channel_U_n_48,dst_1_cols_channel_U_n_49,dst_1_cols_channel_U_n_50,dst_1_cols_channel_U_n_51}),
        .ap_clk_1({dst_1_cols_channel_U_n_52,dst_1_cols_channel_U_n_53,dst_1_cols_channel_U_n_54,dst_1_cols_channel_U_n_55}),
        .ap_clk_10({dst_1_cols_channel_U_n_88,dst_1_cols_channel_U_n_89,dst_1_cols_channel_U_n_90,dst_1_cols_channel_U_n_91}),
        .ap_clk_11({dst_1_cols_channel_U_n_92,dst_1_cols_channel_U_n_93,dst_1_cols_channel_U_n_94}),
        .ap_clk_2({dst_1_cols_channel_U_n_56,dst_1_cols_channel_U_n_57,dst_1_cols_channel_U_n_58,dst_1_cols_channel_U_n_59}),
        .ap_clk_3({dst_1_cols_channel_U_n_62,dst_1_cols_channel_U_n_63}),
        .ap_clk_4({dst_1_cols_channel_U_n_64,dst_1_cols_channel_U_n_65,dst_1_cols_channel_U_n_66,dst_1_cols_channel_U_n_67}),
        .ap_clk_5({dst_1_cols_channel_U_n_68,dst_1_cols_channel_U_n_69,dst_1_cols_channel_U_n_70,dst_1_cols_channel_U_n_71}),
        .ap_clk_6({dst_1_cols_channel_U_n_72,dst_1_cols_channel_U_n_73,dst_1_cols_channel_U_n_74,dst_1_cols_channel_U_n_75}),
        .ap_clk_7({dst_1_cols_channel_U_n_76,dst_1_cols_channel_U_n_77,dst_1_cols_channel_U_n_78,dst_1_cols_channel_U_n_79}),
        .ap_clk_8({dst_1_cols_channel_U_n_80,dst_1_cols_channel_U_n_81,dst_1_cols_channel_U_n_82,dst_1_cols_channel_U_n_83}),
        .ap_clk_9({dst_1_cols_channel_U_n_84,dst_1_cols_channel_U_n_85,dst_1_cols_channel_U_n_86,dst_1_cols_channel_U_n_87}),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_dst_1_cols_channel(ap_sync_reg_channel_write_dst_1_cols_channel),
        .ap_sync_reg_channel_write_dst_1_cols_channel_reg(dst_1_cols_channel_U_n_12),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4(control_s_axi_U_n_16),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_cols_channel_full_n(dst_1_cols_channel_full_n),
        .empty_n_reg_0(xfMat2axis_8_0_2160_3840_1_U0_n_19),
        .full_n_reg_0(xfMat2axis_8_0_2160_3840_1_U0_n_18),
        .in(Block_entry2_proc_U0_ap_return_7),
        .\mOutPtr_reg[3]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_15),
        .out(dst_1_cols_channel_dout),
        .p_dst_cols_channel_full_n(p_dst_cols_channel_full_n),
        .push(push_7));
  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S dst_1_data_U
       (.B_V_data_1_sel_wr01_out(\regslice_both_img_out_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .D(dst_1_data_dout),
        .Q(ap_CS_fsm_state3),
        .\SRL_SIG_reg[0][7] (trunc_ln105_reg_206),
        .SS(ap_rst_n_inv),
        .ap_block_pp0_stage0_subdone(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter1_0(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter3(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3 ),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_data_full_n(dst_1_data_full_n),
        .icmp_ln104_reg_211(icmp_ln104_reg_211),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .\mOutPtr_reg[0]_0 (ap_CS_fsm_state3_13),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .push(push_4));
  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_0 dst_1_rows_channel_U
       (.D(sub13_fu_112_p2),
        .DI({dst_1_rows_channel_U_n_36,dst_1_rows_channel_U_n_37,dst_1_rows_channel_U_n_38,dst_1_rows_channel_U_n_39}),
        .E(xfMat2axis_8_0_2160_3840_1_U0_n_14),
        .S({dst_1_rows_channel_U_n_12,dst_1_rows_channel_U_n_13,dst_1_rows_channel_U_n_14,dst_1_rows_channel_U_n_15}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_clk_0({dst_1_rows_channel_U_n_29,dst_1_rows_channel_U_n_30,dst_1_rows_channel_U_n_31,dst_1_rows_channel_U_n_32}),
        .ap_clk_1({dst_1_rows_channel_U_n_33,dst_1_rows_channel_U_n_34,dst_1_rows_channel_U_n_35}),
        .ap_clk_2({dst_1_rows_channel_U_n_40,dst_1_rows_channel_U_n_41,dst_1_rows_channel_U_n_42,dst_1_rows_channel_U_n_43}),
        .ap_clk_3({dst_1_rows_channel_U_n_44,dst_1_rows_channel_U_n_45}),
        .ap_clk_4({dst_1_rows_channel_U_n_46,dst_1_rows_channel_U_n_47,dst_1_rows_channel_U_n_48,dst_1_rows_channel_U_n_49}),
        .ap_clk_5({dst_1_rows_channel_U_n_50,dst_1_rows_channel_U_n_51,dst_1_rows_channel_U_n_52,dst_1_rows_channel_U_n_53}),
        .ap_clk_6({dst_1_rows_channel_U_n_54,dst_1_rows_channel_U_n_55,dst_1_rows_channel_U_n_56,dst_1_rows_channel_U_n_57}),
        .ap_clk_7({dst_1_rows_channel_U_n_58,dst_1_rows_channel_U_n_59,dst_1_rows_channel_U_n_60,dst_1_rows_channel_U_n_61}),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .dst_1_rows_channel_full_n(dst_1_rows_channel_full_n),
        .empty_n_reg_0(xfMat2axis_8_0_2160_3840_1_U0_n_19),
        .full_n_reg_0(xfMat2axis_8_0_2160_3840_1_U0_n_17),
        .icmp_ln104_fu_131_p2_carry__0(i_fu_62_reg),
        .icmp_ln104_fu_131_p2_carry__2_i_1({Block_entry2_proc_U0_ap_return_6,Block_entry2_proc_U0_ap_return_0,Block_entry2_proc_U0_ap_return_4}),
        .\mOutPtr_reg[3]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_13),
        .out(dst_1_rows_channel_dout),
        .push(push_8));
  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S in_mat_cols_c15_channel_U
       (.CO(icmp_ln79_fu_141_p2),
        .D(in_mat_cols_c15_channel_dout),
        .DI({in_mat_cols_c15_channel_U_n_51,in_mat_cols_c15_channel_U_n_52}),
        .Q(ap_CS_fsm_state2),
        .S({in_mat_cols_c15_channel_U_n_27,in_mat_cols_c15_channel_U_n_28,in_mat_cols_c15_channel_U_n_29,in_mat_cols_c15_channel_U_n_30}),
        .\SRL_SIG_reg[0][15] ({in_mat_cols_c15_channel_U_n_47,in_mat_cols_c15_channel_U_n_48,in_mat_cols_c15_channel_U_n_49,in_mat_cols_c15_channel_U_n_50}),
        .\SRL_SIG_reg[0][23] ({in_mat_cols_c15_channel_U_n_19,in_mat_cols_c15_channel_U_n_20,in_mat_cols_c15_channel_U_n_21,in_mat_cols_c15_channel_U_n_22}),
        .\SRL_SIG_reg[0][31] ({in_mat_cols_c15_channel_U_n_11,in_mat_cols_c15_channel_U_n_12,in_mat_cols_c15_channel_U_n_13,in_mat_cols_c15_channel_U_n_14}),
        .\SRL_SIG_reg[0][31]_0 ({in_mat_cols_c15_channel_U_n_15,in_mat_cols_c15_channel_U_n_16,in_mat_cols_c15_channel_U_n_17,in_mat_cols_c15_channel_U_n_18}),
        .\SRL_SIG_reg[0][31]_1 (Block_entry2_proc_U0_ap_return_7),
        .\SRL_SIG_reg[1][22] ({in_mat_cols_c15_channel_U_n_23,in_mat_cols_c15_channel_U_n_24,in_mat_cols_c15_channel_U_n_25,in_mat_cols_c15_channel_U_n_26}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_loop_init_int(\grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_in_mat_cols_c15_channel(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .full_n_reg_0(axis2xfMat_24_16_2160_3840_1_U0_n_17),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .icmp_ln81_fu_107_p2_carry(axis2xfMat_24_16_2160_3840_1_U0_n_30),
        .icmp_ln81_fu_107_p2_carry__0_i_7({axis2xfMat_24_16_2160_3840_1_U0_n_18,axis2xfMat_24_16_2160_3840_1_U0_n_19,axis2xfMat_24_16_2160_3840_1_U0_n_20,axis2xfMat_24_16_2160_3840_1_U0_n_21,axis2xfMat_24_16_2160_3840_1_U0_n_22,axis2xfMat_24_16_2160_3840_1_U0_n_23,axis2xfMat_24_16_2160_3840_1_U0_n_24,axis2xfMat_24_16_2160_3840_1_U0_n_25,axis2xfMat_24_16_2160_3840_1_U0_n_26,axis2xfMat_24_16_2160_3840_1_U0_n_27,axis2xfMat_24_16_2160_3840_1_U0_n_28,axis2xfMat_24_16_2160_3840_1_U0_n_29}),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_cols_c15_channel_full_n(in_mat_cols_c15_channel_full_n));
  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_1 in_mat_cols_c_U
       (.D(in_mat_cols_c15_channel_dout),
        .\SRL_SIG_reg[0][15] (in_mat_cols_c_dout),
        .SS(ap_rst_n_inv),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .ap_clk(ap_clk),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .\mOutPtr_reg[0]_0 (mOutPtr),
        .\mOutPtr_reg[0]_1 (start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_13),
        .push(push_12));
  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w24_d2_S in_mat_data_U
       (.D(axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din),
        .Q(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/trunc_ln350_reg_594 ),
        .\SRL_SIG_reg[1][23] (\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_d1 ),
        .SS(ap_rst_n_inv),
        .ap_block_pp0_stage0_subdone(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1 ),
        .cmp_i_i603_i_reg_614(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/cmp_i_i603_i_reg_614 ),
        .\cmp_i_i603_i_reg_614_reg[0] (\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_d1 ),
        .d1(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_d1 ),
        .empty_n_reg_0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_34),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_9),
        .\mOutPtr_reg[0]_1 (Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_33),
        .push(push_2),
        .ram_reg_2(Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_13),
        .ram_reg_2_0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_16));
  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_2 in_mat_rows_c14_channel_U
       (.CO(icmp_ln79_fu_141_p2),
        .D(in_mat_rows_c14_channel_dout),
        .Q(ap_CS_fsm_state2),
        .\SRL_SIG_reg[0][15] ({in_mat_rows_c14_channel_U_n_56,in_mat_rows_c14_channel_U_n_57,in_mat_rows_c14_channel_U_n_58,in_mat_rows_c14_channel_U_n_59}),
        .\SRL_SIG_reg[0][23] ({in_mat_rows_c14_channel_U_n_20,in_mat_rows_c14_channel_U_n_21,in_mat_rows_c14_channel_U_n_22,in_mat_rows_c14_channel_U_n_23}),
        .\SRL_SIG_reg[0][31] ({in_mat_rows_c14_channel_U_n_12,in_mat_rows_c14_channel_U_n_13,in_mat_rows_c14_channel_U_n_14,in_mat_rows_c14_channel_U_n_15}),
        .\SRL_SIG_reg[0][31]_0 ({in_mat_rows_c14_channel_U_n_16,in_mat_rows_c14_channel_U_n_17,in_mat_rows_c14_channel_U_n_18,in_mat_rows_c14_channel_U_n_19}),
        .\SRL_SIG_reg[0][31]_1 ({Block_entry2_proc_U0_ap_return_6,Block_entry2_proc_U0_ap_return_0,Block_entry2_proc_U0_ap_return_4}),
        .\SRL_SIG_reg[1][14] ({in_mat_rows_c14_channel_U_n_52,in_mat_rows_c14_channel_U_n_53,in_mat_rows_c14_channel_U_n_54,in_mat_rows_c14_channel_U_n_55}),
        .\SRL_SIG_reg[1][22] ({in_mat_rows_c14_channel_U_n_24,in_mat_rows_c14_channel_U_n_25,in_mat_rows_c14_channel_U_n_26,in_mat_rows_c14_channel_U_n_27}),
        .\SRL_SIG_reg[1][7] ({in_mat_rows_c14_channel_U_n_48,in_mat_rows_c14_channel_U_n_49,in_mat_rows_c14_channel_U_n_50,in_mat_rows_c14_channel_U_n_51}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_in_mat_rows_c14_channel(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .empty_n_reg_0(in_mat_rows_c14_channel_U_n_60),
        .full_n_reg_0(axis2xfMat_24_16_2160_3840_1_U0_n_17),
        .\i_fu_76_reg[7] ({in_mat_rows_c14_channel_U_n_28,in_mat_rows_c14_channel_U_n_29,in_mat_rows_c14_channel_U_n_30,in_mat_rows_c14_channel_U_n_31}),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .in_mat_rows_c14_channel_full_n(in_mat_rows_c14_channel_full_n),
        .out(i_fu_76_reg),
        .sel(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_3 in_mat_rows_c_U
       (.D(in_mat_rows_c14_channel_dout),
        .\SRL_SIG_reg[0][15] (in_mat_rows_c_dout),
        .SS(ap_rst_n_inv),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .ap_clk(ap_clk),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .\mOutPtr_reg[0]_0 (mOutPtr_9),
        .\mOutPtr_reg[0]_1 (start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_11),
        .push(push_12));
  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_4 p_dst_cols_channel_U
       (.CO(icmp_ln75_fu_132_p2),
        .Q(ap_CS_fsm_state2_6),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .empty_n_reg_0(convertTo_2_0_2160_3840_1_2_2_8_U0_n_24),
        .full_n(full_n),
        .in(Block_entry2_proc_U0_ap_return_7[15:0]),
        .out(p_dst_cols_channel_dout),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_cols_channel_full_n(p_dst_cols_channel_full_n),
        .push(push_10));
  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w16_d2_S p_dst_data_U
       (.D(p_dst_data_dout),
        .\SRL_SIG_reg[0][9] (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .empty_n_reg_0(convertTo_2_0_2160_3840_1_2_2_8_U0_n_22),
        .\mOutPtr_reg[0]_0 (p_dst_data_U_n_10),
        .\mOutPtr_reg[0]_1 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_18),
        .\mOutPtr_reg[1]_0 (p_dst_data_U_n_9),
        .\mOutPtr_reg[1]_1 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_15),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_data_full_n(p_dst_data_full_n),
        .push(push_1));
  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_5 p_dst_rows_channel_U
       (.CO(icmp_ln75_fu_132_p2),
        .Q(ap_CS_fsm_state2_6),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_p_dst_rows_channel(ap_sync_reg_channel_write_p_dst_rows_channel),
        .empty_n_reg_0(convertTo_2_0_2160_3840_1_2_2_8_U0_n_25),
        .full_n(full_n_5),
        .full_n_reg_0(p_dst_rows_channel_U_n_12),
        .in({Block_entry2_proc_U0_ap_return_0,Block_entry2_proc_U0_ap_return_4}),
        .out(p_dst_rows_channel_dout),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .p_dst_rows_channel_full_n(p_dst_rows_channel_full_n),
        .push(push_11));
  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S p_dstgx_cols_channel_U
       (.CO(icmp_ln58_fu_351_p2),
        .Q(ap_CS_fsm_state9),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_in_mat_cols_c15_channel(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3(control_s_axi_U_n_16),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel_reg(p_dstgx_cols_channel_U_n_11),
        .in(Block_entry2_proc_U0_ap_return_7[15:0]),
        .in_mat_cols_c15_channel_full_n(in_mat_cols_c15_channel_full_n),
        .\mOutPtr_reg[2]_0 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_26),
        .out(p_dstgx_cols_channel_dout),
        .p_dstgx_cols_channel_empty_n(p_dstgx_cols_channel_empty_n),
        .p_dstgx_cols_channel_full_n(p_dstgx_cols_channel_full_n));
  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_6 p_dstgx_data_U
       (.D(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgx_data_din),
        .E(push_0),
        .\SRL_SIG_reg[0][7] (p_dstgx_data_dout),
        .SS(ap_rst_n_inv),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .ap_clk(ap_clk),
        .full_n_reg_0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_24),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgx_data_full_n(p_dstgx_data_full_n));
  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_7 p_dstgx_rows_channel_U
       (.CO(icmp_ln58_fu_351_p2),
        .D({Block_entry2_proc_U0_ap_return_0,Block_entry2_proc_U0_ap_return_4}),
        .Q(ap_CS_fsm_state9),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .ap_sync_reg_channel_write_dst_1_rows_channel_reg(p_dstgx_rows_channel_U_n_12),
        .ap_sync_reg_channel_write_in_mat_rows_c14_channel(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_0(control_s_axi_U_n_16),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_1(dst_1_cols_channel_U_n_12),
        .ap_sync_reg_channel_write_p_dstgx_rows_channel(ap_sync_reg_channel_write_p_dstgx_rows_channel),
        .ap_sync_reg_channel_write_p_dstgx_rows_channel_reg(p_dst_rows_channel_U_n_12),
        .ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_0(p_dstgx_cols_channel_U_n_11),
        .in_mat_rows_c14_channel_full_n(in_mat_rows_c14_channel_full_n),
        .\mOutPtr_reg[2]_0 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_27),
        .out(p_dstgx_rows_channel_dout),
        .p_dstgx_rows_channel_empty_n(p_dstgx_rows_channel_empty_n),
        .p_dstgx_rows_channel_full_n(p_dstgx_rows_channel_full_n),
        .push(push_8),
        .\trunc_ln119_reg_424_reg[15] (ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9));
  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_8 p_dstgy_data_U
       (.B(p_dstgy_data_dout),
        .D(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_din),
        .E(push),
        .SS(ap_rst_n_inv),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .ap_clk(ap_clk),
        .full_n_reg_0(p_dstgy_data_U_n_11),
        .full_n_reg_1(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_24),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n));
  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_9 shift_c_U
       (.S({shift_c_U_n_11,shift_c_U_n_12,shift_c_U_n_13,shift_c_dout[0]}),
        .SS(ap_rst_n_inv),
        .alpha_c_full_n(alpha_c_full_n),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .in(shift),
        .\int_shift_reg[11] ({shift_c_U_n_50,shift_c_U_n_51,shift_c_U_n_52,shift_c_U_n_53}),
        .\int_shift_reg[15] ({shift_c_U_n_54,shift_c_U_n_55,shift_c_U_n_56,shift_c_U_n_57}),
        .\int_shift_reg[19] ({shift_c_U_n_58,shift_c_U_n_59,shift_c_U_n_60,shift_c_U_n_61}),
        .\int_shift_reg[23] ({shift_c_U_n_62,shift_c_U_n_63,shift_c_U_n_64,shift_c_U_n_65}),
        .\int_shift_reg[27] ({shift_c_U_n_66,shift_c_U_n_67,shift_c_U_n_68,shift_c_U_n_69}),
        .\int_shift_reg[31] ({shift_c_U_n_70,shift_c_U_n_71,shift_c_U_n_72,shift_c_U_n_73}),
        .\int_shift_reg[7] ({shift_c_U_n_46,shift_c_U_n_47,shift_c_U_n_48,shift_c_U_n_49}),
        .\mOutPtr_reg[0]_0 (ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .out(shift_c_dout[31:1]),
        .push(push_3),
        .rev_fu_108_p2(rev_fu_108_p2),
        .shift_c_empty_n(shift_c_empty_n),
        .shift_c_full_n(shift_c_full_n));
  scharr_design_scharr_accel_0_0_scharr_accel_start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0 start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U
       (.Q(axis2xfMat_24_16_2160_3840_1_U0_n_15),
        .SS(ap_rst_n_inv),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .ap_clk(ap_clk),
        .empty_n_reg_0(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_11),
        .empty_n_reg_1(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_13),
        .full_n_reg_0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_37),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .\mOutPtr_reg[0]_0 (Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_15),
        .\mOutPtr_reg[0]_1 (mOutPtr_9),
        .\mOutPtr_reg[0]_2 (mOutPtr),
        .push(push_12),
        .start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  scharr_design_scharr_accel_0_0_scharr_accel_xfMat2axis_8_0_2160_3840_1_s xfMat2axis_8_0_2160_3840_1_U0
       (.\B_V_data_1_payload_B_reg[7] (dst_1_data_dout),
        .B_V_data_1_sel_wr01_out(\regslice_both_img_out_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .\B_V_data_1_state_reg[0] (img_out_TVALID),
        .\B_V_data_1_state_reg[0]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_13),
        .\B_V_data_1_state_reg[0]_1 (xfMat2axis_8_0_2160_3840_1_U0_n_15),
        .\B_V_data_1_state_reg[0]_2 (xfMat2axis_8_0_2160_3840_1_U0_n_16),
        .\B_V_data_1_state_reg[0]_3 (xfMat2axis_8_0_2160_3840_1_U0_n_19),
        .D(sub_fu_106_p2),
        .DI({dst_1_cols_channel_U_n_60,dst_1_cols_channel_U_n_61}),
        .E(xfMat2axis_8_0_2160_3840_1_U0_n_14),
        .Q(axis2xfMat_24_16_2160_3840_1_U0_n_15),
        .S({dst_1_cols_channel_U_n_13,dst_1_cols_channel_U_n_14,dst_1_cols_channel_U_n_15,dst_1_cols_channel_U_n_16}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_12),
        .\ap_CS_fsm_reg[2]_0 (ap_CS_fsm_state3_13),
        .\ap_CS_fsm_reg[3]_0 ({dst_1_rows_channel_U_n_54,dst_1_rows_channel_U_n_55,dst_1_rows_channel_U_n_56,dst_1_rows_channel_U_n_57}),
        .\ap_CS_fsm_reg[3]_1 ({dst_1_rows_channel_U_n_58,dst_1_rows_channel_U_n_59,dst_1_rows_channel_U_n_60,dst_1_rows_channel_U_n_61}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1 ),
        .ap_loop_init_int_reg({dst_1_cols_channel_U_n_84,dst_1_cols_channel_U_n_85,dst_1_cols_channel_U_n_86,dst_1_cols_channel_U_n_87}),
        .ap_loop_init_int_reg_0({dst_1_cols_channel_U_n_88,dst_1_cols_channel_U_n_89,dst_1_cols_channel_U_n_90,dst_1_cols_channel_U_n_91}),
        .ap_rst_n(ap_rst_n),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .empty_n_reg(xfMat2axis_8_0_2160_3840_1_U0_n_17),
        .empty_n_reg_0(xfMat2axis_8_0_2160_3840_1_U0_n_18),
        .\i_fu_62_reg[11]_0 (i_fu_62_reg),
        .icmp_ln104_fu_131_p2_carry__0_0(dst_1_rows_channel_dout),
        .icmp_ln104_fu_131_p2_carry__0_1({dst_1_rows_channel_U_n_36,dst_1_rows_channel_U_n_37,dst_1_rows_channel_U_n_38,dst_1_rows_channel_U_n_39}),
        .icmp_ln104_fu_131_p2_carry__1_0({dst_1_rows_channel_U_n_40,dst_1_rows_channel_U_n_41,dst_1_rows_channel_U_n_42,dst_1_rows_channel_U_n_43}),
        .icmp_ln104_fu_131_p2_carry__1_1({dst_1_rows_channel_U_n_44,dst_1_rows_channel_U_n_45}),
        .icmp_ln104_fu_131_p2_carry__2_0({dst_1_rows_channel_U_n_46,dst_1_rows_channel_U_n_47,dst_1_rows_channel_U_n_48,dst_1_rows_channel_U_n_49}),
        .icmp_ln104_fu_131_p2_carry__2_1({dst_1_rows_channel_U_n_50,dst_1_rows_channel_U_n_51,dst_1_rows_channel_U_n_52,dst_1_rows_channel_U_n_53}),
        .icmp_ln106_fu_149_p2_carry__1({dst_1_cols_channel_U_n_62,dst_1_cols_channel_U_n_63}),
        .icmp_ln106_fu_149_p2_carry__2({dst_1_cols_channel_U_n_68,dst_1_cols_channel_U_n_69,dst_1_cols_channel_U_n_70,dst_1_cols_channel_U_n_71}),
        .icmp_ln106_fu_149_p2_carry__2_0({dst_1_cols_channel_U_n_72,dst_1_cols_channel_U_n_73,dst_1_cols_channel_U_n_74,dst_1_cols_channel_U_n_75}),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .out(dst_1_cols_channel_dout),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .push(push_8),
        .push_0(push_7),
        .\sub13_reg_169_reg[0]_0 (sub13_fu_112_p2),
        .\sub13_reg_169_reg[11]_0 ({dst_1_rows_channel_U_n_33,dst_1_rows_channel_U_n_34,dst_1_rows_channel_U_n_35}),
        .\sub13_reg_169_reg[4]_0 ({dst_1_rows_channel_U_n_12,dst_1_rows_channel_U_n_13,dst_1_rows_channel_U_n_14,dst_1_rows_channel_U_n_15}),
        .\sub13_reg_169_reg[8]_0 ({dst_1_rows_channel_U_n_29,dst_1_rows_channel_U_n_30,dst_1_rows_channel_U_n_31,dst_1_rows_channel_U_n_32}),
        .\sub_reg_164_reg[12]_0 ({dst_1_cols_channel_U_n_52,dst_1_cols_channel_U_n_53,dst_1_cols_channel_U_n_54,dst_1_cols_channel_U_n_55}),
        .\sub_reg_164_reg[16]_0 ({dst_1_cols_channel_U_n_56,dst_1_cols_channel_U_n_57,dst_1_cols_channel_U_n_58,dst_1_cols_channel_U_n_59}),
        .\sub_reg_164_reg[20]_0 ({dst_1_cols_channel_U_n_64,dst_1_cols_channel_U_n_65,dst_1_cols_channel_U_n_66,dst_1_cols_channel_U_n_67}),
        .\sub_reg_164_reg[24]_0 ({dst_1_cols_channel_U_n_76,dst_1_cols_channel_U_n_77,dst_1_cols_channel_U_n_78,dst_1_cols_channel_U_n_79}),
        .\sub_reg_164_reg[28]_0 ({dst_1_cols_channel_U_n_80,dst_1_cols_channel_U_n_81,dst_1_cols_channel_U_n_82,dst_1_cols_channel_U_n_83}),
        .\sub_reg_164_reg[31]_0 ({dst_1_cols_channel_U_n_92,dst_1_cols_channel_U_n_93,dst_1_cols_channel_U_n_94}),
        .\sub_reg_164_reg[8]_0 ({dst_1_cols_channel_U_n_48,dst_1_cols_channel_U_n_49,dst_1_cols_channel_U_n_50,dst_1_cols_channel_U_n_51}));
endmodule

(* ORIG_REF_NAME = "scharr_accel_Block_entry2_proc" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_Block_entry2_proc
   (ap_done_reg,
    ap_sync_channel_write_dst_1_rows_channel,
    ap_sync_channel_write_p_dst_rows_channel,
    ap_sync_channel_write_p_dstgx_cols_channel,
    ap_sync_channel_write_in_mat_cols_c15_channel,
    ap_sync_channel_write_in_mat_rows_c14_channel,
    ap_sync_channel_write_p_dstgx_rows_channel,
    ap_sync_channel_write_dst_1_cols_channel,
    ap_sync_channel_write_p_dst_cols_channel,
    ap_sync_ready,
    D,
    in,
    ap_rst_n_inv,
    Q,
    ap_clk,
    \ap_return_6_preg_reg[31]_0 ,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_start,
    ap_done_reg_reg_0,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    dst_1_rows_channel_full_n,
    ap_sync_reg_channel_write_p_dst_rows_channel,
    p_dst_rows_channel_full_n,
    ap_sync_reg_channel_write_p_dstgx_cols_channel,
    p_dstgx_cols_channel_full_n,
    ap_sync_reg_channel_write_in_mat_cols_c15_channel,
    in_mat_cols_c15_channel_full_n,
    ap_sync_reg_channel_write_in_mat_rows_c14_channel,
    in_mat_rows_c14_channel_full_n,
    ap_sync_reg_channel_write_p_dstgx_rows_channel_reg,
    p_dstgx_rows_channel_full_n,
    ap_sync_reg_channel_write_dst_1_cols_channel,
    dst_1_cols_channel_full_n,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    p_dst_cols_channel_full_n,
    int_ap_start_reg,
    alpha_c_full_n,
    shift_c_full_n);
  output ap_done_reg;
  output ap_sync_channel_write_dst_1_rows_channel;
  output ap_sync_channel_write_p_dst_rows_channel;
  output ap_sync_channel_write_p_dstgx_cols_channel;
  output ap_sync_channel_write_in_mat_cols_c15_channel;
  output ap_sync_channel_write_in_mat_rows_c14_channel;
  output ap_sync_channel_write_p_dstgx_rows_channel;
  output ap_sync_channel_write_dst_1_cols_channel;
  output ap_sync_channel_write_p_dst_cols_channel;
  output ap_sync_ready;
  output [31:0]D;
  output [31:0]in;
  input ap_rst_n_inv;
  input [31:0]Q;
  input ap_clk;
  input [31:0]\ap_return_6_preg_reg[31]_0 ;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_start;
  input ap_done_reg_reg_0;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input dst_1_rows_channel_full_n;
  input ap_sync_reg_channel_write_p_dst_rows_channel;
  input p_dst_rows_channel_full_n;
  input ap_sync_reg_channel_write_p_dstgx_cols_channel;
  input p_dstgx_cols_channel_full_n;
  input ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  input in_mat_cols_c15_channel_full_n;
  input ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  input in_mat_rows_c14_channel_full_n;
  input ap_sync_reg_channel_write_p_dstgx_rows_channel_reg;
  input p_dstgx_rows_channel_full_n;
  input ap_sync_reg_channel_write_dst_1_cols_channel;
  input dst_1_cols_channel_full_n;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input p_dst_cols_channel_full_n;
  input int_ap_start_reg;
  input alpha_c_full_n;
  input shift_c_full_n;

  wire [31:0]D;
  wire [31:0]Q;
  wire alpha_c_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_9;
  wire ap_done_reg_reg_0;
  wire [15:8]ap_return_0_preg;
  wire [7:0]ap_return_4_preg;
  wire [31:16]ap_return_6_preg;
  wire [31:0]\ap_return_6_preg_reg[31]_0 ;
  wire [31:0]ap_return_7_preg;
  wire \ap_return_7_preg[0]_i_1_n_9 ;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_dst_1_cols_channel;
  wire ap_sync_channel_write_dst_1_rows_channel;
  wire ap_sync_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_channel_write_p_dst_cols_channel;
  wire ap_sync_channel_write_p_dst_rows_channel;
  wire ap_sync_channel_write_p_dstgx_cols_channel;
  wire ap_sync_channel_write_p_dstgx_rows_channel;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire ap_sync_reg_channel_write_p_dst_rows_channel;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel_reg;
  wire dst_1_cols_channel_full_n;
  wire dst_1_rows_channel_full_n;
  wire [31:0]in;
  wire in_mat_cols_c15_channel_full_n;
  wire in_mat_rows_c14_channel_full_n;
  wire int_ap_start_reg;
  wire p_dst_cols_channel_full_n;
  wire p_dst_rows_channel_full_n;
  wire p_dstgx_cols_channel_full_n;
  wire p_dstgx_rows_channel_full_n;
  wire shift_c_full_n;

  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [0]),
        .I4(ap_return_4_preg[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[0]),
        .I4(ap_return_7_preg[0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][10]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [10]),
        .I4(ap_return_0_preg[10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[10]),
        .I4(ap_return_7_preg[10]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][11]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [11]),
        .I4(ap_return_0_preg[11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[11]),
        .I4(ap_return_7_preg[11]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][12]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [12]),
        .I4(ap_return_0_preg[12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[12]),
        .I4(ap_return_7_preg[12]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][13]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [13]),
        .I4(ap_return_0_preg[13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[13]),
        .I4(ap_return_7_preg[13]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][14]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [14]),
        .I4(ap_return_0_preg[14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[14]),
        .I4(ap_return_7_preg[14]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][15]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [15]),
        .I4(ap_return_0_preg[15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[15]),
        .I4(ap_return_7_preg[15]),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][1]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [1]),
        .I4(ap_return_4_preg[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[1]),
        .I4(ap_return_7_preg[1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][2]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [2]),
        .I4(ap_return_4_preg[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[2]),
        .I4(ap_return_7_preg[2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][3]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [3]),
        .I4(ap_return_4_preg[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[3]),
        .I4(ap_return_7_preg[3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][4]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [4]),
        .I4(ap_return_4_preg[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[4]),
        .I4(ap_return_7_preg[4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][5]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [5]),
        .I4(ap_return_4_preg[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[5]),
        .I4(ap_return_7_preg[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][6]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [6]),
        .I4(ap_return_4_preg[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[6]),
        .I4(ap_return_7_preg[6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][7]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [7]),
        .I4(ap_return_4_preg[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[7]),
        .I4(ap_return_7_preg[7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][8]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [8]),
        .I4(ap_return_0_preg[8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[8]),
        .I4(ap_return_7_preg[8]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][9]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [9]),
        .I4(ap_return_0_preg[9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[9]),
        .I4(ap_return_7_preg[9]),
        .O(in[9]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][16]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [16]),
        .I4(ap_return_6_preg[16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][16]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[16]),
        .I4(ap_return_7_preg[16]),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][17]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [17]),
        .I4(ap_return_6_preg[17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][17]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[17]),
        .I4(ap_return_7_preg[17]),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][18]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [18]),
        .I4(ap_return_6_preg[18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][18]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[18]),
        .I4(ap_return_7_preg[18]),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][19]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [19]),
        .I4(ap_return_6_preg[19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][19]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[19]),
        .I4(ap_return_7_preg[19]),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][20]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [20]),
        .I4(ap_return_6_preg[20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][20]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[20]),
        .I4(ap_return_7_preg[20]),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][21]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [21]),
        .I4(ap_return_6_preg[21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][21]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[21]),
        .I4(ap_return_7_preg[21]),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][22]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [22]),
        .I4(ap_return_6_preg[22]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][22]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[22]),
        .I4(ap_return_7_preg[22]),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][23]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [23]),
        .I4(ap_return_6_preg[23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][23]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[23]),
        .I4(ap_return_7_preg[23]),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][24]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [24]),
        .I4(ap_return_6_preg[24]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][24]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[24]),
        .I4(ap_return_7_preg[24]),
        .O(in[24]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][25]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [25]),
        .I4(ap_return_6_preg[25]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][25]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[25]),
        .I4(ap_return_7_preg[25]),
        .O(in[25]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][26]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [26]),
        .I4(ap_return_6_preg[26]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][26]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[26]),
        .I4(ap_return_7_preg[26]),
        .O(in[26]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][27]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [27]),
        .I4(ap_return_6_preg[27]),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][27]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[27]),
        .I4(ap_return_7_preg[27]),
        .O(in[27]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][28]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [28]),
        .I4(ap_return_6_preg[28]),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][28]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[28]),
        .I4(ap_return_7_preg[28]),
        .O(in[28]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][29]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [29]),
        .I4(ap_return_6_preg[29]),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][29]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[29]),
        .I4(ap_return_7_preg[29]),
        .O(in[29]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][30]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [30]),
        .I4(ap_return_6_preg[30]),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][30]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[30]),
        .I4(ap_return_7_preg[30]),
        .O(in[30]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][31]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [31]),
        .I4(ap_return_6_preg[31]),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][31]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[31]),
        .I4(ap_return_7_preg[31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'h00BA)) 
    ap_done_reg_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(ap_done_reg_reg_0),
        .O(ap_done_reg_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_9),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [10]),
        .Q(ap_return_0_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [11]),
        .Q(ap_return_0_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [12]),
        .Q(ap_return_0_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[13] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [13]),
        .Q(ap_return_0_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[14] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [14]),
        .Q(ap_return_0_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[15] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [15]),
        .Q(ap_return_0_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [8]),
        .Q(ap_return_0_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [9]),
        .Q(ap_return_0_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [0]),
        .Q(ap_return_4_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [1]),
        .Q(ap_return_4_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [2]),
        .Q(ap_return_4_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [3]),
        .Q(ap_return_4_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [4]),
        .Q(ap_return_4_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [5]),
        .Q(ap_return_4_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [6]),
        .Q(ap_return_4_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [7]),
        .Q(ap_return_4_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[16] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [16]),
        .Q(ap_return_6_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[17] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [17]),
        .Q(ap_return_6_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[18] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [18]),
        .Q(ap_return_6_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[19] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [19]),
        .Q(ap_return_6_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[20] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [20]),
        .Q(ap_return_6_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[21] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [21]),
        .Q(ap_return_6_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[22] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [22]),
        .Q(ap_return_6_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[23] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [23]),
        .Q(ap_return_6_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[24] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [24]),
        .Q(ap_return_6_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[25] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [25]),
        .Q(ap_return_6_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[26] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [26]),
        .Q(ap_return_6_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[27] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [27]),
        .Q(ap_return_6_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[28] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [28]),
        .Q(ap_return_6_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[29] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [29]),
        .Q(ap_return_6_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[30] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [30]),
        .Q(ap_return_6_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[31] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [31]),
        .Q(ap_return_6_preg[31]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_return_7_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .O(\ap_return_7_preg[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[0]),
        .Q(ap_return_7_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[10]),
        .Q(ap_return_7_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[11] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[11]),
        .Q(ap_return_7_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[12]),
        .Q(ap_return_7_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[13] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[13]),
        .Q(ap_return_7_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[14] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[14]),
        .Q(ap_return_7_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[15] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[15]),
        .Q(ap_return_7_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[16] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[16]),
        .Q(ap_return_7_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[17] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[17]),
        .Q(ap_return_7_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[18] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[18]),
        .Q(ap_return_7_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[19] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[19]),
        .Q(ap_return_7_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[1]),
        .Q(ap_return_7_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[20] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[20]),
        .Q(ap_return_7_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[21] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[21]),
        .Q(ap_return_7_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[22] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[22]),
        .Q(ap_return_7_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[23] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[23]),
        .Q(ap_return_7_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[24] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[24]),
        .Q(ap_return_7_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[25] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[25]),
        .Q(ap_return_7_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[26] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[26]),
        .Q(ap_return_7_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[27] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[27]),
        .Q(ap_return_7_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[28] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[28]),
        .Q(ap_return_7_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[29] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[29]),
        .Q(ap_return_7_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[2]),
        .Q(ap_return_7_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[30] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[30]),
        .Q(ap_return_7_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[31] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[31]),
        .Q(ap_return_7_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[3]),
        .Q(ap_return_7_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[4]),
        .Q(ap_return_7_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[5]),
        .Q(ap_return_7_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[6]),
        .Q(ap_return_7_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[7]),
        .Q(ap_return_7_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[8]),
        .Q(ap_return_7_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[9]),
        .Q(ap_return_7_preg[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    ap_sync_reg_channel_write_dst_1_cols_channel_i_1
       (.I0(ap_sync_reg_channel_write_dst_1_cols_channel),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(dst_1_cols_channel_full_n),
        .O(ap_sync_channel_write_dst_1_cols_channel));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    ap_sync_reg_channel_write_dst_1_rows_channel_i_1
       (.I0(ap_sync_reg_channel_write_dst_1_rows_channel),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(dst_1_rows_channel_full_n),
        .O(ap_sync_channel_write_dst_1_rows_channel));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    ap_sync_reg_channel_write_in_mat_cols_c15_channel_i_1
       (.I0(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(in_mat_cols_c15_channel_full_n),
        .O(ap_sync_channel_write_in_mat_cols_c15_channel));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    ap_sync_reg_channel_write_in_mat_rows_c14_channel_i_1
       (.I0(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(in_mat_rows_c14_channel_full_n),
        .O(ap_sync_channel_write_in_mat_rows_c14_channel));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    ap_sync_reg_channel_write_p_dst_cols_channel_i_1
       (.I0(ap_sync_reg_channel_write_p_dst_cols_channel),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(p_dst_cols_channel_full_n),
        .O(ap_sync_channel_write_p_dst_cols_channel));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    ap_sync_reg_channel_write_p_dst_rows_channel_i_1
       (.I0(ap_sync_reg_channel_write_p_dst_rows_channel),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(p_dst_rows_channel_full_n),
        .O(ap_sync_channel_write_p_dst_rows_channel));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_2
       (.I0(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(p_dstgx_cols_channel_full_n),
        .O(ap_sync_channel_write_p_dstgx_cols_channel));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    ap_sync_reg_channel_write_p_dstgx_rows_channel_i_1
       (.I0(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(p_dstgx_rows_channel_full_n),
        .O(ap_sync_channel_write_p_dstgx_rows_channel));
  LUT6 #(
    .INIT(64'hF4C4F400F400F400)) 
    int_ap_start_i_2
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(int_ap_start_reg),
        .I4(alpha_c_full_n),
        .I5(shift_c_full_n),
        .O(ap_sync_ready));
endmodule

(* ORIG_REF_NAME = "scharr_accel_Scharr_0_16_0_2160_3840_1_2_2_2_s" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_Scharr_0_16_0_2160_3840_1_2_2_2_s
   (cmp_i_i603_i_reg_614,
    ap_enable_reg_pp0_iter1,
    Q,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
    \trunc_ln350_reg_594_reg[0] ,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read,
    \ap_CS_fsm_reg[0]_0 ,
    \trunc_ln350_reg_594_reg[0]_0 ,
    D,
    \GradientValuesY_reg_756_reg[7] ,
    \mOutPtr_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    E,
    full_n_reg,
    \ap_CS_fsm_reg[1]_0 ,
    ap_clk,
    SS,
    \ap_CS_fsm_reg[8] ,
    ap_rst_n,
    in_mat_data_empty_n,
    ap_block_pp0_stage0_subdone,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    in_mat_cols_c_empty_n,
    in_mat_rows_c_empty_n,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start,
    push,
    \mOutPtr_reg[0]_0 ,
    d1,
    ram_reg_2,
    ram_reg_2_0,
    \img_width_reg_73_reg[15]_0 ,
    \img_height_reg_68_reg[15]_0 );
  output cmp_i_i603_i_reg_614;
  output ap_enable_reg_pp0_iter1;
  output [0:0]Q;
  output Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  output \trunc_ln350_reg_594_reg[0] ;
  output Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output \trunc_ln350_reg_594_reg[0]_0 ;
  output [7:0]D;
  output [7:0]\GradientValuesY_reg_756_reg[7] ;
  output \mOutPtr_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]E;
  output [0:0]full_n_reg;
  output \ap_CS_fsm_reg[1]_0 ;
  input ap_clk;
  input [0:0]SS;
  input \ap_CS_fsm_reg[8] ;
  input ap_rst_n;
  input in_mat_data_empty_n;
  input ap_block_pp0_stage0_subdone;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input in_mat_cols_c_empty_n;
  input in_mat_rows_c_empty_n;
  input Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  input push;
  input \mOutPtr_reg[0]_0 ;
  input [23:0]d1;
  input [23:0]ram_reg_2;
  input [23:0]ram_reg_2_0;
  input [15:0]\img_width_reg_73_reg[15]_0 ;
  input [15:0]\img_height_reg_68_reg[15]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\GradientValuesY_reg_756_reg[7] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire cmp_i_i603_i_reg_614;
  wire [23:0]d1;
  wire [0:0]full_n_reg;
  wire grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg;
  wire grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_n_33;
  wire [15:0]img_height_reg_68;
  wire [15:0]\img_height_reg_68_reg[15]_0 ;
  wire [15:0]img_width_reg_73;
  wire [15:0]\img_width_reg_73_reg[15]_0 ;
  wire in_mat_cols_c_empty_n;
  wire in_mat_data_empty_n;
  wire in_mat_rows_c_empty_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire push;
  wire [23:0]ram_reg_2;
  wire [23:0]ram_reg_2_0;
  wire \trunc_ln350_reg_594_reg[0] ;
  wire \trunc_ln350_reg_594_reg[0]_0 ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46
       (.D(ap_NS_fsm),
        .E(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .\GradientValuesX_reg_750_reg[7] (D),
        .\GradientValuesY_reg_756_reg[7] (\GradientValuesY_reg_756_reg[7] ),
        .Q(Q),
        .SS(SS),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 ({ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_0 }),
        .\ap_CS_fsm_reg[4]_0 (grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_n_33),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .\cmp_i_i603_i_reg_614_reg[0]_0 (cmp_i_i603_i_reg_614),
        .\cmp_i_i603_i_reg_614_reg[0]_1 (img_height_reg_68),
        .d1(d1),
        .full_n_reg(E),
        .full_n_reg_0(full_n_reg),
        .grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .\icmp_ln272_reg_682_reg[0] (img_width_reg_73),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .push(push),
        .ram_reg_2(ram_reg_2),
        .ram_reg_2_0(ram_reg_2_0),
        .\trunc_ln350_reg_594_reg[0]_0 (\trunc_ln350_reg_594_reg[0] ),
        .\trunc_ln350_reg_594_reg[0]_1 (\trunc_ln350_reg_594_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_n_33),
        .Q(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .R(SS));
  FDRE \img_height_reg_68_reg[0] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [0]),
        .Q(img_height_reg_68[0]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[10] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [10]),
        .Q(img_height_reg_68[10]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[11] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [11]),
        .Q(img_height_reg_68[11]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[12] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [12]),
        .Q(img_height_reg_68[12]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[13] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [13]),
        .Q(img_height_reg_68[13]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[14] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [14]),
        .Q(img_height_reg_68[14]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[15] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [15]),
        .Q(img_height_reg_68[15]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[1] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [1]),
        .Q(img_height_reg_68[1]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[2] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [2]),
        .Q(img_height_reg_68[2]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[3] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [3]),
        .Q(img_height_reg_68[3]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[4] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [4]),
        .Q(img_height_reg_68[4]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[5] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [5]),
        .Q(img_height_reg_68[5]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[6] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [6]),
        .Q(img_height_reg_68[6]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[7] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [7]),
        .Q(img_height_reg_68[7]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[8] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [8]),
        .Q(img_height_reg_68[8]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[9] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [9]),
        .Q(img_height_reg_68[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \img_width_reg_73[15]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .I2(in_mat_rows_c_empty_n),
        .I3(in_mat_cols_c_empty_n),
        .O(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read));
  FDRE \img_width_reg_73_reg[0] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [0]),
        .Q(img_width_reg_73[0]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[10] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [10]),
        .Q(img_width_reg_73[10]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[11] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [11]),
        .Q(img_width_reg_73[11]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[12] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [12]),
        .Q(img_width_reg_73[12]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[13] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [13]),
        .Q(img_width_reg_73[13]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[14] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [14]),
        .Q(img_width_reg_73[14]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[15] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [15]),
        .Q(img_width_reg_73[15]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[1] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [1]),
        .Q(img_width_reg_73[1]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[2] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [2]),
        .Q(img_width_reg_73[2]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[3] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [3]),
        .Q(img_width_reg_73[3]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[4] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [4]),
        .Q(img_width_reg_73[4]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[5] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [5]),
        .Q(img_width_reg_73[5]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[6] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [6]),
        .Q(img_width_reg_73[6]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[7] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [7]),
        .Q(img_width_reg_73[7]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[8] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [8]),
        .Q(img_width_reg_73[8]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[9] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [9]),
        .Q(img_width_reg_73[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop
   (D,
    push,
    ap_enable_reg_pp0_iter4_reg_0,
    ap_loop_exit_ready_pp0_iter3_reg_reg__0_0,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg,
    temp_4_fu_317_p2,
    \tmp_reg_384_reg[0] ,
    Q,
    ap_clk,
    B,
    A,
    p_reg_reg,
    p_reg_reg_0,
    SS,
    ap_rst_n,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
    p_dstgx_data_empty_n,
    p_dstgy_data_empty_n,
    p_dst_data_full_n,
    sel,
    icmp_ln64_fu_109_p2_carry__0_0,
    CO,
    \temp_5_reg_429_reg[4] ,
    S,
    \temp_5_reg_429_reg[8] ,
    \temp_5_reg_429_reg[12] ,
    \temp_5_reg_429_reg[16] ,
    \temp_5_reg_429_reg[20] ,
    \temp_5_reg_429_reg[23] ,
    tmp_reg_384,
    mul_ln78_reg_194_reg_0,
    mul_ln78_reg_194_reg_1,
    mul_ln78_reg_194_reg_2,
    mul_ln78_reg_194_reg_3,
    O);
  output [9:0]D;
  output push;
  output ap_enable_reg_pp0_iter4_reg_0;
  output [1:0]ap_loop_exit_ready_pp0_iter3_reg_reg__0_0;
  output grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg;
  output [22:0]temp_4_fu_317_p2;
  output [3:0]\tmp_reg_384_reg[0] ;
  input [2:0]Q;
  input ap_clk;
  input [7:0]B;
  input [22:0]A;
  input [7:0]p_reg_reg;
  input [23:0]p_reg_reg_0;
  input [0:0]SS;
  input ap_rst_n;
  input grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  input p_dstgx_data_empty_n;
  input p_dstgy_data_empty_n;
  input p_dst_data_full_n;
  input sel;
  input [15:0]icmp_ln64_fu_109_p2_carry__0_0;
  input [0:0]CO;
  input \temp_5_reg_429_reg[4] ;
  input [3:0]S;
  input [3:0]\temp_5_reg_429_reg[8] ;
  input [3:0]\temp_5_reg_429_reg[12] ;
  input [3:0]\temp_5_reg_429_reg[16] ;
  input [3:0]\temp_5_reg_429_reg[20] ;
  input [2:0]\temp_5_reg_429_reg[23] ;
  input tmp_reg_384;
  input mul_ln78_reg_194_reg_0;
  input mul_ln78_reg_194_reg_1;
  input mul_ln78_reg_194_reg_2;
  input mul_ln78_reg_194_reg_3;
  input [0:0]O;

  wire [22:0]A;
  wire [7:0]B;
  wire [0:0]CO;
  wire [9:0]D;
  wire [0:0]O;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire [15:0]add_ln64_fu_115_p2;
  wire add_ln64_fu_115_p2_carry__0_n_10;
  wire add_ln64_fu_115_p2_carry__0_n_11;
  wire add_ln64_fu_115_p2_carry__0_n_12;
  wire add_ln64_fu_115_p2_carry__0_n_9;
  wire add_ln64_fu_115_p2_carry__1_n_10;
  wire add_ln64_fu_115_p2_carry__1_n_11;
  wire add_ln64_fu_115_p2_carry__1_n_12;
  wire add_ln64_fu_115_p2_carry__1_n_9;
  wire add_ln64_fu_115_p2_carry__2_n_11;
  wire add_ln64_fu_115_p2_carry__2_n_12;
  wire add_ln64_fu_115_p2_carry_n_10;
  wire add_ln64_fu_115_p2_carry_n_11;
  wire add_ln64_fu_115_p2_carry_n_12;
  wire add_ln64_fu_115_p2_carry_n_9;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire [1:0]ap_loop_exit_ready_pp0_iter3_reg_reg__0_0;
  wire ap_rst_n;
  wire [15:0]ap_sig_allocacmp_j_load;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg;
  wire icmp_ln64_fu_109_p2;
  wire [15:0]icmp_ln64_fu_109_p2_carry__0_0;
  wire icmp_ln64_fu_109_p2_carry__0_n_12;
  wire icmp_ln64_fu_109_p2_carry_n_10;
  wire icmp_ln64_fu_109_p2_carry_n_11;
  wire icmp_ln64_fu_109_p2_carry_n_12;
  wire icmp_ln64_fu_109_p2_carry_n_9;
  wire j_fu_52;
  wire \j_fu_52_reg_n_9_[0] ;
  wire \j_fu_52_reg_n_9_[10] ;
  wire \j_fu_52_reg_n_9_[11] ;
  wire \j_fu_52_reg_n_9_[12] ;
  wire \j_fu_52_reg_n_9_[13] ;
  wire \j_fu_52_reg_n_9_[14] ;
  wire \j_fu_52_reg_n_9_[15] ;
  wire \j_fu_52_reg_n_9_[1] ;
  wire \j_fu_52_reg_n_9_[2] ;
  wire \j_fu_52_reg_n_9_[3] ;
  wire \j_fu_52_reg_n_9_[4] ;
  wire \j_fu_52_reg_n_9_[5] ;
  wire \j_fu_52_reg_n_9_[6] ;
  wire \j_fu_52_reg_n_9_[7] ;
  wire \j_fu_52_reg_n_9_[8] ;
  wire \j_fu_52_reg_n_9_[9] ;
  wire mul_ln78_reg_194_reg_0;
  wire mul_ln78_reg_194_reg_1;
  wire mul_ln78_reg_194_reg_2;
  wire mul_ln78_reg_194_reg_3;
  wire mul_ln78_reg_194_reg_n_100;
  wire mul_ln78_reg_194_reg_n_101;
  wire mul_ln78_reg_194_reg_n_102;
  wire mul_ln78_reg_194_reg_n_103;
  wire mul_ln78_reg_194_reg_n_104;
  wire mul_ln78_reg_194_reg_n_105;
  wire mul_ln78_reg_194_reg_n_106;
  wire mul_ln78_reg_194_reg_n_107;
  wire mul_ln78_reg_194_reg_n_108;
  wire mul_ln78_reg_194_reg_n_109;
  wire mul_ln78_reg_194_reg_n_110;
  wire mul_ln78_reg_194_reg_n_111;
  wire mul_ln78_reg_194_reg_n_112;
  wire mul_ln78_reg_194_reg_n_113;
  wire mul_ln78_reg_194_reg_n_114;
  wire mul_ln78_reg_194_reg_n_83;
  wire mul_ln78_reg_194_reg_n_84;
  wire mul_ln78_reg_194_reg_n_85;
  wire mul_ln78_reg_194_reg_n_86;
  wire mul_ln78_reg_194_reg_n_87;
  wire mul_ln78_reg_194_reg_n_88;
  wire mul_ln78_reg_194_reg_n_89;
  wire mul_ln78_reg_194_reg_n_90;
  wire mul_ln78_reg_194_reg_n_91;
  wire mul_ln78_reg_194_reg_n_92;
  wire mul_ln78_reg_194_reg_n_93;
  wire mul_ln78_reg_194_reg_n_94;
  wire mul_ln78_reg_194_reg_n_95;
  wire mul_ln78_reg_194_reg_n_96;
  wire mul_ln78_reg_194_reg_n_97;
  wire mul_ln78_reg_194_reg_n_98;
  wire mul_ln78_reg_194_reg_n_99;
  wire p_dst_data_full_n;
  wire p_dstgx_data_empty_n;
  wire p_dstgy_data_empty_n;
  wire [7:0]p_reg_reg;
  wire [23:0]p_reg_reg_0;
  wire push;
  wire sel;
  wire [23:23]temp1_fu_334_p2;
  wire [22:0]temp_4_fu_317_p2;
  wire [3:0]\temp_5_reg_429_reg[12] ;
  wire \temp_5_reg_429_reg[12]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[12]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[12]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[12]_i_2_n_9 ;
  wire [3:0]\temp_5_reg_429_reg[16] ;
  wire \temp_5_reg_429_reg[16]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[16]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[16]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[16]_i_2_n_9 ;
  wire [3:0]\temp_5_reg_429_reg[20] ;
  wire \temp_5_reg_429_reg[20]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[20]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[20]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[20]_i_2_n_9 ;
  wire [2:0]\temp_5_reg_429_reg[23] ;
  wire \temp_5_reg_429_reg[23]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[23]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[4] ;
  wire \temp_5_reg_429_reg[4]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[4]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[4]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[4]_i_2_n_9 ;
  wire [3:0]\temp_5_reg_429_reg[8] ;
  wire \temp_5_reg_429_reg[8]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[8]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[8]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[8]_i_2_n_9 ;
  wire tmp_reg_384;
  wire [3:0]\tmp_reg_384_reg[0] ;
  wire [3:2]NLW_add_ln64_fu_115_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln64_fu_115_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln64_fu_109_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln64_fu_109_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln64_fu_109_p2_carry__0_O_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln78_reg_194_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln78_reg_194_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln78_reg_194_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln78_reg_194_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln78_reg_194_reg_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_temp_5_reg_429_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_temp_5_reg_429_reg[23]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8000888800000000)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(p_dstgx_data_empty_n),
        .I3(p_dstgy_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(p_dst_data_full_n),
        .O(push));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_fu_115_p2_carry
       (.CI(1'b0),
        .CO({add_ln64_fu_115_p2_carry_n_9,add_ln64_fu_115_p2_carry_n_10,add_ln64_fu_115_p2_carry_n_11,add_ln64_fu_115_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_j_load[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln64_fu_115_p2[4:1]),
        .S(ap_sig_allocacmp_j_load[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_fu_115_p2_carry__0
       (.CI(add_ln64_fu_115_p2_carry_n_9),
        .CO({add_ln64_fu_115_p2_carry__0_n_9,add_ln64_fu_115_p2_carry__0_n_10,add_ln64_fu_115_p2_carry__0_n_11,add_ln64_fu_115_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln64_fu_115_p2[8:5]),
        .S(ap_sig_allocacmp_j_load[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_fu_115_p2_carry__1
       (.CI(add_ln64_fu_115_p2_carry__0_n_9),
        .CO({add_ln64_fu_115_p2_carry__1_n_9,add_ln64_fu_115_p2_carry__1_n_10,add_ln64_fu_115_p2_carry__1_n_11,add_ln64_fu_115_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln64_fu_115_p2[12:9]),
        .S(ap_sig_allocacmp_j_load[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_fu_115_p2_carry__2
       (.CI(add_ln64_fu_115_p2_carry__1_n_9),
        .CO({NLW_add_ln64_fu_115_p2_carry__2_CO_UNCONNECTED[3:2],add_ln64_fu_115_p2_carry__2_n_11,add_ln64_fu_115_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln64_fu_115_p2_carry__2_O_UNCONNECTED[3],add_ln64_fu_115_p2[15:13]}),
        .S({1'b0,ap_sig_allocacmp_j_load[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  (* srl_name = "inst/\\accumulateWeighted_0_2_2160_3840_1_2_2_2_U0/grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_22 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln64_fu_109_p2),
        .D(add_ln64_fu_115_p2[0]),
        .E(j_fu_52),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_11),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_exit_ready_pp0_iter3_reg_reg__0(ap_loop_exit_ready_pp0_iter3_reg_reg__0_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_9),
        .ap_sig_allocacmp_j_load(ap_sig_allocacmp_j_load),
        .\empty_reg_439_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0(CO),
        .icmp_ln64_fu_109_p2_carry__0(icmp_ln64_fu_109_p2_carry__0_0),
        .\j_fu_52_reg[15] ({\j_fu_52_reg_n_9_[15] ,\j_fu_52_reg_n_9_[14] ,\j_fu_52_reg_n_9_[13] ,\j_fu_52_reg_n_9_[12] ,\j_fu_52_reg_n_9_[11] ,\j_fu_52_reg_n_9_[10] ,\j_fu_52_reg_n_9_[9] ,\j_fu_52_reg_n_9_[8] ,\j_fu_52_reg_n_9_[7] ,\j_fu_52_reg_n_9_[6] ,\j_fu_52_reg_n_9_[5] ,\j_fu_52_reg_n_9_[4] ,\j_fu_52_reg_n_9_[3] ,\j_fu_52_reg_n_9_[2] ,\j_fu_52_reg_n_9_[1] ,\j_fu_52_reg_n_9_[0] }),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .sel(sel));
  CARRY4 icmp_ln64_fu_109_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln64_fu_109_p2_carry_n_9,icmp_ln64_fu_109_p2_carry_n_10,icmp_ln64_fu_109_p2_carry_n_11,icmp_ln64_fu_109_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln64_fu_109_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}));
  CARRY4 icmp_ln64_fu_109_p2_carry__0
       (.CI(icmp_ln64_fu_109_p2_carry_n_9),
        .CO({NLW_icmp_ln64_fu_109_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln64_fu_109_p2,icmp_ln64_fu_109_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln64_fu_109_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}));
  FDRE \j_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[0]),
        .Q(\j_fu_52_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[10]),
        .Q(\j_fu_52_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[11]),
        .Q(\j_fu_52_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[12] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[12]),
        .Q(\j_fu_52_reg_n_9_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[13] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[13]),
        .Q(\j_fu_52_reg_n_9_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[14] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[14]),
        .Q(\j_fu_52_reg_n_9_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[15] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[15]),
        .Q(\j_fu_52_reg_n_9_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[1]),
        .Q(\j_fu_52_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[2]),
        .Q(\j_fu_52_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[3]),
        .Q(\j_fu_52_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[4]),
        .Q(\j_fu_52_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[5]),
        .Q(\j_fu_52_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[6]),
        .Q(\j_fu_52_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[7]),
        .Q(\j_fu_52_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[8]),
        .Q(\j_fu_52_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[9]),
        .Q(\j_fu_52_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  LUT6 #(
    .INIT(64'hD000000000000000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(p_dst_data_full_n),
        .I2(p_dstgy_data_empty_n),
        .I3(p_dstgx_data_empty_n),
        .I4(Q[2]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter4_reg_0));
  scharr_design_scharr_accel_0_0_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1 mac_muladd_24ns_8ns_32ns_33_4_1_U105
       (.D(D),
        .P({mul_ln78_reg_194_reg_n_83,mul_ln78_reg_194_reg_n_84,mul_ln78_reg_194_reg_n_85,mul_ln78_reg_194_reg_n_86,mul_ln78_reg_194_reg_n_87,mul_ln78_reg_194_reg_n_88,mul_ln78_reg_194_reg_n_89,mul_ln78_reg_194_reg_n_90,mul_ln78_reg_194_reg_n_91,mul_ln78_reg_194_reg_n_92,mul_ln78_reg_194_reg_n_93,mul_ln78_reg_194_reg_n_94,mul_ln78_reg_194_reg_n_95,mul_ln78_reg_194_reg_n_96,mul_ln78_reg_194_reg_n_97,mul_ln78_reg_194_reg_n_98,mul_ln78_reg_194_reg_n_99,mul_ln78_reg_194_reg_n_100,mul_ln78_reg_194_reg_n_101,mul_ln78_reg_194_reg_n_102,mul_ln78_reg_194_reg_n_103,mul_ln78_reg_194_reg_n_104,mul_ln78_reg_194_reg_n_105,mul_ln78_reg_194_reg_n_106,mul_ln78_reg_194_reg_n_107,mul_ln78_reg_194_reg_n_108,mul_ln78_reg_194_reg_n_109,mul_ln78_reg_194_reg_n_110,mul_ln78_reg_194_reg_n_111,mul_ln78_reg_194_reg_n_112,mul_ln78_reg_194_reg_n_113,mul_ln78_reg_194_reg_n_114}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln78_reg_194_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,temp1_fu_334_p2,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln78_reg_194_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln78_reg_194_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln78_reg_194_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln78_reg_194_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln78_reg_194_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln78_reg_194_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln78_reg_194_reg_P_UNCONNECTED[47:32],mul_ln78_reg_194_reg_n_83,mul_ln78_reg_194_reg_n_84,mul_ln78_reg_194_reg_n_85,mul_ln78_reg_194_reg_n_86,mul_ln78_reg_194_reg_n_87,mul_ln78_reg_194_reg_n_88,mul_ln78_reg_194_reg_n_89,mul_ln78_reg_194_reg_n_90,mul_ln78_reg_194_reg_n_91,mul_ln78_reg_194_reg_n_92,mul_ln78_reg_194_reg_n_93,mul_ln78_reg_194_reg_n_94,mul_ln78_reg_194_reg_n_95,mul_ln78_reg_194_reg_n_96,mul_ln78_reg_194_reg_n_97,mul_ln78_reg_194_reg_n_98,mul_ln78_reg_194_reg_n_99,mul_ln78_reg_194_reg_n_100,mul_ln78_reg_194_reg_n_101,mul_ln78_reg_194_reg_n_102,mul_ln78_reg_194_reg_n_103,mul_ln78_reg_194_reg_n_104,mul_ln78_reg_194_reg_n_105,mul_ln78_reg_194_reg_n_106,mul_ln78_reg_194_reg_n_107,mul_ln78_reg_194_reg_n_108,mul_ln78_reg_194_reg_n_109,mul_ln78_reg_194_reg_n_110,mul_ln78_reg_194_reg_n_111,mul_ln78_reg_194_reg_n_112,mul_ln78_reg_194_reg_n_113,mul_ln78_reg_194_reg_n_114}),
        .PATTERNBDETECT(NLW_mul_ln78_reg_194_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln78_reg_194_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln78_reg_194_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln78_reg_194_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln78_reg_194_reg_i_10
       (.I0(O),
        .O(temp1_fu_334_p2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[12]_i_2 
       (.CI(\temp_5_reg_429_reg[8]_i_2_n_9 ),
        .CO({\temp_5_reg_429_reg[12]_i_2_n_9 ,\temp_5_reg_429_reg[12]_i_2_n_10 ,\temp_5_reg_429_reg[12]_i_2_n_11 ,\temp_5_reg_429_reg[12]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[11:8]),
        .S(\temp_5_reg_429_reg[12] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[16]_i_2 
       (.CI(\temp_5_reg_429_reg[12]_i_2_n_9 ),
        .CO({\temp_5_reg_429_reg[16]_i_2_n_9 ,\temp_5_reg_429_reg[16]_i_2_n_10 ,\temp_5_reg_429_reg[16]_i_2_n_11 ,\temp_5_reg_429_reg[16]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[15:12]),
        .S(\temp_5_reg_429_reg[16] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[20]_i_2 
       (.CI(\temp_5_reg_429_reg[16]_i_2_n_9 ),
        .CO({\temp_5_reg_429_reg[20]_i_2_n_9 ,\temp_5_reg_429_reg[20]_i_2_n_10 ,\temp_5_reg_429_reg[20]_i_2_n_11 ,\temp_5_reg_429_reg[20]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[19:16]),
        .S(\temp_5_reg_429_reg[20] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[23]_i_2 
       (.CI(\temp_5_reg_429_reg[20]_i_2_n_9 ),
        .CO({\NLW_temp_5_reg_429_reg[23]_i_2_CO_UNCONNECTED [3:2],\temp_5_reg_429_reg[23]_i_2_n_11 ,\temp_5_reg_429_reg[23]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_temp_5_reg_429_reg[23]_i_2_O_UNCONNECTED [3],temp_4_fu_317_p2[22:20]}),
        .S({1'b0,\temp_5_reg_429_reg[23] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\temp_5_reg_429_reg[4]_i_2_n_9 ,\temp_5_reg_429_reg[4]_i_2_n_10 ,\temp_5_reg_429_reg[4]_i_2_n_11 ,\temp_5_reg_429_reg[4]_i_2_n_12 }),
        .CYINIT(\temp_5_reg_429_reg[4] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[8]_i_2 
       (.CI(\temp_5_reg_429_reg[4]_i_2_n_9 ),
        .CO({\temp_5_reg_429_reg[8]_i_2_n_9 ,\temp_5_reg_429_reg[8]_i_2_n_10 ,\temp_5_reg_429_reg[8]_i_2_n_11 ,\temp_5_reg_429_reg[8]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[7:4]),
        .S(\temp_5_reg_429_reg[8] ));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__4_i_1
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_3),
        .I2(temp_4_fu_317_p2[22]),
        .O(\tmp_reg_384_reg[0] [3]));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__4_i_2
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_2),
        .I2(temp_4_fu_317_p2[21]),
        .O(\tmp_reg_384_reg[0] [2]));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__4_i_3
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_1),
        .I2(temp_4_fu_317_p2[20]),
        .O(\tmp_reg_384_reg[0] [1]));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__4_i_4
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_0),
        .I2(temp_4_fu_317_p2[19]),
        .O(\tmp_reg_384_reg[0] [0]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s
   (D,
    CO,
    \ap_CS_fsm_reg[0]_0 ,
    Q,
    push,
    ap_enable_reg_pp0_iter4_reg,
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
    empty_n_reg,
    empty_n_reg_0,
    ap_clk,
    B,
    p_reg_reg,
    SS,
    ap_rst_n,
    p_dstgx_rows_channel_empty_n,
    dst_1_rows_channel_empty_n,
    p_dstgx_cols_channel_empty_n,
    p_dstgx_data_empty_n,
    p_dstgy_data_empty_n,
    p_dst_data_full_n,
    alpha_c_empty_n,
    out,
    \alpha_read_reg_374_reg[31]_0 ,
    \trunc_ln119_reg_424_reg[15]_0 );
  output [9:0]D;
  output [0:0]CO;
  output \ap_CS_fsm_reg[0]_0 ;
  output [1:0]Q;
  output push;
  output ap_enable_reg_pp0_iter4_reg;
  output accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  output empty_n_reg;
  output empty_n_reg_0;
  input ap_clk;
  input [7:0]B;
  input [7:0]p_reg_reg;
  input [0:0]SS;
  input ap_rst_n;
  input p_dstgx_rows_channel_empty_n;
  input dst_1_rows_channel_empty_n;
  input p_dstgx_cols_channel_empty_n;
  input p_dstgx_data_empty_n;
  input p_dstgy_data_empty_n;
  input p_dst_data_full_n;
  input alpha_c_empty_n;
  input [15:0]out;
  input [31:0]\alpha_read_reg_374_reg[31]_0 ;
  input [15:0]\trunc_ln119_reg_424_reg[15]_0 ;

  wire [7:0]B;
  wire [0:0]CO;
  wire [9:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  wire alpha_c_empty_n;
  wire [31:0]alpha_read_reg_374;
  wire [31:0]\alpha_read_reg_374_reg[31]_0 ;
  wire \ap_CS_fsm[1]_i_2__0_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_9_[1] ;
  wire \ap_CS_fsm_reg_n_9_[2] ;
  wire \ap_CS_fsm_reg_n_9_[3] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [9:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_rst_n;
  wire dst_1_rows_channel_empty_n;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [15:0]empty_reg_439;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_23;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_47;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_48;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_49;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_50;
  wire \i_fu_88[0]_i_3_n_9 ;
  wire [12:0]i_fu_88_reg;
  wire \i_fu_88_reg[0]_i_2_n_10 ;
  wire \i_fu_88_reg[0]_i_2_n_11 ;
  wire \i_fu_88_reg[0]_i_2_n_12 ;
  wire \i_fu_88_reg[0]_i_2_n_13 ;
  wire \i_fu_88_reg[0]_i_2_n_14 ;
  wire \i_fu_88_reg[0]_i_2_n_15 ;
  wire \i_fu_88_reg[0]_i_2_n_16 ;
  wire \i_fu_88_reg[0]_i_2_n_9 ;
  wire \i_fu_88_reg[12]_i_1_n_16 ;
  wire \i_fu_88_reg[4]_i_1_n_10 ;
  wire \i_fu_88_reg[4]_i_1_n_11 ;
  wire \i_fu_88_reg[4]_i_1_n_12 ;
  wire \i_fu_88_reg[4]_i_1_n_13 ;
  wire \i_fu_88_reg[4]_i_1_n_14 ;
  wire \i_fu_88_reg[4]_i_1_n_15 ;
  wire \i_fu_88_reg[4]_i_1_n_16 ;
  wire \i_fu_88_reg[4]_i_1_n_9 ;
  wire \i_fu_88_reg[8]_i_1_n_10 ;
  wire \i_fu_88_reg[8]_i_1_n_11 ;
  wire \i_fu_88_reg[8]_i_1_n_12 ;
  wire \i_fu_88_reg[8]_i_1_n_13 ;
  wire \i_fu_88_reg[8]_i_1_n_14 ;
  wire \i_fu_88_reg[8]_i_1_n_15 ;
  wire \i_fu_88_reg[8]_i_1_n_16 ;
  wire \i_fu_88_reg[8]_i_1_n_9 ;
  wire \icmp_ln295_1_reg_412[0]_i_1_n_9 ;
  wire \icmp_ln295_1_reg_412[0]_i_2_n_9 ;
  wire \icmp_ln295_1_reg_412_reg_n_9_[0] ;
  wire \icmp_ln295_reg_394[0]_i_10_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_1_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_2_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_3_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_4_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_5_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_6_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_7_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_8_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_9_n_9 ;
  wire \icmp_ln295_reg_394_reg_n_9_[0] ;
  wire icmp_ln58_fu_351_p2_carry__0_i_1_n_9;
  wire icmp_ln58_fu_351_p2_carry__0_i_2_n_9;
  wire icmp_ln58_fu_351_p2_carry__0_i_3_n_9;
  wire icmp_ln58_fu_351_p2_carry__0_i_4_n_9;
  wire icmp_ln58_fu_351_p2_carry__0_i_5_n_9;
  wire icmp_ln58_fu_351_p2_carry__0_i_6_n_9;
  wire icmp_ln58_fu_351_p2_carry__0_i_7_n_9;
  wire icmp_ln58_fu_351_p2_carry__0_i_8_n_9;
  wire icmp_ln58_fu_351_p2_carry__0_n_10;
  wire icmp_ln58_fu_351_p2_carry__0_n_11;
  wire icmp_ln58_fu_351_p2_carry__0_n_12;
  wire icmp_ln58_fu_351_p2_carry_i_1_n_9;
  wire icmp_ln58_fu_351_p2_carry_i_2_n_9;
  wire icmp_ln58_fu_351_p2_carry_i_3_n_9;
  wire icmp_ln58_fu_351_p2_carry_i_4_n_9;
  wire icmp_ln58_fu_351_p2_carry_i_5_n_9;
  wire icmp_ln58_fu_351_p2_carry_i_6_n_9;
  wire icmp_ln58_fu_351_p2_carry_i_7_n_9;
  wire icmp_ln58_fu_351_p2_carry_i_8_n_9;
  wire icmp_ln58_fu_351_p2_carry_n_10;
  wire icmp_ln58_fu_351_p2_carry_n_11;
  wire icmp_ln58_fu_351_p2_carry_n_12;
  wire icmp_ln58_fu_351_p2_carry_n_9;
  wire [15:0]out;
  wire p_dst_data_full_n;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_data_empty_n;
  wire p_dstgx_rows_channel_empty_n;
  wire p_dstgy_data_empty_n;
  wire [7:0]p_reg_reg;
  wire push;
  wire [31:0]r_tdata;
  wire [8:0]sub_ln295_reg_400;
  wire \sub_ln295_reg_400[1]_i_1_n_9 ;
  wire \sub_ln295_reg_400[2]_i_1_n_9 ;
  wire \sub_ln295_reg_400[3]_i_1_n_9 ;
  wire \sub_ln295_reg_400[4]_i_1_n_9 ;
  wire \sub_ln295_reg_400[5]_i_1_n_9 ;
  wire \sub_ln295_reg_400[6]_i_1_n_9 ;
  wire \sub_ln295_reg_400[7]_i_1_n_9 ;
  wire \sub_ln295_reg_400[8]_i_1_n_9 ;
  wire \sub_ln295_reg_400[8]_i_2_n_9 ;
  wire [22:0]temp_3_fu_305_p3;
  wire [23:23]temp_3_reg_418;
  wire \temp_3_reg_418[0]_i_2_n_9 ;
  wire \temp_3_reg_418[0]_i_3_n_9 ;
  wire \temp_3_reg_418[0]_i_4_n_9 ;
  wire \temp_3_reg_418[0]_i_5_n_9 ;
  wire \temp_3_reg_418[0]_i_6_n_9 ;
  wire \temp_3_reg_418[0]_i_7_n_9 ;
  wire \temp_3_reg_418[10]_i_2_n_9 ;
  wire \temp_3_reg_418[10]_i_3_n_9 ;
  wire \temp_3_reg_418[10]_i_4_n_9 ;
  wire \temp_3_reg_418[10]_i_5_n_9 ;
  wire \temp_3_reg_418[10]_i_6_n_9 ;
  wire \temp_3_reg_418[10]_i_7_n_9 ;
  wire \temp_3_reg_418[11]_i_2_n_9 ;
  wire \temp_3_reg_418[11]_i_3_n_9 ;
  wire \temp_3_reg_418[11]_i_4_n_9 ;
  wire \temp_3_reg_418[11]_i_5_n_9 ;
  wire \temp_3_reg_418[11]_i_6_n_9 ;
  wire \temp_3_reg_418[12]_i_2_n_9 ;
  wire \temp_3_reg_418[12]_i_3_n_9 ;
  wire \temp_3_reg_418[12]_i_4_n_9 ;
  wire \temp_3_reg_418[12]_i_5_n_9 ;
  wire \temp_3_reg_418[12]_i_6_n_9 ;
  wire \temp_3_reg_418[13]_i_2_n_9 ;
  wire \temp_3_reg_418[13]_i_3_n_9 ;
  wire \temp_3_reg_418[13]_i_4_n_9 ;
  wire \temp_3_reg_418[13]_i_5_n_9 ;
  wire \temp_3_reg_418[13]_i_6_n_9 ;
  wire \temp_3_reg_418[14]_i_2_n_9 ;
  wire \temp_3_reg_418[14]_i_3_n_9 ;
  wire \temp_3_reg_418[14]_i_4_n_9 ;
  wire \temp_3_reg_418[14]_i_5_n_9 ;
  wire \temp_3_reg_418[14]_i_6_n_9 ;
  wire \temp_3_reg_418[15]_i_2_n_9 ;
  wire \temp_3_reg_418[15]_i_3_n_9 ;
  wire \temp_3_reg_418[15]_i_4_n_9 ;
  wire \temp_3_reg_418[15]_i_5_n_9 ;
  wire \temp_3_reg_418[15]_i_6_n_9 ;
  wire \temp_3_reg_418[15]_i_7_n_9 ;
  wire \temp_3_reg_418[15]_i_8_n_9 ;
  wire \temp_3_reg_418[15]_i_9_n_9 ;
  wire \temp_3_reg_418[16]_i_2_n_9 ;
  wire \temp_3_reg_418[16]_i_3_n_9 ;
  wire \temp_3_reg_418[16]_i_4_n_9 ;
  wire \temp_3_reg_418[16]_i_5_n_9 ;
  wire \temp_3_reg_418[16]_i_6_n_9 ;
  wire \temp_3_reg_418[17]_i_2_n_9 ;
  wire \temp_3_reg_418[17]_i_3_n_9 ;
  wire \temp_3_reg_418[17]_i_4_n_9 ;
  wire \temp_3_reg_418[17]_i_5_n_9 ;
  wire \temp_3_reg_418[17]_i_6_n_9 ;
  wire \temp_3_reg_418[17]_i_7_n_9 ;
  wire \temp_3_reg_418[18]_i_2_n_9 ;
  wire \temp_3_reg_418[18]_i_3_n_9 ;
  wire \temp_3_reg_418[18]_i_4_n_9 ;
  wire \temp_3_reg_418[18]_i_5_n_9 ;
  wire \temp_3_reg_418[18]_i_6_n_9 ;
  wire \temp_3_reg_418[18]_i_7_n_9 ;
  wire \temp_3_reg_418[19]_i_2_n_9 ;
  wire \temp_3_reg_418[19]_i_3_n_9 ;
  wire \temp_3_reg_418[19]_i_4_n_9 ;
  wire \temp_3_reg_418[19]_i_5_n_9 ;
  wire \temp_3_reg_418[1]_i_2_n_9 ;
  wire \temp_3_reg_418[1]_i_3_n_9 ;
  wire \temp_3_reg_418[1]_i_4_n_9 ;
  wire \temp_3_reg_418[1]_i_5_n_9 ;
  wire \temp_3_reg_418[1]_i_6_n_9 ;
  wire \temp_3_reg_418[1]_i_7_n_9 ;
  wire \temp_3_reg_418[20]_i_2_n_9 ;
  wire \temp_3_reg_418[20]_i_3_n_9 ;
  wire \temp_3_reg_418[20]_i_4_n_9 ;
  wire \temp_3_reg_418[20]_i_5_n_9 ;
  wire \temp_3_reg_418[21]_i_2_n_9 ;
  wire \temp_3_reg_418[21]_i_3_n_9 ;
  wire \temp_3_reg_418[21]_i_4_n_9 ;
  wire \temp_3_reg_418[21]_i_5_n_9 ;
  wire \temp_3_reg_418[21]_i_6_n_9 ;
  wire \temp_3_reg_418[22]_i_10_n_9 ;
  wire \temp_3_reg_418[22]_i_11_n_9 ;
  wire \temp_3_reg_418[22]_i_12_n_9 ;
  wire \temp_3_reg_418[22]_i_13_n_9 ;
  wire \temp_3_reg_418[22]_i_14_n_9 ;
  wire \temp_3_reg_418[22]_i_15_n_9 ;
  wire \temp_3_reg_418[22]_i_16_n_9 ;
  wire \temp_3_reg_418[22]_i_17_n_9 ;
  wire \temp_3_reg_418[22]_i_18_n_9 ;
  wire \temp_3_reg_418[22]_i_19_n_9 ;
  wire \temp_3_reg_418[22]_i_20_n_9 ;
  wire \temp_3_reg_418[22]_i_21_n_9 ;
  wire \temp_3_reg_418[22]_i_22_n_9 ;
  wire \temp_3_reg_418[22]_i_23_n_9 ;
  wire \temp_3_reg_418[22]_i_24_n_9 ;
  wire \temp_3_reg_418[22]_i_25_n_9 ;
  wire \temp_3_reg_418[22]_i_26_n_9 ;
  wire \temp_3_reg_418[22]_i_3_n_9 ;
  wire \temp_3_reg_418[22]_i_4_n_9 ;
  wire \temp_3_reg_418[22]_i_5_n_9 ;
  wire \temp_3_reg_418[22]_i_6_n_9 ;
  wire \temp_3_reg_418[22]_i_7_n_9 ;
  wire \temp_3_reg_418[22]_i_8_n_9 ;
  wire \temp_3_reg_418[22]_i_9_n_9 ;
  wire \temp_3_reg_418[23]_i_1_n_9 ;
  wire \temp_3_reg_418[23]_i_2_n_9 ;
  wire \temp_3_reg_418[23]_i_3_n_9 ;
  wire \temp_3_reg_418[2]_i_2_n_9 ;
  wire \temp_3_reg_418[2]_i_3_n_9 ;
  wire \temp_3_reg_418[2]_i_4_n_9 ;
  wire \temp_3_reg_418[2]_i_5_n_9 ;
  wire \temp_3_reg_418[2]_i_6_n_9 ;
  wire \temp_3_reg_418[3]_i_2_n_9 ;
  wire \temp_3_reg_418[3]_i_3_n_9 ;
  wire \temp_3_reg_418[3]_i_4_n_9 ;
  wire \temp_3_reg_418[3]_i_5_n_9 ;
  wire \temp_3_reg_418[3]_i_6_n_9 ;
  wire \temp_3_reg_418[4]_i_2_n_9 ;
  wire \temp_3_reg_418[4]_i_3_n_9 ;
  wire \temp_3_reg_418[4]_i_4_n_9 ;
  wire \temp_3_reg_418[4]_i_5_n_9 ;
  wire \temp_3_reg_418[5]_i_2_n_9 ;
  wire \temp_3_reg_418[5]_i_3_n_9 ;
  wire \temp_3_reg_418[5]_i_4_n_9 ;
  wire \temp_3_reg_418[5]_i_5_n_9 ;
  wire \temp_3_reg_418[6]_i_2_n_9 ;
  wire \temp_3_reg_418[6]_i_3_n_9 ;
  wire \temp_3_reg_418[6]_i_4_n_9 ;
  wire \temp_3_reg_418[6]_i_5_n_9 ;
  wire \temp_3_reg_418[6]_i_6_n_9 ;
  wire \temp_3_reg_418[7]_i_2_n_9 ;
  wire \temp_3_reg_418[7]_i_3_n_9 ;
  wire \temp_3_reg_418[7]_i_4_n_9 ;
  wire \temp_3_reg_418[7]_i_5_n_9 ;
  wire \temp_3_reg_418[7]_i_6_n_9 ;
  wire \temp_3_reg_418[7]_i_7_n_9 ;
  wire \temp_3_reg_418[8]_i_2_n_9 ;
  wire \temp_3_reg_418[8]_i_3_n_9 ;
  wire \temp_3_reg_418[8]_i_4_n_9 ;
  wire \temp_3_reg_418[8]_i_5_n_9 ;
  wire \temp_3_reg_418[8]_i_6_n_9 ;
  wire \temp_3_reg_418[8]_i_7_n_9 ;
  wire \temp_3_reg_418[9]_i_2_n_9 ;
  wire \temp_3_reg_418[9]_i_3_n_9 ;
  wire \temp_3_reg_418[9]_i_4_n_9 ;
  wire \temp_3_reg_418[9]_i_5_n_9 ;
  wire \temp_3_reg_418[9]_i_6_n_9 ;
  wire \temp_3_reg_418[9]_i_7_n_9 ;
  wire \temp_3_reg_418_reg_n_9_[10] ;
  wire \temp_3_reg_418_reg_n_9_[11] ;
  wire \temp_3_reg_418_reg_n_9_[12] ;
  wire \temp_3_reg_418_reg_n_9_[13] ;
  wire \temp_3_reg_418_reg_n_9_[14] ;
  wire \temp_3_reg_418_reg_n_9_[15] ;
  wire \temp_3_reg_418_reg_n_9_[16] ;
  wire \temp_3_reg_418_reg_n_9_[17] ;
  wire \temp_3_reg_418_reg_n_9_[18] ;
  wire \temp_3_reg_418_reg_n_9_[19] ;
  wire \temp_3_reg_418_reg_n_9_[1] ;
  wire \temp_3_reg_418_reg_n_9_[20] ;
  wire \temp_3_reg_418_reg_n_9_[21] ;
  wire \temp_3_reg_418_reg_n_9_[22] ;
  wire \temp_3_reg_418_reg_n_9_[23] ;
  wire \temp_3_reg_418_reg_n_9_[2] ;
  wire \temp_3_reg_418_reg_n_9_[3] ;
  wire \temp_3_reg_418_reg_n_9_[4] ;
  wire \temp_3_reg_418_reg_n_9_[5] ;
  wire \temp_3_reg_418_reg_n_9_[6] ;
  wire \temp_3_reg_418_reg_n_9_[7] ;
  wire \temp_3_reg_418_reg_n_9_[8] ;
  wire \temp_3_reg_418_reg_n_9_[9] ;
  wire [23:1]temp_4_fu_317_p2;
  wire [23:0]temp_5_fu_322_p3;
  wire [23:0]temp_5_reg_429;
  wire \temp_5_reg_429[12]_i_3_n_9 ;
  wire \temp_5_reg_429[12]_i_4_n_9 ;
  wire \temp_5_reg_429[12]_i_5_n_9 ;
  wire \temp_5_reg_429[12]_i_6_n_9 ;
  wire \temp_5_reg_429[16]_i_3_n_9 ;
  wire \temp_5_reg_429[16]_i_4_n_9 ;
  wire \temp_5_reg_429[16]_i_5_n_9 ;
  wire \temp_5_reg_429[16]_i_6_n_9 ;
  wire \temp_5_reg_429[20]_i_3_n_9 ;
  wire \temp_5_reg_429[20]_i_4_n_9 ;
  wire \temp_5_reg_429[20]_i_5_n_9 ;
  wire \temp_5_reg_429[20]_i_6_n_9 ;
  wire \temp_5_reg_429[23]_i_3_n_9 ;
  wire \temp_5_reg_429[23]_i_4_n_9 ;
  wire \temp_5_reg_429[23]_i_5_n_9 ;
  wire \temp_5_reg_429[4]_i_3_n_9 ;
  wire \temp_5_reg_429[4]_i_4_n_9 ;
  wire \temp_5_reg_429[4]_i_5_n_9 ;
  wire \temp_5_reg_429[4]_i_6_n_9 ;
  wire \temp_5_reg_429[4]_i_7_n_9 ;
  wire \temp_5_reg_429[8]_i_3_n_9 ;
  wire \temp_5_reg_429[8]_i_4_n_9 ;
  wire \temp_5_reg_429[8]_i_5_n_9 ;
  wire \temp_5_reg_429[8]_i_6_n_9 ;
  wire [22:0]temp_fu_188_p3;
  wire [22:0]temp_i_1_neg_fu_328_p2;
  wire [23:23]temp_i_1_neg_fu_328_p2__0;
  wire temp_i_1_neg_fu_328_p2_carry__0_i_1_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__0_i_2_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__0_i_3_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__0_i_4_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__0_n_10;
  wire temp_i_1_neg_fu_328_p2_carry__0_n_11;
  wire temp_i_1_neg_fu_328_p2_carry__0_n_12;
  wire temp_i_1_neg_fu_328_p2_carry__0_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__1_i_1_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__1_i_2_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__1_i_3_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__1_i_4_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__1_n_10;
  wire temp_i_1_neg_fu_328_p2_carry__1_n_11;
  wire temp_i_1_neg_fu_328_p2_carry__1_n_12;
  wire temp_i_1_neg_fu_328_p2_carry__1_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__2_i_1_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__2_i_2_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__2_i_3_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__2_i_4_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__2_n_10;
  wire temp_i_1_neg_fu_328_p2_carry__2_n_11;
  wire temp_i_1_neg_fu_328_p2_carry__2_n_12;
  wire temp_i_1_neg_fu_328_p2_carry__2_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__3_i_1_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__3_i_2_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__3_i_3_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__3_i_4_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__3_n_10;
  wire temp_i_1_neg_fu_328_p2_carry__3_n_11;
  wire temp_i_1_neg_fu_328_p2_carry__3_n_12;
  wire temp_i_1_neg_fu_328_p2_carry__3_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__4_n_10;
  wire temp_i_1_neg_fu_328_p2_carry__4_n_11;
  wire temp_i_1_neg_fu_328_p2_carry__4_n_12;
  wire temp_i_1_neg_fu_328_p2_carry_i_1_n_9;
  wire temp_i_1_neg_fu_328_p2_carry_i_2_n_9;
  wire temp_i_1_neg_fu_328_p2_carry_i_3_n_9;
  wire temp_i_1_neg_fu_328_p2_carry_i_4_n_9;
  wire temp_i_1_neg_fu_328_p2_carry_n_10;
  wire temp_i_1_neg_fu_328_p2_carry_n_11;
  wire temp_i_1_neg_fu_328_p2_carry_n_12;
  wire temp_i_1_neg_fu_328_p2_carry_n_9;
  wire tmp_reg_384;
  wire [15:0]trunc_ln119_reg_424;
  wire [15:0]\trunc_ln119_reg_424_reg[15]_0 ;
  wire \val_reg_379_reg_n_9_[0] ;
  wire \val_reg_379_reg_n_9_[10] ;
  wire \val_reg_379_reg_n_9_[11] ;
  wire \val_reg_379_reg_n_9_[12] ;
  wire \val_reg_379_reg_n_9_[13] ;
  wire \val_reg_379_reg_n_9_[14] ;
  wire \val_reg_379_reg_n_9_[15] ;
  wire \val_reg_379_reg_n_9_[16] ;
  wire \val_reg_379_reg_n_9_[17] ;
  wire \val_reg_379_reg_n_9_[18] ;
  wire \val_reg_379_reg_n_9_[19] ;
  wire \val_reg_379_reg_n_9_[1] ;
  wire \val_reg_379_reg_n_9_[20] ;
  wire \val_reg_379_reg_n_9_[21] ;
  wire \val_reg_379_reg_n_9_[22] ;
  wire \val_reg_379_reg_n_9_[23] ;
  wire \val_reg_379_reg_n_9_[24] ;
  wire \val_reg_379_reg_n_9_[25] ;
  wire \val_reg_379_reg_n_9_[26] ;
  wire \val_reg_379_reg_n_9_[27] ;
  wire \val_reg_379_reg_n_9_[28] ;
  wire \val_reg_379_reg_n_9_[29] ;
  wire \val_reg_379_reg_n_9_[2] ;
  wire \val_reg_379_reg_n_9_[30] ;
  wire \val_reg_379_reg_n_9_[31] ;
  wire \val_reg_379_reg_n_9_[3] ;
  wire \val_reg_379_reg_n_9_[4] ;
  wire \val_reg_379_reg_n_9_[5] ;
  wire \val_reg_379_reg_n_9_[6] ;
  wire \val_reg_379_reg_n_9_[7] ;
  wire \val_reg_379_reg_n_9_[8] ;
  wire \val_reg_379_reg_n_9_[9] ;
  wire [3:0]\NLW_i_fu_88_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_fu_88_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln58_fu_351_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln58_fu_351_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_temp_i_1_neg_fu_328_p2_carry__4_CO_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8000)) 
    \alpha_read_reg_374[31]_i_1 
       (.I0(Q[0]),
        .I1(alpha_c_empty_n),
        .I2(p_dstgx_cols_channel_empty_n),
        .I3(p_dstgx_rows_channel_empty_n),
        .O(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \alpha_read_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [0]),
        .Q(alpha_read_reg_374[0]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[10] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [10]),
        .Q(alpha_read_reg_374[10]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[11] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [11]),
        .Q(alpha_read_reg_374[11]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[12] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [12]),
        .Q(alpha_read_reg_374[12]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[13] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [13]),
        .Q(alpha_read_reg_374[13]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[14] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [14]),
        .Q(alpha_read_reg_374[14]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[15] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [15]),
        .Q(alpha_read_reg_374[15]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[16] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [16]),
        .Q(alpha_read_reg_374[16]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[17] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [17]),
        .Q(alpha_read_reg_374[17]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[18] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [18]),
        .Q(alpha_read_reg_374[18]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[19] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [19]),
        .Q(alpha_read_reg_374[19]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[1] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [1]),
        .Q(alpha_read_reg_374[1]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[20] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [20]),
        .Q(alpha_read_reg_374[20]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[21] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [21]),
        .Q(alpha_read_reg_374[21]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[22] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [22]),
        .Q(alpha_read_reg_374[22]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[23] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [23]),
        .Q(alpha_read_reg_374[23]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[24] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [24]),
        .Q(alpha_read_reg_374[24]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[25] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [25]),
        .Q(alpha_read_reg_374[25]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[26] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [26]),
        .Q(alpha_read_reg_374[26]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[27] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [27]),
        .Q(alpha_read_reg_374[27]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[28] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [28]),
        .Q(alpha_read_reg_374[28]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[29] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [29]),
        .Q(alpha_read_reg_374[29]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[2] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [2]),
        .Q(alpha_read_reg_374[2]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[30] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [30]),
        .Q(alpha_read_reg_374[30]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[31] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [31]),
        .Q(alpha_read_reg_374[31]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[3] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [3]),
        .Q(alpha_read_reg_374[3]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[4] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [4]),
        .Q(alpha_read_reg_374[4]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[5] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [5]),
        .Q(alpha_read_reg_374[5]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[6] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [6]),
        .Q(alpha_read_reg_374[6]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[7] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [7]),
        .Q(alpha_read_reg_374[7]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[8] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [8]),
        .Q(alpha_read_reg_374[8]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[9] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [9]),
        .Q(alpha_read_reg_374[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F007F00FFFF7F00)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(p_dstgx_rows_channel_empty_n),
        .I1(p_dstgx_cols_channel_empty_n),
        .I2(alpha_c_empty_n),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I1(\ap_CS_fsm[1]_i_2__0_n_9 ),
        .I2(\ap_CS_fsm_reg_n_9_[1] ),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state5),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_9_[2] ),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state6),
        .I4(\ap_CS_fsm_reg_n_9_[3] ),
        .I5(ap_CS_fsm_state8),
        .O(\ap_CS_fsm[1]_i_2__0_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_9_[1] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_9_[1] ),
        .Q(\ap_CS_fsm_reg_n_9_[2] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_9_[2] ),
        .Q(\ap_CS_fsm_reg_n_9_[3] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_9_[3] ),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  FDRE \empty_reg_439_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[0]),
        .Q(empty_reg_439[0]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[10]),
        .Q(empty_reg_439[10]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[11]),
        .Q(empty_reg_439[11]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[12]),
        .Q(empty_reg_439[12]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[13]),
        .Q(empty_reg_439[13]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[14]),
        .Q(empty_reg_439[14]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[15]),
        .Q(empty_reg_439[15]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[1]),
        .Q(empty_reg_439[1]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[2]),
        .Q(empty_reg_439[2]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[3]),
        .Q(empty_reg_439[3]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[4]),
        .Q(empty_reg_439[4]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[5]),
        .Q(empty_reg_439[5]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[6]),
        .Q(empty_reg_439[6]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[7]),
        .Q(empty_reg_439[7]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[8]),
        .Q(empty_reg_439[8]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[9]),
        .Q(empty_reg_439[9]),
        .R(1'b0));
  scharr_design_scharr_accel_0_0_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1 fmul_32ns_32ns_32_4_max_dsp_1_U114
       (.D(r_tdata),
        .Q(alpha_read_reg_374),
        .ap_clk(ap_clk));
  scharr_design_scharr_accel_0_0_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110
       (.A(temp_i_1_neg_fu_328_p2),
        .B(B),
        .CO(CO),
        .D(D),
        .O(temp_i_1_neg_fu_328_p2__0),
        .Q({ap_CS_fsm_state10,Q[1],ap_CS_fsm_state8}),
        .S({\temp_5_reg_429[4]_i_4_n_9 ,\temp_5_reg_429[4]_i_5_n_9 ,\temp_5_reg_429[4]_i_6_n_9 ,\temp_5_reg_429[4]_i_7_n_9 }),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4_reg_0(ap_enable_reg_pp0_iter4_reg),
        .ap_loop_exit_ready_pp0_iter3_reg_reg__0_0(ap_NS_fsm[9:8]),
        .ap_rst_n(ap_rst_n),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_23),
        .icmp_ln64_fu_109_p2_carry__0_0(empty_reg_439),
        .mul_ln78_reg_194_reg_0(\temp_3_reg_418_reg_n_9_[20] ),
        .mul_ln78_reg_194_reg_1(\temp_3_reg_418_reg_n_9_[21] ),
        .mul_ln78_reg_194_reg_2(\temp_3_reg_418_reg_n_9_[22] ),
        .mul_ln78_reg_194_reg_3(\temp_3_reg_418_reg_n_9_[23] ),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(temp_5_reg_429),
        .push(push),
        .sel(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .temp_4_fu_317_p2(temp_4_fu_317_p2),
        .\temp_5_reg_429_reg[12] ({\temp_5_reg_429[12]_i_3_n_9 ,\temp_5_reg_429[12]_i_4_n_9 ,\temp_5_reg_429[12]_i_5_n_9 ,\temp_5_reg_429[12]_i_6_n_9 }),
        .\temp_5_reg_429_reg[16] ({\temp_5_reg_429[16]_i_3_n_9 ,\temp_5_reg_429[16]_i_4_n_9 ,\temp_5_reg_429[16]_i_5_n_9 ,\temp_5_reg_429[16]_i_6_n_9 }),
        .\temp_5_reg_429_reg[20] ({\temp_5_reg_429[20]_i_3_n_9 ,\temp_5_reg_429[20]_i_4_n_9 ,\temp_5_reg_429[20]_i_5_n_9 ,\temp_5_reg_429[20]_i_6_n_9 }),
        .\temp_5_reg_429_reg[23] ({\temp_5_reg_429[23]_i_3_n_9 ,\temp_5_reg_429[23]_i_4_n_9 ,\temp_5_reg_429[23]_i_5_n_9 }),
        .\temp_5_reg_429_reg[4] (\temp_5_reg_429[4]_i_3_n_9 ),
        .\temp_5_reg_429_reg[8] ({\temp_5_reg_429[8]_i_3_n_9 ,\temp_5_reg_429[8]_i_4_n_9 ,\temp_5_reg_429[8]_i_5_n_9 ,\temp_5_reg_429[8]_i_6_n_9 }),
        .tmp_reg_384(tmp_reg_384),
        .\tmp_reg_384_reg[0] ({grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_47,grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_48,grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_49,grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_50}));
  FDRE #(
    .INIT(1'b0)) 
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_23),
        .Q(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_88[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .O(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_88[0]_i_3 
       (.I0(i_fu_88_reg[0]),
        .O(\i_fu_88[0]_i_3_n_9 ));
  FDRE \i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[0]_i_2_n_16 ),
        .Q(i_fu_88_reg[0]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_88_reg[0]_i_2_n_9 ,\i_fu_88_reg[0]_i_2_n_10 ,\i_fu_88_reg[0]_i_2_n_11 ,\i_fu_88_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_88_reg[0]_i_2_n_13 ,\i_fu_88_reg[0]_i_2_n_14 ,\i_fu_88_reg[0]_i_2_n_15 ,\i_fu_88_reg[0]_i_2_n_16 }),
        .S({i_fu_88_reg[3:1],\i_fu_88[0]_i_3_n_9 }));
  FDRE \i_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[8]_i_1_n_14 ),
        .Q(i_fu_88_reg[10]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[8]_i_1_n_13 ),
        .Q(i_fu_88_reg[11]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[12] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[12]_i_1_n_16 ),
        .Q(i_fu_88_reg[12]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[12]_i_1 
       (.CI(\i_fu_88_reg[8]_i_1_n_9 ),
        .CO(\NLW_i_fu_88_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_88_reg[12]_i_1_O_UNCONNECTED [3:1],\i_fu_88_reg[12]_i_1_n_16 }),
        .S({1'b0,1'b0,1'b0,i_fu_88_reg[12]}));
  FDRE \i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[0]_i_2_n_15 ),
        .Q(i_fu_88_reg[1]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[0]_i_2_n_14 ),
        .Q(i_fu_88_reg[2]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[0]_i_2_n_13 ),
        .Q(i_fu_88_reg[3]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[4]_i_1_n_16 ),
        .Q(i_fu_88_reg[4]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[4]_i_1 
       (.CI(\i_fu_88_reg[0]_i_2_n_9 ),
        .CO({\i_fu_88_reg[4]_i_1_n_9 ,\i_fu_88_reg[4]_i_1_n_10 ,\i_fu_88_reg[4]_i_1_n_11 ,\i_fu_88_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_88_reg[4]_i_1_n_13 ,\i_fu_88_reg[4]_i_1_n_14 ,\i_fu_88_reg[4]_i_1_n_15 ,\i_fu_88_reg[4]_i_1_n_16 }),
        .S(i_fu_88_reg[7:4]));
  FDRE \i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[4]_i_1_n_15 ),
        .Q(i_fu_88_reg[5]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[4]_i_1_n_14 ),
        .Q(i_fu_88_reg[6]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[4]_i_1_n_13 ),
        .Q(i_fu_88_reg[7]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[8]_i_1_n_16 ),
        .Q(i_fu_88_reg[8]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[8]_i_1 
       (.CI(\i_fu_88_reg[4]_i_1_n_9 ),
        .CO({\i_fu_88_reg[8]_i_1_n_9 ,\i_fu_88_reg[8]_i_1_n_10 ,\i_fu_88_reg[8]_i_1_n_11 ,\i_fu_88_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_88_reg[8]_i_1_n_13 ,\i_fu_88_reg[8]_i_1_n_14 ,\i_fu_88_reg[8]_i_1_n_15 ,\i_fu_88_reg[8]_i_1_n_16 }),
        .S(i_fu_88_reg[11:8]));
  FDRE \i_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[8]_i_1_n_15 ),
        .Q(i_fu_88_reg[9]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \icmp_ln295_1_reg_412[0]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .I2(\icmp_ln295_1_reg_412[0]_i_2_n_9 ),
        .I3(\val_reg_379_reg_n_9_[26] ),
        .I4(\val_reg_379_reg_n_9_[30] ),
        .I5(\val_reg_379_reg_n_9_[25] ),
        .O(\icmp_ln295_1_reg_412[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \icmp_ln295_1_reg_412[0]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\val_reg_379_reg_n_9_[23] ),
        .I2(\val_reg_379_reg_n_9_[24] ),
        .I3(\val_reg_379_reg_n_9_[27] ),
        .I4(\val_reg_379_reg_n_9_[28] ),
        .I5(\val_reg_379_reg_n_9_[29] ),
        .O(\icmp_ln295_1_reg_412[0]_i_2_n_9 ));
  FDRE \icmp_ln295_1_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln295_1_reg_412[0]_i_1_n_9 ),
        .Q(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h44444444444F4444)) 
    \icmp_ln295_reg_394[0]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I2(\icmp_ln295_reg_394[0]_i_2_n_9 ),
        .I3(\icmp_ln295_reg_394[0]_i_3_n_9 ),
        .I4(\icmp_ln295_reg_394[0]_i_4_n_9 ),
        .I5(\icmp_ln295_reg_394[0]_i_5_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln295_reg_394[0]_i_10 
       (.I0(\val_reg_379_reg_n_9_[10] ),
        .I1(\val_reg_379_reg_n_9_[11] ),
        .I2(\val_reg_379_reg_n_9_[16] ),
        .I3(\val_reg_379_reg_n_9_[3] ),
        .O(\icmp_ln295_reg_394[0]_i_10_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln295_reg_394[0]_i_2 
       (.I0(\val_reg_379_reg_n_9_[14] ),
        .I1(\val_reg_379_reg_n_9_[18] ),
        .I2(\val_reg_379_reg_n_9_[25] ),
        .I3(\val_reg_379_reg_n_9_[15] ),
        .I4(\icmp_ln295_reg_394[0]_i_6_n_9 ),
        .I5(\icmp_ln295_reg_394[0]_i_7_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln295_reg_394[0]_i_3 
       (.I0(\val_reg_379_reg_n_9_[30] ),
        .I1(\val_reg_379_reg_n_9_[6] ),
        .I2(\val_reg_379_reg_n_9_[27] ),
        .I3(\val_reg_379_reg_n_9_[0] ),
        .I4(\icmp_ln295_reg_394[0]_i_8_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln295_reg_394[0]_i_4 
       (.I0(\val_reg_379_reg_n_9_[12] ),
        .I1(\val_reg_379_reg_n_9_[20] ),
        .I2(\val_reg_379_reg_n_9_[1] ),
        .I3(\val_reg_379_reg_n_9_[13] ),
        .I4(\icmp_ln295_reg_394[0]_i_9_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln295_reg_394[0]_i_5 
       (.I0(\val_reg_379_reg_n_9_[22] ),
        .I1(\val_reg_379_reg_n_9_[21] ),
        .I2(\val_reg_379_reg_n_9_[5] ),
        .I3(\val_reg_379_reg_n_9_[4] ),
        .I4(\icmp_ln295_reg_394[0]_i_10_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln295_reg_394[0]_i_6 
       (.I0(\val_reg_379_reg_n_9_[23] ),
        .I1(ap_CS_fsm_state6),
        .O(\icmp_ln295_reg_394[0]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln295_reg_394[0]_i_7 
       (.I0(\val_reg_379_reg_n_9_[28] ),
        .I1(\val_reg_379_reg_n_9_[29] ),
        .O(\icmp_ln295_reg_394[0]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln295_reg_394[0]_i_8 
       (.I0(\val_reg_379_reg_n_9_[9] ),
        .I1(\val_reg_379_reg_n_9_[2] ),
        .I2(\val_reg_379_reg_n_9_[17] ),
        .I3(\val_reg_379_reg_n_9_[24] ),
        .O(\icmp_ln295_reg_394[0]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln295_reg_394[0]_i_9 
       (.I0(\val_reg_379_reg_n_9_[7] ),
        .I1(\val_reg_379_reg_n_9_[8] ),
        .I2(\val_reg_379_reg_n_9_[19] ),
        .I3(\val_reg_379_reg_n_9_[26] ),
        .O(\icmp_ln295_reg_394[0]_i_9_n_9 ));
  FDRE \icmp_ln295_reg_394_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln295_reg_394[0]_i_1_n_9 ),
        .Q(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln58_fu_351_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln58_fu_351_p2_carry_n_9,icmp_ln58_fu_351_p2_carry_n_10,icmp_ln58_fu_351_p2_carry_n_11,icmp_ln58_fu_351_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln58_fu_351_p2_carry_i_1_n_9,icmp_ln58_fu_351_p2_carry_i_2_n_9,icmp_ln58_fu_351_p2_carry_i_3_n_9,icmp_ln58_fu_351_p2_carry_i_4_n_9}),
        .O(NLW_icmp_ln58_fu_351_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln58_fu_351_p2_carry_i_5_n_9,icmp_ln58_fu_351_p2_carry_i_6_n_9,icmp_ln58_fu_351_p2_carry_i_7_n_9,icmp_ln58_fu_351_p2_carry_i_8_n_9}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln58_fu_351_p2_carry__0
       (.CI(icmp_ln58_fu_351_p2_carry_n_9),
        .CO({CO,icmp_ln58_fu_351_p2_carry__0_n_10,icmp_ln58_fu_351_p2_carry__0_n_11,icmp_ln58_fu_351_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln58_fu_351_p2_carry__0_i_1_n_9,icmp_ln58_fu_351_p2_carry__0_i_2_n_9,icmp_ln58_fu_351_p2_carry__0_i_3_n_9,icmp_ln58_fu_351_p2_carry__0_i_4_n_9}),
        .O(NLW_icmp_ln58_fu_351_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln58_fu_351_p2_carry__0_i_5_n_9,icmp_ln58_fu_351_p2_carry__0_i_6_n_9,icmp_ln58_fu_351_p2_carry__0_i_7_n_9,icmp_ln58_fu_351_p2_carry__0_i_8_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln58_fu_351_p2_carry__0_i_1
       (.I0(trunc_ln119_reg_424[15]),
        .I1(trunc_ln119_reg_424[14]),
        .O(icmp_ln58_fu_351_p2_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln58_fu_351_p2_carry__0_i_2
       (.I0(trunc_ln119_reg_424[13]),
        .I1(i_fu_88_reg[12]),
        .I2(trunc_ln119_reg_424[12]),
        .O(icmp_ln58_fu_351_p2_carry__0_i_2_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln58_fu_351_p2_carry__0_i_3
       (.I0(trunc_ln119_reg_424[11]),
        .I1(i_fu_88_reg[11]),
        .I2(trunc_ln119_reg_424[10]),
        .I3(i_fu_88_reg[10]),
        .O(icmp_ln58_fu_351_p2_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln58_fu_351_p2_carry__0_i_4
       (.I0(trunc_ln119_reg_424[9]),
        .I1(i_fu_88_reg[9]),
        .I2(trunc_ln119_reg_424[8]),
        .I3(i_fu_88_reg[8]),
        .O(icmp_ln58_fu_351_p2_carry__0_i_4_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln58_fu_351_p2_carry__0_i_5
       (.I0(trunc_ln119_reg_424[14]),
        .I1(trunc_ln119_reg_424[15]),
        .O(icmp_ln58_fu_351_p2_carry__0_i_5_n_9));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln58_fu_351_p2_carry__0_i_6
       (.I0(trunc_ln119_reg_424[13]),
        .I1(i_fu_88_reg[12]),
        .I2(trunc_ln119_reg_424[12]),
        .O(icmp_ln58_fu_351_p2_carry__0_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln58_fu_351_p2_carry__0_i_7
       (.I0(i_fu_88_reg[11]),
        .I1(trunc_ln119_reg_424[11]),
        .I2(i_fu_88_reg[10]),
        .I3(trunc_ln119_reg_424[10]),
        .O(icmp_ln58_fu_351_p2_carry__0_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln58_fu_351_p2_carry__0_i_8
       (.I0(i_fu_88_reg[9]),
        .I1(trunc_ln119_reg_424[9]),
        .I2(i_fu_88_reg[8]),
        .I3(trunc_ln119_reg_424[8]),
        .O(icmp_ln58_fu_351_p2_carry__0_i_8_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln58_fu_351_p2_carry_i_1
       (.I0(trunc_ln119_reg_424[7]),
        .I1(i_fu_88_reg[7]),
        .I2(trunc_ln119_reg_424[6]),
        .I3(i_fu_88_reg[6]),
        .O(icmp_ln58_fu_351_p2_carry_i_1_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln58_fu_351_p2_carry_i_2
       (.I0(trunc_ln119_reg_424[5]),
        .I1(i_fu_88_reg[5]),
        .I2(trunc_ln119_reg_424[4]),
        .I3(i_fu_88_reg[4]),
        .O(icmp_ln58_fu_351_p2_carry_i_2_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln58_fu_351_p2_carry_i_3
       (.I0(trunc_ln119_reg_424[3]),
        .I1(i_fu_88_reg[3]),
        .I2(trunc_ln119_reg_424[2]),
        .I3(i_fu_88_reg[2]),
        .O(icmp_ln58_fu_351_p2_carry_i_3_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln58_fu_351_p2_carry_i_4
       (.I0(trunc_ln119_reg_424[1]),
        .I1(i_fu_88_reg[1]),
        .I2(trunc_ln119_reg_424[0]),
        .I3(i_fu_88_reg[0]),
        .O(icmp_ln58_fu_351_p2_carry_i_4_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln58_fu_351_p2_carry_i_5
       (.I0(i_fu_88_reg[7]),
        .I1(trunc_ln119_reg_424[7]),
        .I2(i_fu_88_reg[6]),
        .I3(trunc_ln119_reg_424[6]),
        .O(icmp_ln58_fu_351_p2_carry_i_5_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln58_fu_351_p2_carry_i_6
       (.I0(i_fu_88_reg[5]),
        .I1(trunc_ln119_reg_424[5]),
        .I2(i_fu_88_reg[4]),
        .I3(trunc_ln119_reg_424[4]),
        .O(icmp_ln58_fu_351_p2_carry_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln58_fu_351_p2_carry_i_7
       (.I0(i_fu_88_reg[3]),
        .I1(trunc_ln119_reg_424[3]),
        .I2(i_fu_88_reg[2]),
        .I3(trunc_ln119_reg_424[2]),
        .O(icmp_ln58_fu_351_p2_carry_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln58_fu_351_p2_carry_i_8
       (.I0(i_fu_88_reg[1]),
        .I1(trunc_ln119_reg_424[1]),
        .I2(i_fu_88_reg[0]),
        .I3(trunc_ln119_reg_424[0]),
        .O(icmp_ln58_fu_351_p2_carry_i_8_n_9));
  LUT4 #(
    .INIT(16'hFFFD)) 
    int_ap_idle_i_3
       (.I0(Q[0]),
        .I1(p_dstgx_rows_channel_empty_n),
        .I2(dst_1_rows_channel_empty_n),
        .I3(p_dstgx_cols_channel_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[2]_i_2 
       (.I0(p_dstgx_cols_channel_empty_n),
        .I1(Q[1]),
        .I2(CO),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[2]_i_2__0 
       (.I0(p_dstgx_rows_channel_empty_n),
        .I1(Q[1]),
        .I2(CO),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln295_reg_400[1]_i_1 
       (.I0(\val_reg_379_reg_n_9_[24] ),
        .I1(\val_reg_379_reg_n_9_[23] ),
        .O(\sub_ln295_reg_400[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \sub_ln295_reg_400[2]_i_1 
       (.I0(\val_reg_379_reg_n_9_[25] ),
        .I1(\val_reg_379_reg_n_9_[24] ),
        .I2(\val_reg_379_reg_n_9_[23] ),
        .O(\sub_ln295_reg_400[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sub_ln295_reg_400[3]_i_1 
       (.I0(\val_reg_379_reg_n_9_[26] ),
        .I1(\val_reg_379_reg_n_9_[25] ),
        .I2(\val_reg_379_reg_n_9_[23] ),
        .I3(\val_reg_379_reg_n_9_[24] ),
        .O(\sub_ln295_reg_400[3]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hAAAA9555)) 
    \sub_ln295_reg_400[4]_i_1 
       (.I0(\val_reg_379_reg_n_9_[27] ),
        .I1(\val_reg_379_reg_n_9_[24] ),
        .I2(\val_reg_379_reg_n_9_[23] ),
        .I3(\val_reg_379_reg_n_9_[25] ),
        .I4(\val_reg_379_reg_n_9_[26] ),
        .O(\sub_ln295_reg_400[4]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h56666666AAAAAAAA)) 
    \sub_ln295_reg_400[5]_i_1 
       (.I0(\val_reg_379_reg_n_9_[28] ),
        .I1(\val_reg_379_reg_n_9_[26] ),
        .I2(\val_reg_379_reg_n_9_[25] ),
        .I3(\val_reg_379_reg_n_9_[23] ),
        .I4(\val_reg_379_reg_n_9_[24] ),
        .I5(\val_reg_379_reg_n_9_[27] ),
        .O(\sub_ln295_reg_400[5]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln295_reg_400[6]_i_1 
       (.I0(\val_reg_379_reg_n_9_[29] ),
        .I1(\sub_ln295_reg_400[8]_i_2_n_9 ),
        .I2(\val_reg_379_reg_n_9_[28] ),
        .O(\sub_ln295_reg_400[6]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sub_ln295_reg_400[7]_i_1 
       (.I0(\val_reg_379_reg_n_9_[30] ),
        .I1(\sub_ln295_reg_400[8]_i_2_n_9 ),
        .I2(\val_reg_379_reg_n_9_[28] ),
        .I3(\val_reg_379_reg_n_9_[29] ),
        .O(\sub_ln295_reg_400[7]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sub_ln295_reg_400[8]_i_1 
       (.I0(\val_reg_379_reg_n_9_[30] ),
        .I1(\sub_ln295_reg_400[8]_i_2_n_9 ),
        .I2(\val_reg_379_reg_n_9_[28] ),
        .I3(\val_reg_379_reg_n_9_[29] ),
        .O(\sub_ln295_reg_400[8]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    \sub_ln295_reg_400[8]_i_2 
       (.I0(\val_reg_379_reg_n_9_[27] ),
        .I1(\val_reg_379_reg_n_9_[24] ),
        .I2(\val_reg_379_reg_n_9_[23] ),
        .I3(\val_reg_379_reg_n_9_[25] ),
        .I4(\val_reg_379_reg_n_9_[26] ),
        .O(\sub_ln295_reg_400[8]_i_2_n_9 ));
  FDRE \sub_ln295_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[23] ),
        .Q(sub_ln295_reg_400[0]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[1]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[1]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[2]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[2]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[3]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[3]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[4]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[4]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[5]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[5]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[6]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[6]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[7]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[7]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[8]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \temp_3_reg_418[0]_i_1 
       (.I0(\temp_3_reg_418[0]_i_2_n_9 ),
        .I1(\temp_3_reg_418[0]_i_3_n_9 ),
        .I2(temp_fu_188_p3[0]),
        .I3(\temp_3_reg_418[0]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[3]),
        .I5(\temp_3_reg_418[22]_i_4_n_9 ),
        .O(temp_3_fu_305_p3[0]));
  LUT6 #(
    .INIT(64'hFF000000EAEAEAEA)) 
    \temp_3_reg_418[0]_i_2 
       (.I0(\temp_3_reg_418[0]_i_5_n_9 ),
        .I1(\temp_3_reg_418[1]_i_5_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(temp_fu_188_p3[0]),
        .I5(\temp_3_reg_418[22]_i_3_n_9 ),
        .O(\temp_3_reg_418[0]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \temp_3_reg_418[0]_i_3 
       (.I0(sub_ln295_reg_400[3]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[2]),
        .I4(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[0]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \temp_3_reg_418[0]_i_4 
       (.I0(sub_ln295_reg_400[2]),
        .I1(sub_ln295_reg_400[0]),
        .I2(sub_ln295_reg_400[1]),
        .O(\temp_3_reg_418[0]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \temp_3_reg_418[0]_i_5 
       (.I0(\temp_3_reg_418[0]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[2]),
        .I2(\temp_3_reg_418[0]_i_7_n_9 ),
        .I3(sub_ln295_reg_400[1]),
        .I4(\temp_3_reg_418[2]_i_5_n_9 ),
        .I5(sub_ln295_reg_400[0]),
        .O(\temp_3_reg_418[0]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_6 
       (.I0(temp_fu_188_p3[8]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[16]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[0]),
        .O(\temp_3_reg_418[0]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_7 
       (.I0(temp_fu_188_p3[12]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[20]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[4]),
        .O(\temp_3_reg_418[0]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'hBBBAAABA)) 
    \temp_3_reg_418[10]_i_1 
       (.I0(\temp_3_reg_418[10]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[11]_i_3_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[10]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[10]));
  LUT6 #(
    .INIT(64'hFF00E2E20000E2E2)) 
    \temp_3_reg_418[10]_i_2 
       (.I0(\temp_3_reg_418[10]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[11]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[10]),
        .O(\temp_3_reg_418[10]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[10]_i_3 
       (.I0(\temp_3_reg_418[10]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[12]_i_4_n_9 ),
        .O(\temp_3_reg_418[10]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[10]_i_4 
       (.I0(\temp_3_reg_418[12]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[10]_i_6_n_9 ),
        .O(\temp_3_reg_418[10]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h00220030)) 
    \temp_3_reg_418[10]_i_5 
       (.I0(temp_fu_188_p3[3]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(temp_fu_188_p3[7]),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[10]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h3022FFFF30220000)) 
    \temp_3_reg_418[10]_i_6 
       (.I0(temp_fu_188_p3[14]),
        .I1(sub_ln295_reg_400[4]),
        .I2(temp_fu_188_p3[22]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[10]_i_7_n_9 ),
        .O(\temp_3_reg_418[10]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \temp_3_reg_418[10]_i_7 
       (.I0(temp_fu_188_p3[18]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[10]),
        .I3(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[10]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \temp_3_reg_418[11]_i_1 
       (.I0(\temp_3_reg_418[11]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[12]_i_2_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[11]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[11]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \temp_3_reg_418[11]_i_2 
       (.I0(temp_fu_188_p3[11]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[11]_i_4_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[12]_i_5_n_9 ),
        .I5(\temp_3_reg_418[22]_i_11_n_9 ),
        .O(\temp_3_reg_418[11]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[11]_i_3 
       (.I0(\temp_3_reg_418[11]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[13]_i_4_n_9 ),
        .O(\temp_3_reg_418[11]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[11]_i_4 
       (.I0(\temp_3_reg_418[13]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[11]_i_6_n_9 ),
        .O(\temp_3_reg_418[11]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \temp_3_reg_418[11]_i_5 
       (.I0(temp_fu_188_p3[4]),
        .I1(temp_fu_188_p3[0]),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[8]),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[11]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h00FF00CC00B800B8)) 
    \temp_3_reg_418[11]_i_6 
       (.I0(temp_fu_188_p3[15]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[11]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[19]),
        .I5(sub_ln295_reg_400[3]),
        .O(\temp_3_reg_418[11]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \temp_3_reg_418[12]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[12]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[13]_i_2_n_9 ),
        .I4(\temp_3_reg_418[12]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[12]_i_2 
       (.I0(\temp_3_reg_418[12]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[14]_i_5_n_9 ),
        .O(\temp_3_reg_418[12]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00B8B80000B8B8)) 
    \temp_3_reg_418[12]_i_3 
       (.I0(\temp_3_reg_418[13]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[12]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[12]),
        .O(\temp_3_reg_418[12]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \temp_3_reg_418[12]_i_4 
       (.I0(temp_fu_188_p3[5]),
        .I1(temp_fu_188_p3[1]),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[9]),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[12]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \temp_3_reg_418[12]_i_5 
       (.I0(\temp_3_reg_418[14]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[12]_i_6_n_9 ),
        .O(\temp_3_reg_418[12]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h000F000000CA00CA)) 
    \temp_3_reg_418[12]_i_6 
       (.I0(temp_fu_188_p3[12]),
        .I1(temp_fu_188_p3[20]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[16]),
        .I5(sub_ln295_reg_400[2]),
        .O(\temp_3_reg_418[12]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4045)) 
    \temp_3_reg_418[13]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[13]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[14]_i_3_n_9 ),
        .I4(\temp_3_reg_418[13]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[13]_i_2 
       (.I0(\temp_3_reg_418[13]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[15]_i_4_n_9 ),
        .O(\temp_3_reg_418[13]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF002E2E00002E2E)) 
    \temp_3_reg_418[13]_i_3 
       (.I0(\temp_3_reg_418[13]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[14]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[13]),
        .O(\temp_3_reg_418[13]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \temp_3_reg_418[13]_i_4 
       (.I0(temp_fu_188_p3[6]),
        .I1(temp_fu_188_p3[2]),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[10]),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[13]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'h74)) 
    \temp_3_reg_418[13]_i_5 
       (.I0(\temp_3_reg_418[15]_i_9_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[13]_i_6_n_9 ),
        .O(\temp_3_reg_418[13]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h000F000000CA00CA)) 
    \temp_3_reg_418[13]_i_6 
       (.I0(temp_fu_188_p3[13]),
        .I1(temp_fu_188_p3[21]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[17]),
        .I5(sub_ln295_reg_400[2]),
        .O(\temp_3_reg_418[13]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[14]_i_1 
       (.I0(\temp_3_reg_418[14]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[15]_i_2_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[14]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[14]));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[14]_i_2 
       (.I0(temp_fu_188_p3[14]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[14]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[15]_i_6_n_9 ),
        .O(\temp_3_reg_418[14]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[14]_i_3 
       (.I0(\temp_3_reg_418[14]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[16]_i_4_n_9 ),
        .O(\temp_3_reg_418[14]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[14]_i_4 
       (.I0(\temp_3_reg_418[15]_i_8_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[14]_i_6_n_9 ),
        .O(\temp_3_reg_418[14]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \temp_3_reg_418[14]_i_5 
       (.I0(temp_fu_188_p3[7]),
        .I1(temp_fu_188_p3[3]),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[11]),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[14]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hFFCCFFFFFF47FF47)) 
    \temp_3_reg_418[14]_i_6 
       (.I0(temp_fu_188_p3[18]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[14]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[22]),
        .I5(sub_ln295_reg_400[3]),
        .O(\temp_3_reg_418[14]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF1504)) 
    \temp_3_reg_418[15]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[15]_i_2_n_9 ),
        .I3(\temp_3_reg_418[16]_i_2_n_9 ),
        .I4(\temp_3_reg_418[15]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[15]_i_2 
       (.I0(\temp_3_reg_418[15]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[17]_i_5_n_9 ),
        .O(\temp_3_reg_418[15]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h80808F80808F8F8F)) 
    \temp_3_reg_418[15]_i_3 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(temp_fu_188_p3[15]),
        .I2(\temp_3_reg_418[22]_i_3_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[15]_i_5_n_9 ),
        .I5(\temp_3_reg_418[15]_i_6_n_9 ),
        .O(\temp_3_reg_418[15]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h0B080B080000FFFF)) 
    \temp_3_reg_418[15]_i_4 
       (.I0(temp_fu_188_p3[0]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[8]),
        .I4(\temp_3_reg_418[15]_i_7_n_9 ),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[15]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[15]_i_5 
       (.I0(\temp_3_reg_418[18]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[15]_i_8_n_9 ),
        .O(\temp_3_reg_418[15]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[15]_i_6 
       (.I0(\temp_3_reg_418[17]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[15]_i_9_n_9 ),
        .O(\temp_3_reg_418[15]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \temp_3_reg_418[15]_i_7 
       (.I0(temp_fu_188_p3[4]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[12]),
        .O(\temp_3_reg_418[15]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \temp_3_reg_418[15]_i_8 
       (.I0(temp_fu_188_p3[20]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[16]),
        .O(\temp_3_reg_418[15]_i_8_n_9 ));
  LUT5 #(
    .INIT(32'hFFC4FFC7)) 
    \temp_3_reg_418[15]_i_9 
       (.I0(temp_fu_188_p3[19]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[15]),
        .O(\temp_3_reg_418[15]_i_9_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4045)) 
    \temp_3_reg_418[16]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[16]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[17]_i_3_n_9 ),
        .I4(\temp_3_reg_418[16]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[16]));
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[16]_i_2 
       (.I0(\temp_3_reg_418[16]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[18]_i_5_n_9 ),
        .O(\temp_3_reg_418[16]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'hC505)) 
    \temp_3_reg_418[16]_i_3 
       (.I0(\temp_3_reg_418[16]_i_5_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_3_n_9 ),
        .I3(temp_fu_188_p3[16]),
        .O(\temp_3_reg_418[16]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7F4F7FFFF0000)) 
    \temp_3_reg_418[16]_i_4 
       (.I0(temp_fu_188_p3[1]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[9]),
        .I4(\temp_3_reg_418[16]_i_6_n_9 ),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[16]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'hE2FF)) 
    \temp_3_reg_418[16]_i_5 
       (.I0(\temp_3_reg_418[15]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[17]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_11_n_9 ),
        .O(\temp_3_reg_418[16]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \temp_3_reg_418[16]_i_6 
       (.I0(temp_fu_188_p3[5]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[13]),
        .O(\temp_3_reg_418[16]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[17]_i_1 
       (.I0(\temp_3_reg_418[17]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[18]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[17]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[17]));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[17]_i_2 
       (.I0(temp_fu_188_p3[17]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[17]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[18]_i_4_n_9 ),
        .O(\temp_3_reg_418[17]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[17]_i_3 
       (.I0(\temp_3_reg_418[17]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[19]_i_5_n_9 ),
        .O(\temp_3_reg_418[17]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hEEEFFFFFEEEF0000)) 
    \temp_3_reg_418[17]_i_4 
       (.I0(sub_ln295_reg_400[3]),
        .I1(sub_ln295_reg_400[4]),
        .I2(temp_fu_188_p3[19]),
        .I3(sub_ln295_reg_400[2]),
        .I4(sub_ln295_reg_400[1]),
        .I5(\temp_3_reg_418[17]_i_6_n_9 ),
        .O(\temp_3_reg_418[17]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[17]_i_5 
       (.I0(temp_fu_188_p3[2]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[10]),
        .I4(\temp_3_reg_418[22]_i_19_n_9 ),
        .I5(\temp_3_reg_418[17]_i_7_n_9 ),
        .O(\temp_3_reg_418[17]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \temp_3_reg_418[17]_i_6 
       (.I0(temp_fu_188_p3[21]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[17]),
        .O(\temp_3_reg_418[17]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \temp_3_reg_418[17]_i_7 
       (.I0(temp_fu_188_p3[6]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[14]),
        .O(\temp_3_reg_418[17]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'h47774474)) 
    \temp_3_reg_418[18]_i_1 
       (.I0(\temp_3_reg_418[18]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[18]_i_3_n_9 ),
        .I4(\temp_3_reg_418[19]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[18]));
  LUT6 #(
    .INIT(64'h7774447477777777)) 
    \temp_3_reg_418[18]_i_2 
       (.I0(temp_fu_188_p3[18]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[18]_i_4_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[19]_i_4_n_9 ),
        .I5(\temp_3_reg_418[22]_i_11_n_9 ),
        .O(\temp_3_reg_418[18]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[18]_i_3 
       (.I0(\temp_3_reg_418[18]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[20]_i_5_n_9 ),
        .O(\temp_3_reg_418[18]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFEFF0000)) 
    \temp_3_reg_418[18]_i_4 
       (.I0(sub_ln295_reg_400[4]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[2]),
        .I3(temp_fu_188_p3[20]),
        .I4(sub_ln295_reg_400[1]),
        .I5(\temp_3_reg_418[18]_i_6_n_9 ),
        .O(\temp_3_reg_418[18]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0000FFFF0B080B08)) 
    \temp_3_reg_418[18]_i_5 
       (.I0(temp_fu_188_p3[7]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[15]),
        .I4(\temp_3_reg_418[18]_i_7_n_9 ),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[18]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \temp_3_reg_418[18]_i_6 
       (.I0(temp_fu_188_p3[22]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[18]),
        .O(\temp_3_reg_418[18]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \temp_3_reg_418[18]_i_7 
       (.I0(temp_fu_188_p3[3]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[11]),
        .O(\temp_3_reg_418[18]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'hBABBAAAB)) 
    \temp_3_reg_418[19]_i_1 
       (.I0(\temp_3_reg_418[19]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[20]_i_3_n_9 ),
        .I4(\temp_3_reg_418[19]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[19]));
  LUT6 #(
    .INIT(64'h888888880F000FFF)) 
    \temp_3_reg_418[19]_i_2 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(temp_fu_188_p3[19]),
        .I2(\temp_3_reg_418[20]_i_4_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[19]_i_4_n_9 ),
        .I5(\temp_3_reg_418[22]_i_3_n_9 ),
        .O(\temp_3_reg_418[19]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h3553)) 
    \temp_3_reg_418[19]_i_3 
       (.I0(\temp_3_reg_418[19]_i_5_n_9 ),
        .I1(\temp_3_reg_418[21]_i_6_n_9 ),
        .I2(sub_ln295_reg_400[1]),
        .I3(sub_ln295_reg_400[0]),
        .O(\temp_3_reg_418[19]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFDFDFCFCFCFF)) 
    \temp_3_reg_418[19]_i_4 
       (.I0(temp_fu_188_p3[21]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[4]),
        .I3(temp_fu_188_p3[19]),
        .I4(sub_ln295_reg_400[2]),
        .I5(sub_ln295_reg_400[1]),
        .O(\temp_3_reg_418[19]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[19]_i_5 
       (.I0(temp_fu_188_p3[4]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[12]),
        .I4(\temp_3_reg_418[22]_i_19_n_9 ),
        .I5(\temp_3_reg_418[22]_i_15_n_9 ),
        .O(\temp_3_reg_418[19]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h02A20202)) 
    \temp_3_reg_418[1]_i_2 
       (.I0(\temp_3_reg_418[22]_i_6_n_9 ),
        .I1(\temp_3_reg_418[2]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[1]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[1]),
        .O(\temp_3_reg_418[1]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \temp_3_reg_418[1]_i_3 
       (.I0(temp_fu_188_p3[1]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[1]_i_5_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[2]_i_4_n_9 ),
        .I5(\temp_3_reg_418[22]_i_11_n_9 ),
        .O(\temp_3_reg_418[1]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h777FFFFEFFFFFFFF)) 
    \temp_3_reg_418[1]_i_4 
       (.I0(sub_ln295_reg_400[4]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[1]),
        .I4(sub_ln295_reg_400[3]),
        .I5(temp_fu_188_p3[0]),
        .O(\temp_3_reg_418[1]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \temp_3_reg_418[1]_i_5 
       (.I0(\temp_3_reg_418[3]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[1]_i_6_n_9 ),
        .I3(sub_ln295_reg_400[2]),
        .I4(\temp_3_reg_418[1]_i_7_n_9 ),
        .O(\temp_3_reg_418[1]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[1]_i_6 
       (.I0(temp_fu_188_p3[13]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[21]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[5]),
        .O(\temp_3_reg_418[1]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[1]_i_7 
       (.I0(temp_fu_188_p3[9]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[17]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[1]),
        .O(\temp_3_reg_418[1]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[20]_i_1 
       (.I0(\temp_3_reg_418[20]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[21]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[20]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[20]));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[20]_i_2 
       (.I0(temp_fu_188_p3[20]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[20]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[21]_i_5_n_9 ),
        .O(\temp_3_reg_418[20]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[20]_i_3 
       (.I0(\temp_3_reg_418[20]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[22]_i_21_n_9 ),
        .O(\temp_3_reg_418[20]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \temp_3_reg_418[20]_i_4 
       (.I0(temp_fu_188_p3[22]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[4]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[2]),
        .I5(temp_fu_188_p3[20]),
        .O(\temp_3_reg_418[20]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[20]_i_5 
       (.I0(temp_fu_188_p3[5]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[13]),
        .I4(\temp_3_reg_418[22]_i_19_n_9 ),
        .I5(\temp_3_reg_418[22]_i_25_n_9 ),
        .O(\temp_3_reg_418[20]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[21]_i_1 
       (.I0(\temp_3_reg_418[21]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[22]_i_8_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[21]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[21]));
  LUT6 #(
    .INIT(64'hB8888888B8B888B8)) 
    \temp_3_reg_418[21]_i_2 
       (.I0(temp_fu_188_p3[21]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[21]_i_4_n_9 ),
        .I5(\temp_3_reg_418[21]_i_5_n_9 ),
        .O(\temp_3_reg_418[21]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hEFFB2FF8E00B2008)) 
    \temp_3_reg_418[21]_i_3 
       (.I0(\temp_3_reg_418[22]_i_15_n_9 ),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[1]),
        .I4(\temp_3_reg_418[22]_i_16_n_9 ),
        .I5(\temp_3_reg_418[21]_i_6_n_9 ),
        .O(\temp_3_reg_418[21]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \temp_3_reg_418[21]_i_4 
       (.I0(sub_ln295_reg_400[1]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[22]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .O(\temp_3_reg_418[21]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hFFFCFFFD)) 
    \temp_3_reg_418[21]_i_5 
       (.I0(sub_ln295_reg_400[1]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[21]),
        .O(\temp_3_reg_418[21]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[21]_i_6 
       (.I0(temp_fu_188_p3[6]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[14]),
        .I4(\temp_3_reg_418[22]_i_19_n_9 ),
        .I5(\temp_3_reg_418[22]_i_18_n_9 ),
        .O(\temp_3_reg_418[21]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \temp_3_reg_418[22]_i_1 
       (.I0(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I1(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .I2(ap_CS_fsm_state7),
        .I3(\temp_3_reg_418[22]_i_3_n_9 ),
        .I4(\temp_3_reg_418[22]_i_4_n_9 ),
        .O(temp_3_reg_418));
  LUT2 #(
    .INIT(4'hE)) 
    \temp_3_reg_418[22]_i_10 
       (.I0(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I1(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .O(\temp_3_reg_418[22]_i_10_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \temp_3_reg_418[22]_i_11 
       (.I0(sub_ln295_reg_400[5]),
        .I1(sub_ln295_reg_400[6]),
        .I2(sub_ln295_reg_400[7]),
        .I3(sub_ln295_reg_400[8]),
        .O(\temp_3_reg_418[22]_i_11_n_9 ));
  LUT4 #(
    .INIT(16'h5556)) 
    \temp_3_reg_418[22]_i_12 
       (.I0(sub_ln295_reg_400[3]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[2]),
        .O(\temp_3_reg_418[22]_i_12_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000302)) 
    \temp_3_reg_418[22]_i_13 
       (.I0(sub_ln295_reg_400[0]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[3]),
        .I3(temp_fu_188_p3[22]),
        .I4(sub_ln295_reg_400[4]),
        .I5(sub_ln295_reg_400[2]),
        .O(\temp_3_reg_418[22]_i_13_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \temp_3_reg_418[22]_i_14 
       (.I0(sub_ln295_reg_400[4]),
        .I1(sub_ln295_reg_400[3]),
        .O(\temp_3_reg_418[22]_i_14_n_9 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_15 
       (.I0(temp_fu_188_p3[8]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(temp_fu_188_p3[0]),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[16]),
        .O(\temp_3_reg_418[22]_i_15_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_16 
       (.I0(temp_fu_188_p3[12]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(temp_fu_188_p3[4]),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[20]),
        .O(\temp_3_reg_418[22]_i_16_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \temp_3_reg_418[22]_i_17 
       (.I0(sub_ln295_reg_400[1]),
        .I1(sub_ln295_reg_400[0]),
        .O(\temp_3_reg_418[22]_i_17_n_9 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_18 
       (.I0(temp_fu_188_p3[10]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(temp_fu_188_p3[2]),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[18]),
        .O(\temp_3_reg_418[22]_i_18_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \temp_3_reg_418[22]_i_19 
       (.I0(sub_ln295_reg_400[2]),
        .I1(sub_ln295_reg_400[0]),
        .I2(sub_ln295_reg_400[1]),
        .O(\temp_3_reg_418[22]_i_19_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[22]_i_2 
       (.I0(\temp_3_reg_418[22]_i_5_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[22]_i_7_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[22]_i_8_n_9 ),
        .O(temp_3_fu_305_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_20 
       (.I0(temp_fu_188_p3[14]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(temp_fu_188_p3[6]),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[22]),
        .O(\temp_3_reg_418[22]_i_20_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[22]_i_21 
       (.I0(temp_fu_188_p3[7]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[15]),
        .I4(\temp_3_reg_418[22]_i_19_n_9 ),
        .I5(\temp_3_reg_418[22]_i_24_n_9 ),
        .O(\temp_3_reg_418[22]_i_21_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hEEEB2228)) 
    \temp_3_reg_418[22]_i_22 
       (.I0(\temp_3_reg_418[22]_i_25_n_9 ),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[1]),
        .I4(\temp_3_reg_418[22]_i_26_n_9 ),
        .O(\temp_3_reg_418[22]_i_22_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \temp_3_reg_418[22]_i_23 
       (.I0(sub_ln295_reg_400[0]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[4]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[2]),
        .O(\temp_3_reg_418[22]_i_23_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_24 
       (.I0(temp_fu_188_p3[11]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(temp_fu_188_p3[3]),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[19]),
        .O(\temp_3_reg_418[22]_i_24_n_9 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_25 
       (.I0(temp_fu_188_p3[9]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(temp_fu_188_p3[1]),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[17]),
        .O(\temp_3_reg_418[22]_i_25_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_26 
       (.I0(temp_fu_188_p3[13]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(temp_fu_188_p3[5]),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[21]),
        .O(\temp_3_reg_418[22]_i_26_n_9 ));
  LUT6 #(
    .INIT(64'hFFEFEFEFEFEFEFEF)) 
    \temp_3_reg_418[22]_i_3 
       (.I0(\temp_3_reg_418[22]_i_9_n_9 ),
        .I1(\temp_3_reg_418[22]_i_10_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(sub_ln295_reg_400[4]),
        .I4(\temp_3_reg_418[0]_i_4_n_9 ),
        .I5(sub_ln295_reg_400[3]),
        .O(\temp_3_reg_418[22]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFF75FFFFFFFF)) 
    \temp_3_reg_418[22]_i_4 
       (.I0(\temp_3_reg_418[22]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[4]),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .I4(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I5(\temp_3_reg_418[22]_i_9_n_9 ),
        .O(\temp_3_reg_418[22]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \temp_3_reg_418[22]_i_5 
       (.I0(temp_fu_188_p3[22]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_13_n_9 ),
        .I3(\temp_3_reg_418[22]_i_11_n_9 ),
        .O(\temp_3_reg_418[22]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hFFFE000000000001)) 
    \temp_3_reg_418[22]_i_6 
       (.I0(sub_ln295_reg_400[0]),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[22]_i_14_n_9 ),
        .I3(sub_ln295_reg_400[2]),
        .I4(sub_ln295_reg_400[6]),
        .I5(sub_ln295_reg_400[5]),
        .O(\temp_3_reg_418[22]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_3_reg_418[22]_i_7 
       (.I0(\temp_3_reg_418[22]_i_15_n_9 ),
        .I1(\temp_3_reg_418[22]_i_16_n_9 ),
        .I2(\temp_3_reg_418[22]_i_17_n_9 ),
        .I3(\temp_3_reg_418[22]_i_18_n_9 ),
        .I4(\temp_3_reg_418[22]_i_19_n_9 ),
        .I5(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[22]_i_7_n_9 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[22]_i_8 
       (.I0(\temp_3_reg_418[22]_i_21_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[22]_i_22_n_9 ),
        .O(\temp_3_reg_418[22]_i_8_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \temp_3_reg_418[22]_i_9 
       (.I0(sub_ln295_reg_400[8]),
        .I1(sub_ln295_reg_400[7]),
        .I2(\temp_3_reg_418[22]_i_23_n_9 ),
        .I3(sub_ln295_reg_400[5]),
        .I4(sub_ln295_reg_400[6]),
        .O(\temp_3_reg_418[22]_i_9_n_9 ));
  LUT6 #(
    .INIT(64'h30FF303022222222)) 
    \temp_3_reg_418[23]_i_1 
       (.I0(\temp_3_reg_418_reg_n_9_[23] ),
        .I1(temp_3_reg_418),
        .I2(\temp_3_reg_418[23]_i_2_n_9 ),
        .I3(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I4(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .I5(ap_CS_fsm_state7),
        .O(\temp_3_reg_418[23]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000015155550151)) 
    \temp_3_reg_418[23]_i_2 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[23]_i_3_n_9 ),
        .I2(sub_ln295_reg_400[1]),
        .I3(\temp_3_reg_418[22]_i_22_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[22]_i_7_n_9 ),
        .O(\temp_3_reg_418[23]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hBB8B8888BB8BBB88)) 
    \temp_3_reg_418[23]_i_3 
       (.I0(\temp_3_reg_418[22]_i_24_n_9 ),
        .I1(\temp_3_reg_418[22]_i_19_n_9 ),
        .I2(temp_fu_188_p3[7]),
        .I3(\temp_3_reg_418[22]_i_12_n_9 ),
        .I4(\temp_3_reg_418[0]_i_3_n_9 ),
        .I5(temp_fu_188_p3[15]),
        .O(\temp_3_reg_418[23]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF0047)) 
    \temp_3_reg_418[2]_i_1 
       (.I0(\temp_3_reg_418[2]_i_2_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[3]_i_3_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[2]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFEFF)) 
    \temp_3_reg_418[2]_i_2 
       (.I0(sub_ln295_reg_400[2]),
        .I1(sub_ln295_reg_400[0]),
        .I2(sub_ln295_reg_400[1]),
        .I3(temp_fu_188_p3[1]),
        .I4(sub_ln295_reg_400[3]),
        .I5(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[2]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00B8B80000B8B8)) 
    \temp_3_reg_418[2]_i_3 
       (.I0(\temp_3_reg_418[3]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[2]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[2]),
        .O(\temp_3_reg_418[2]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[2]_i_4 
       (.I0(\temp_3_reg_418[4]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[2]_i_5_n_9 ),
        .O(\temp_3_reg_418[2]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[2]_i_5 
       (.I0(\temp_3_reg_418[6]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[2]),
        .I2(\temp_3_reg_418[2]_i_6_n_9 ),
        .O(\temp_3_reg_418[2]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[2]_i_6 
       (.I0(temp_fu_188_p3[10]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[18]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[2]),
        .O(\temp_3_reg_418[2]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hAABABBBA)) 
    \temp_3_reg_418[3]_i_1 
       (.I0(\temp_3_reg_418[3]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[4]_i_2_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[3]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[3]));
  LUT6 #(
    .INIT(64'hFF00B8B80000B8B8)) 
    \temp_3_reg_418[3]_i_2 
       (.I0(\temp_3_reg_418[4]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[3]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[3]),
        .O(\temp_3_reg_418[3]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4F7)) 
    \temp_3_reg_418[3]_i_3 
       (.I0(temp_fu_188_p3[0]),
        .I1(\temp_3_reg_418[22]_i_17_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[2]),
        .I4(\temp_3_reg_418[22]_i_12_n_9 ),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[3]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[3]_i_4 
       (.I0(\temp_3_reg_418[5]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[3]_i_5_n_9 ),
        .O(\temp_3_reg_418[3]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h3B38FFFF3B380000)) 
    \temp_3_reg_418[3]_i_5 
       (.I0(temp_fu_188_p3[15]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[4]),
        .I3(temp_fu_188_p3[7]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[3]_i_6_n_9 ),
        .O(\temp_3_reg_418[3]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[3]_i_6 
       (.I0(temp_fu_188_p3[11]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[19]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[3]),
        .O(\temp_3_reg_418[3]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \temp_3_reg_418[4]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[4]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[5]_i_3_n_9 ),
        .I4(\temp_3_reg_418[4]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[4]));
  LUT6 #(
    .INIT(64'h00000000000B0008)) 
    \temp_3_reg_418[4]_i_2 
       (.I0(temp_fu_188_p3[1]),
        .I1(\temp_3_reg_418[22]_i_17_n_9 ),
        .I2(\temp_3_reg_418[22]_i_19_n_9 ),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[3]),
        .I5(\temp_3_reg_418[22]_i_12_n_9 ),
        .O(\temp_3_reg_418[4]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00E2E20000E2E2)) 
    \temp_3_reg_418[4]_i_3 
       (.I0(\temp_3_reg_418[4]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[5]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[4]),
        .O(\temp_3_reg_418[4]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[4]_i_4 
       (.I0(\temp_3_reg_418[6]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[4]_i_5_n_9 ),
        .O(\temp_3_reg_418[4]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[4]_i_5 
       (.I0(temp_fu_188_p3[16]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[8]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[0]_i_7_n_9 ),
        .O(\temp_3_reg_418[4]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \temp_3_reg_418[5]_i_1 
       (.I0(\temp_3_reg_418[5]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[6]_i_2_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[5]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \temp_3_reg_418[5]_i_2 
       (.I0(temp_fu_188_p3[5]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[5]_i_4_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[6]_i_4_n_9 ),
        .I5(\temp_3_reg_418[22]_i_11_n_9 ),
        .O(\temp_3_reg_418[5]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \temp_3_reg_418[5]_i_3 
       (.I0(\temp_3_reg_418[0]_i_3_n_9 ),
        .I1(temp_fu_188_p3[2]),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(\temp_3_reg_418[22]_i_19_n_9 ),
        .I4(\temp_3_reg_418[22]_i_17_n_9 ),
        .I5(\temp_3_reg_418[7]_i_5_n_9 ),
        .O(\temp_3_reg_418[5]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[5]_i_4 
       (.I0(\temp_3_reg_418[7]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[5]_i_5_n_9 ),
        .O(\temp_3_reg_418[5]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[5]_i_5 
       (.I0(temp_fu_188_p3[17]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[9]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[1]_i_6_n_9 ),
        .O(\temp_3_reg_418[5]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \temp_3_reg_418[6]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[6]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[7]_i_3_n_9 ),
        .I4(\temp_3_reg_418[6]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[6]));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \temp_3_reg_418[6]_i_2 
       (.I0(\temp_3_reg_418[22]_i_19_n_9 ),
        .I1(\temp_3_reg_418[0]_i_3_n_9 ),
        .I2(temp_fu_188_p3[3]),
        .I3(\temp_3_reg_418[22]_i_12_n_9 ),
        .I4(\temp_3_reg_418[22]_i_17_n_9 ),
        .I5(\temp_3_reg_418[8]_i_4_n_9 ),
        .O(\temp_3_reg_418[6]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00B8B80000B8B8)) 
    \temp_3_reg_418[6]_i_3 
       (.I0(\temp_3_reg_418[7]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[6]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[6]),
        .O(\temp_3_reg_418[6]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[6]_i_4 
       (.I0(\temp_3_reg_418[8]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .O(\temp_3_reg_418[6]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[6]_i_5 
       (.I0(temp_fu_188_p3[18]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[10]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[6]_i_6_n_9 ),
        .O(\temp_3_reg_418[6]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[6]_i_6 
       (.I0(temp_fu_188_p3[14]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[22]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[6]),
        .O(\temp_3_reg_418[6]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \temp_3_reg_418[7]_i_1 
       (.I0(\temp_3_reg_418[7]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[8]_i_2_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[7]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[7]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \temp_3_reg_418[7]_i_2 
       (.I0(temp_fu_188_p3[7]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[7]_i_4_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[8]_i_5_n_9 ),
        .I5(\temp_3_reg_418[22]_i_11_n_9 ),
        .O(\temp_3_reg_418[7]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[7]_i_3 
       (.I0(\temp_3_reg_418[7]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[9]_i_5_n_9 ),
        .O(\temp_3_reg_418[7]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[7]_i_4 
       (.I0(\temp_3_reg_418[9]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[7]_i_6_n_9 ),
        .O(\temp_3_reg_418[7]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \temp_3_reg_418[7]_i_5 
       (.I0(temp_fu_188_p3[0]),
        .I1(\temp_3_reg_418[22]_i_19_n_9 ),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(temp_fu_188_p3[4]),
        .I4(\temp_3_reg_418[0]_i_3_n_9 ),
        .O(\temp_3_reg_418[7]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h3022FFFF30220000)) 
    \temp_3_reg_418[7]_i_6 
       (.I0(temp_fu_188_p3[11]),
        .I1(sub_ln295_reg_400[4]),
        .I2(temp_fu_188_p3[19]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[7]_i_7_n_9 ),
        .O(\temp_3_reg_418[7]_i_6_n_9 ));
  LUT4 #(
    .INIT(16'h3B38)) 
    \temp_3_reg_418[7]_i_7 
       (.I0(temp_fu_188_p3[15]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[4]),
        .I3(temp_fu_188_p3[7]),
        .O(\temp_3_reg_418[7]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \temp_3_reg_418[8]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[8]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[9]_i_3_n_9 ),
        .I4(\temp_3_reg_418[8]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[8]_i_2 
       (.I0(\temp_3_reg_418[8]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[10]_i_5_n_9 ),
        .O(\temp_3_reg_418[8]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00E2E20000E2E2)) 
    \temp_3_reg_418[8]_i_3 
       (.I0(\temp_3_reg_418[8]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[9]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[8]),
        .O(\temp_3_reg_418[8]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \temp_3_reg_418[8]_i_4 
       (.I0(temp_fu_188_p3[1]),
        .I1(\temp_3_reg_418[22]_i_19_n_9 ),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(temp_fu_188_p3[5]),
        .I4(\temp_3_reg_418[0]_i_3_n_9 ),
        .O(\temp_3_reg_418[8]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[8]_i_5 
       (.I0(\temp_3_reg_418[10]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[8]_i_6_n_9 ),
        .O(\temp_3_reg_418[8]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h3022FFFF30220000)) 
    \temp_3_reg_418[8]_i_6 
       (.I0(temp_fu_188_p3[12]),
        .I1(sub_ln295_reg_400[4]),
        .I2(temp_fu_188_p3[20]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[8]_i_7_n_9 ),
        .O(\temp_3_reg_418[8]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \temp_3_reg_418[8]_i_7 
       (.I0(temp_fu_188_p3[16]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[8]),
        .I3(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[8]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \temp_3_reg_418[9]_i_1 
       (.I0(\temp_3_reg_418[9]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[10]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[9]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[9]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \temp_3_reg_418[9]_i_2 
       (.I0(temp_fu_188_p3[9]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[9]_i_4_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[10]_i_4_n_9 ),
        .I5(\temp_3_reg_418[22]_i_11_n_9 ),
        .O(\temp_3_reg_418[9]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[9]_i_3 
       (.I0(\temp_3_reg_418[9]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[11]_i_5_n_9 ),
        .O(\temp_3_reg_418[9]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[9]_i_4 
       (.I0(\temp_3_reg_418[11]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[9]_i_6_n_9 ),
        .O(\temp_3_reg_418[9]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \temp_3_reg_418[9]_i_5 
       (.I0(temp_fu_188_p3[2]),
        .I1(\temp_3_reg_418[22]_i_19_n_9 ),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(temp_fu_188_p3[6]),
        .I4(\temp_3_reg_418[0]_i_3_n_9 ),
        .O(\temp_3_reg_418[9]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h3022FFFF30220000)) 
    \temp_3_reg_418[9]_i_6 
       (.I0(temp_fu_188_p3[13]),
        .I1(sub_ln295_reg_400[4]),
        .I2(temp_fu_188_p3[21]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[9]_i_7_n_9 ),
        .O(\temp_3_reg_418[9]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \temp_3_reg_418[9]_i_7 
       (.I0(temp_fu_188_p3[17]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[9]),
        .I3(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[9]_i_7_n_9 ));
  FDRE \temp_3_reg_418_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[0]),
        .Q(temp_5_fu_322_p3[0]),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[10]),
        .Q(\temp_3_reg_418_reg_n_9_[10] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[11]),
        .Q(\temp_3_reg_418_reg_n_9_[11] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[12]),
        .Q(\temp_3_reg_418_reg_n_9_[12] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[13]),
        .Q(\temp_3_reg_418_reg_n_9_[13] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[14]),
        .Q(\temp_3_reg_418_reg_n_9_[14] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[15]),
        .Q(\temp_3_reg_418_reg_n_9_[15] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[16]),
        .Q(\temp_3_reg_418_reg_n_9_[16] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[17]),
        .Q(\temp_3_reg_418_reg_n_9_[17] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[18]),
        .Q(\temp_3_reg_418_reg_n_9_[18] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[19]),
        .Q(\temp_3_reg_418_reg_n_9_[19] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[1]),
        .Q(\temp_3_reg_418_reg_n_9_[1] ),
        .R(temp_3_reg_418));
  MUXF7 \temp_3_reg_418_reg[1]_i_1 
       (.I0(\temp_3_reg_418[1]_i_2_n_9 ),
        .I1(\temp_3_reg_418[1]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[1]),
        .S(\temp_3_reg_418[22]_i_4_n_9 ));
  FDRE \temp_3_reg_418_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[20]),
        .Q(\temp_3_reg_418_reg_n_9_[20] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[21]),
        .Q(\temp_3_reg_418_reg_n_9_[21] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[22]),
        .Q(\temp_3_reg_418_reg_n_9_[22] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\temp_3_reg_418[23]_i_1_n_9 ),
        .Q(\temp_3_reg_418_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \temp_3_reg_418_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[2]),
        .Q(\temp_3_reg_418_reg_n_9_[2] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[3]),
        .Q(\temp_3_reg_418_reg_n_9_[3] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[4]),
        .Q(\temp_3_reg_418_reg_n_9_[4] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[5]),
        .Q(\temp_3_reg_418_reg_n_9_[5] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[6]),
        .Q(\temp_3_reg_418_reg_n_9_[6] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[7]),
        .Q(\temp_3_reg_418_reg_n_9_[7] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[8]),
        .Q(\temp_3_reg_418_reg_n_9_[8] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[9]),
        .Q(\temp_3_reg_418_reg_n_9_[9] ),
        .R(temp_3_reg_418));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[10]_i_1 
       (.I0(temp_4_fu_317_p2[10]),
        .I1(\temp_3_reg_418_reg_n_9_[10] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[11]_i_1 
       (.I0(temp_4_fu_317_p2[11]),
        .I1(\temp_3_reg_418_reg_n_9_[11] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[12]_i_1 
       (.I0(temp_4_fu_317_p2[12]),
        .I1(\temp_3_reg_418_reg_n_9_[12] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[12]_i_3 
       (.I0(\temp_3_reg_418_reg_n_9_[12] ),
        .O(\temp_5_reg_429[12]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[12]_i_4 
       (.I0(\temp_3_reg_418_reg_n_9_[11] ),
        .O(\temp_5_reg_429[12]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[12]_i_5 
       (.I0(\temp_3_reg_418_reg_n_9_[10] ),
        .O(\temp_5_reg_429[12]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[12]_i_6 
       (.I0(\temp_3_reg_418_reg_n_9_[9] ),
        .O(\temp_5_reg_429[12]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[13]_i_1 
       (.I0(temp_4_fu_317_p2[13]),
        .I1(\temp_3_reg_418_reg_n_9_[13] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[14]_i_1 
       (.I0(temp_4_fu_317_p2[14]),
        .I1(\temp_3_reg_418_reg_n_9_[14] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[15]_i_1 
       (.I0(temp_4_fu_317_p2[15]),
        .I1(\temp_3_reg_418_reg_n_9_[15] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[16]_i_1 
       (.I0(temp_4_fu_317_p2[16]),
        .I1(\temp_3_reg_418_reg_n_9_[16] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[16]_i_3 
       (.I0(\temp_3_reg_418_reg_n_9_[16] ),
        .O(\temp_5_reg_429[16]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[16]_i_4 
       (.I0(\temp_3_reg_418_reg_n_9_[15] ),
        .O(\temp_5_reg_429[16]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[16]_i_5 
       (.I0(\temp_3_reg_418_reg_n_9_[14] ),
        .O(\temp_5_reg_429[16]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[16]_i_6 
       (.I0(\temp_3_reg_418_reg_n_9_[13] ),
        .O(\temp_5_reg_429[16]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[17]_i_1 
       (.I0(temp_4_fu_317_p2[17]),
        .I1(\temp_3_reg_418_reg_n_9_[17] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[18]_i_1 
       (.I0(temp_4_fu_317_p2[18]),
        .I1(\temp_3_reg_418_reg_n_9_[18] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[19]_i_1 
       (.I0(temp_4_fu_317_p2[19]),
        .I1(\temp_3_reg_418_reg_n_9_[19] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[1]_i_1 
       (.I0(temp_4_fu_317_p2[1]),
        .I1(\temp_3_reg_418_reg_n_9_[1] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[20]_i_1 
       (.I0(temp_4_fu_317_p2[20]),
        .I1(\temp_3_reg_418_reg_n_9_[20] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[20]_i_3 
       (.I0(\temp_3_reg_418_reg_n_9_[20] ),
        .O(\temp_5_reg_429[20]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[20]_i_4 
       (.I0(\temp_3_reg_418_reg_n_9_[19] ),
        .O(\temp_5_reg_429[20]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[20]_i_5 
       (.I0(\temp_3_reg_418_reg_n_9_[18] ),
        .O(\temp_5_reg_429[20]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[20]_i_6 
       (.I0(\temp_3_reg_418_reg_n_9_[17] ),
        .O(\temp_5_reg_429[20]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[21]_i_1 
       (.I0(temp_4_fu_317_p2[21]),
        .I1(\temp_3_reg_418_reg_n_9_[21] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[22]_i_1 
       (.I0(temp_4_fu_317_p2[22]),
        .I1(\temp_3_reg_418_reg_n_9_[22] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[23]_i_1 
       (.I0(temp_4_fu_317_p2[23]),
        .I1(\temp_3_reg_418_reg_n_9_[23] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[23]_i_3 
       (.I0(\temp_3_reg_418_reg_n_9_[23] ),
        .O(\temp_5_reg_429[23]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[23]_i_4 
       (.I0(\temp_3_reg_418_reg_n_9_[22] ),
        .O(\temp_5_reg_429[23]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[23]_i_5 
       (.I0(\temp_3_reg_418_reg_n_9_[21] ),
        .O(\temp_5_reg_429[23]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[2]_i_1 
       (.I0(temp_4_fu_317_p2[2]),
        .I1(\temp_3_reg_418_reg_n_9_[2] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[3]_i_1 
       (.I0(temp_4_fu_317_p2[3]),
        .I1(\temp_3_reg_418_reg_n_9_[3] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[4]_i_1 
       (.I0(temp_4_fu_317_p2[4]),
        .I1(\temp_3_reg_418_reg_n_9_[4] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_3 
       (.I0(temp_5_fu_322_p3[0]),
        .O(\temp_5_reg_429[4]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_4 
       (.I0(\temp_3_reg_418_reg_n_9_[4] ),
        .O(\temp_5_reg_429[4]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_5 
       (.I0(\temp_3_reg_418_reg_n_9_[3] ),
        .O(\temp_5_reg_429[4]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_6 
       (.I0(\temp_3_reg_418_reg_n_9_[2] ),
        .O(\temp_5_reg_429[4]_i_6_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_7 
       (.I0(\temp_3_reg_418_reg_n_9_[1] ),
        .O(\temp_5_reg_429[4]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[5]_i_1 
       (.I0(temp_4_fu_317_p2[5]),
        .I1(\temp_3_reg_418_reg_n_9_[5] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[6]_i_1 
       (.I0(temp_4_fu_317_p2[6]),
        .I1(\temp_3_reg_418_reg_n_9_[6] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[7]_i_1 
       (.I0(temp_4_fu_317_p2[7]),
        .I1(\temp_3_reg_418_reg_n_9_[7] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[8]_i_1 
       (.I0(temp_4_fu_317_p2[8]),
        .I1(\temp_3_reg_418_reg_n_9_[8] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[8]_i_3 
       (.I0(\temp_3_reg_418_reg_n_9_[8] ),
        .O(\temp_5_reg_429[8]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[8]_i_4 
       (.I0(\temp_3_reg_418_reg_n_9_[7] ),
        .O(\temp_5_reg_429[8]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[8]_i_5 
       (.I0(\temp_3_reg_418_reg_n_9_[6] ),
        .O(\temp_5_reg_429[8]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[8]_i_6 
       (.I0(\temp_3_reg_418_reg_n_9_[5] ),
        .O(\temp_5_reg_429[8]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[9]_i_1 
       (.I0(temp_4_fu_317_p2[9]),
        .I1(\temp_3_reg_418_reg_n_9_[9] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[9]));
  FDRE \temp_5_reg_429_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[0]),
        .Q(temp_5_reg_429[0]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[10]),
        .Q(temp_5_reg_429[10]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[11]),
        .Q(temp_5_reg_429[11]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[12]),
        .Q(temp_5_reg_429[12]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[13]),
        .Q(temp_5_reg_429[13]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[14]),
        .Q(temp_5_reg_429[14]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[15]),
        .Q(temp_5_reg_429[15]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[16]),
        .Q(temp_5_reg_429[16]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[17]),
        .Q(temp_5_reg_429[17]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[18]),
        .Q(temp_5_reg_429[18]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[19]),
        .Q(temp_5_reg_429[19]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[1]),
        .Q(temp_5_reg_429[1]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[20]),
        .Q(temp_5_reg_429[20]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[21]),
        .Q(temp_5_reg_429[21]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[22]),
        .Q(temp_5_reg_429[22]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[23]),
        .Q(temp_5_reg_429[23]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[2]),
        .Q(temp_5_reg_429[2]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[3]),
        .Q(temp_5_reg_429[3]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[4]),
        .Q(temp_5_reg_429[4]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[5]),
        .Q(temp_5_reg_429[5]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[6]),
        .Q(temp_5_reg_429[6]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[7]),
        .Q(temp_5_reg_429[7]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[8]),
        .Q(temp_5_reg_429[8]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[9]),
        .Q(temp_5_reg_429[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_i_1_neg_fu_328_p2_carry
       (.CI(1'b0),
        .CO({temp_i_1_neg_fu_328_p2_carry_n_9,temp_i_1_neg_fu_328_p2_carry_n_10,temp_i_1_neg_fu_328_p2_carry_n_11,temp_i_1_neg_fu_328_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(temp_i_1_neg_fu_328_p2[3:0]),
        .S({temp_i_1_neg_fu_328_p2_carry_i_1_n_9,temp_i_1_neg_fu_328_p2_carry_i_2_n_9,temp_i_1_neg_fu_328_p2_carry_i_3_n_9,temp_i_1_neg_fu_328_p2_carry_i_4_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_i_1_neg_fu_328_p2_carry__0
       (.CI(temp_i_1_neg_fu_328_p2_carry_n_9),
        .CO({temp_i_1_neg_fu_328_p2_carry__0_n_9,temp_i_1_neg_fu_328_p2_carry__0_n_10,temp_i_1_neg_fu_328_p2_carry__0_n_11,temp_i_1_neg_fu_328_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_i_1_neg_fu_328_p2[7:4]),
        .S({temp_i_1_neg_fu_328_p2_carry__0_i_1_n_9,temp_i_1_neg_fu_328_p2_carry__0_i_2_n_9,temp_i_1_neg_fu_328_p2_carry__0_i_3_n_9,temp_i_1_neg_fu_328_p2_carry__0_i_4_n_9}));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__0_i_1
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[7] ),
        .I2(temp_4_fu_317_p2[7]),
        .O(temp_i_1_neg_fu_328_p2_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__0_i_2
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[6] ),
        .I2(temp_4_fu_317_p2[6]),
        .O(temp_i_1_neg_fu_328_p2_carry__0_i_2_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__0_i_3
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[5] ),
        .I2(temp_4_fu_317_p2[5]),
        .O(temp_i_1_neg_fu_328_p2_carry__0_i_3_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__0_i_4
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[4] ),
        .I2(temp_4_fu_317_p2[4]),
        .O(temp_i_1_neg_fu_328_p2_carry__0_i_4_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_i_1_neg_fu_328_p2_carry__1
       (.CI(temp_i_1_neg_fu_328_p2_carry__0_n_9),
        .CO({temp_i_1_neg_fu_328_p2_carry__1_n_9,temp_i_1_neg_fu_328_p2_carry__1_n_10,temp_i_1_neg_fu_328_p2_carry__1_n_11,temp_i_1_neg_fu_328_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_i_1_neg_fu_328_p2[11:8]),
        .S({temp_i_1_neg_fu_328_p2_carry__1_i_1_n_9,temp_i_1_neg_fu_328_p2_carry__1_i_2_n_9,temp_i_1_neg_fu_328_p2_carry__1_i_3_n_9,temp_i_1_neg_fu_328_p2_carry__1_i_4_n_9}));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__1_i_1
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[11] ),
        .I2(temp_4_fu_317_p2[11]),
        .O(temp_i_1_neg_fu_328_p2_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__1_i_2
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[10] ),
        .I2(temp_4_fu_317_p2[10]),
        .O(temp_i_1_neg_fu_328_p2_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__1_i_3
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[9] ),
        .I2(temp_4_fu_317_p2[9]),
        .O(temp_i_1_neg_fu_328_p2_carry__1_i_3_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__1_i_4
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[8] ),
        .I2(temp_4_fu_317_p2[8]),
        .O(temp_i_1_neg_fu_328_p2_carry__1_i_4_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_i_1_neg_fu_328_p2_carry__2
       (.CI(temp_i_1_neg_fu_328_p2_carry__1_n_9),
        .CO({temp_i_1_neg_fu_328_p2_carry__2_n_9,temp_i_1_neg_fu_328_p2_carry__2_n_10,temp_i_1_neg_fu_328_p2_carry__2_n_11,temp_i_1_neg_fu_328_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_i_1_neg_fu_328_p2[15:12]),
        .S({temp_i_1_neg_fu_328_p2_carry__2_i_1_n_9,temp_i_1_neg_fu_328_p2_carry__2_i_2_n_9,temp_i_1_neg_fu_328_p2_carry__2_i_3_n_9,temp_i_1_neg_fu_328_p2_carry__2_i_4_n_9}));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__2_i_1
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[15] ),
        .I2(temp_4_fu_317_p2[15]),
        .O(temp_i_1_neg_fu_328_p2_carry__2_i_1_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__2_i_2
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[14] ),
        .I2(temp_4_fu_317_p2[14]),
        .O(temp_i_1_neg_fu_328_p2_carry__2_i_2_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__2_i_3
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[13] ),
        .I2(temp_4_fu_317_p2[13]),
        .O(temp_i_1_neg_fu_328_p2_carry__2_i_3_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__2_i_4
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[12] ),
        .I2(temp_4_fu_317_p2[12]),
        .O(temp_i_1_neg_fu_328_p2_carry__2_i_4_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_i_1_neg_fu_328_p2_carry__3
       (.CI(temp_i_1_neg_fu_328_p2_carry__2_n_9),
        .CO({temp_i_1_neg_fu_328_p2_carry__3_n_9,temp_i_1_neg_fu_328_p2_carry__3_n_10,temp_i_1_neg_fu_328_p2_carry__3_n_11,temp_i_1_neg_fu_328_p2_carry__3_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_i_1_neg_fu_328_p2[19:16]),
        .S({temp_i_1_neg_fu_328_p2_carry__3_i_1_n_9,temp_i_1_neg_fu_328_p2_carry__3_i_2_n_9,temp_i_1_neg_fu_328_p2_carry__3_i_3_n_9,temp_i_1_neg_fu_328_p2_carry__3_i_4_n_9}));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__3_i_1
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[19] ),
        .I2(temp_4_fu_317_p2[19]),
        .O(temp_i_1_neg_fu_328_p2_carry__3_i_1_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__3_i_2
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[18] ),
        .I2(temp_4_fu_317_p2[18]),
        .O(temp_i_1_neg_fu_328_p2_carry__3_i_2_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__3_i_3
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[17] ),
        .I2(temp_4_fu_317_p2[17]),
        .O(temp_i_1_neg_fu_328_p2_carry__3_i_3_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__3_i_4
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[16] ),
        .I2(temp_4_fu_317_p2[16]),
        .O(temp_i_1_neg_fu_328_p2_carry__3_i_4_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_i_1_neg_fu_328_p2_carry__4
       (.CI(temp_i_1_neg_fu_328_p2_carry__3_n_9),
        .CO({NLW_temp_i_1_neg_fu_328_p2_carry__4_CO_UNCONNECTED[3],temp_i_1_neg_fu_328_p2_carry__4_n_10,temp_i_1_neg_fu_328_p2_carry__4_n_11,temp_i_1_neg_fu_328_p2_carry__4_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({temp_i_1_neg_fu_328_p2__0,temp_i_1_neg_fu_328_p2[22:20]}),
        .S({grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_47,grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_48,grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_49,grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_50}));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry_i_1
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[3] ),
        .I2(temp_4_fu_317_p2[3]),
        .O(temp_i_1_neg_fu_328_p2_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry_i_2
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[2] ),
        .I2(temp_4_fu_317_p2[2]),
        .O(temp_i_1_neg_fu_328_p2_carry_i_2_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry_i_3
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[1] ),
        .I2(temp_4_fu_317_p2[1]),
        .O(temp_i_1_neg_fu_328_p2_carry_i_3_n_9));
  LUT1 #(
    .INIT(2'h2)) 
    temp_i_1_neg_fu_328_p2_carry_i_4
       (.I0(temp_5_fu_322_p3[0]),
        .O(temp_i_1_neg_fu_328_p2_carry_i_4_n_9));
  FDRE \tmp_reg_384_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[31] ),
        .Q(tmp_reg_384),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [0]),
        .Q(trunc_ln119_reg_424[0]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [10]),
        .Q(trunc_ln119_reg_424[10]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [11]),
        .Q(trunc_ln119_reg_424[11]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [12]),
        .Q(trunc_ln119_reg_424[12]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [13]),
        .Q(trunc_ln119_reg_424[13]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [14]),
        .Q(trunc_ln119_reg_424[14]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [15]),
        .Q(trunc_ln119_reg_424[15]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [1]),
        .Q(trunc_ln119_reg_424[1]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [2]),
        .Q(trunc_ln119_reg_424[2]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [3]),
        .Q(trunc_ln119_reg_424[3]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [4]),
        .Q(trunc_ln119_reg_424[4]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [5]),
        .Q(trunc_ln119_reg_424[5]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [6]),
        .Q(trunc_ln119_reg_424[6]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [7]),
        .Q(trunc_ln119_reg_424[7]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [8]),
        .Q(trunc_ln119_reg_424[8]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [9]),
        .Q(trunc_ln119_reg_424[9]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[0] ),
        .Q(temp_fu_188_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[10] ),
        .Q(temp_fu_188_p3[10]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[11] ),
        .Q(temp_fu_188_p3[11]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[12] ),
        .Q(temp_fu_188_p3[12]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[13] ),
        .Q(temp_fu_188_p3[13]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[14] ),
        .Q(temp_fu_188_p3[14]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[15] ),
        .Q(temp_fu_188_p3[15]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[16] ),
        .Q(temp_fu_188_p3[16]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[17] ),
        .Q(temp_fu_188_p3[17]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[18] ),
        .Q(temp_fu_188_p3[18]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[19] ),
        .Q(temp_fu_188_p3[19]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[1] ),
        .Q(temp_fu_188_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[20] ),
        .Q(temp_fu_188_p3[20]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[21] ),
        .Q(temp_fu_188_p3[21]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[22] ),
        .Q(temp_fu_188_p3[22]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[2] ),
        .Q(temp_fu_188_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[3] ),
        .Q(temp_fu_188_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[4] ),
        .Q(temp_fu_188_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[5] ),
        .Q(temp_fu_188_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[6] ),
        .Q(temp_fu_188_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[7] ),
        .Q(temp_fu_188_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[8] ),
        .Q(temp_fu_188_p3[8]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[9] ),
        .Q(temp_fu_188_p3[9]),
        .R(1'b0));
  FDRE \val_reg_379_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[0]),
        .Q(\val_reg_379_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[10]),
        .Q(\val_reg_379_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[11]),
        .Q(\val_reg_379_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[12]),
        .Q(\val_reg_379_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[13]),
        .Q(\val_reg_379_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[14]),
        .Q(\val_reg_379_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[15]),
        .Q(\val_reg_379_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[16]),
        .Q(\val_reg_379_reg_n_9_[16] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[17]),
        .Q(\val_reg_379_reg_n_9_[17] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[18]),
        .Q(\val_reg_379_reg_n_9_[18] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[19]),
        .Q(\val_reg_379_reg_n_9_[19] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[1]),
        .Q(\val_reg_379_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[20]),
        .Q(\val_reg_379_reg_n_9_[20] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[21]),
        .Q(\val_reg_379_reg_n_9_[21] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[22]),
        .Q(\val_reg_379_reg_n_9_[22] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[23]),
        .Q(\val_reg_379_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[24]),
        .Q(\val_reg_379_reg_n_9_[24] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[25]),
        .Q(\val_reg_379_reg_n_9_[25] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[26]),
        .Q(\val_reg_379_reg_n_9_[26] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[27]),
        .Q(\val_reg_379_reg_n_9_[27] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[28]),
        .Q(\val_reg_379_reg_n_9_[28] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[29]),
        .Q(\val_reg_379_reg_n_9_[29] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[2]),
        .Q(\val_reg_379_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[30]),
        .Q(\val_reg_379_reg_n_9_[30] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[31]),
        .Q(\val_reg_379_reg_n_9_[31] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[3]),
        .Q(\val_reg_379_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[4]),
        .Q(\val_reg_379_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[5]),
        .Q(\val_reg_379_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[6]),
        .Q(\val_reg_379_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[7]),
        .Q(\val_reg_379_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[8]),
        .Q(\val_reg_379_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[9]),
        .Q(\val_reg_379_reg_n_9_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat
   (CO,
    ap_loop_init_int_reg,
    ap_enable_reg_pp0_iter1,
    D,
    j_2_fu_60,
    \j_2_fu_60_reg[11]_0 ,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    \axi_data_reg_138_reg[23]_0 ,
    S,
    DI,
    icmp_ln81_fu_107_p2_carry__1_0,
    icmp_ln81_fu_107_p2_carry__2_0,
    icmp_ln81_fu_107_p2_carry__2_1,
    \j_2_fu_60_reg[0]_0 ,
    \j_2_fu_60_reg[0]_1 ,
    SS,
    ap_clk,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_rst_n,
    ap_block_pp0_stage0_subdone,
    ap_loop_init_int_reg_0,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    push_0,
    in_mat_data_full_n,
    img_inp_TVALID_int_regslice,
    icmp_ln81_fu_107_p2_carry__0_0,
    B_V_data_1_sel,
    \axi_data_reg_138_reg[23]_1 );
  output [0:0]CO;
  output ap_loop_init_int_reg;
  output ap_enable_reg_pp0_iter1;
  output [1:0]D;
  output j_2_fu_60;
  output [11:0]\j_2_fu_60_reg[11]_0 ;
  output grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[1] ;
  output [23:0]\axi_data_reg_138_reg[23]_0 ;
  input [3:0]S;
  input [1:0]DI;
  input [3:0]icmp_ln81_fu_107_p2_carry__1_0;
  input [3:0]icmp_ln81_fu_107_p2_carry__2_0;
  input [3:0]icmp_ln81_fu_107_p2_carry__2_1;
  input [3:0]\j_2_fu_60_reg[0]_0 ;
  input [3:0]\j_2_fu_60_reg[0]_1 ;
  input [0:0]SS;
  input ap_clk;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_rst_n;
  input ap_block_pp0_stage0_subdone;
  input ap_loop_init_int_reg_0;
  input [2:0]Q;
  input [0:0]\ap_CS_fsm_reg[2]_0 ;
  input push_0;
  input in_mat_data_full_n;
  input img_inp_TVALID_int_regslice;
  input [11:0]icmp_ln81_fu_107_p2_carry__0_0;
  input B_V_data_1_sel;
  input [23:0]\axi_data_reg_138_reg[23]_1 ;

  wire B_V_data_1_sel;
  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire [23:0]\axi_data_reg_138_reg[23]_0 ;
  wire [23:0]\axi_data_reg_138_reg[23]_1 ;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  wire [11:0]icmp_ln81_fu_107_p2_carry__0_0;
  wire icmp_ln81_fu_107_p2_carry__0_n_10;
  wire icmp_ln81_fu_107_p2_carry__0_n_11;
  wire icmp_ln81_fu_107_p2_carry__0_n_12;
  wire icmp_ln81_fu_107_p2_carry__0_n_9;
  wire [3:0]icmp_ln81_fu_107_p2_carry__1_0;
  wire icmp_ln81_fu_107_p2_carry__1_n_10;
  wire icmp_ln81_fu_107_p2_carry__1_n_11;
  wire icmp_ln81_fu_107_p2_carry__1_n_12;
  wire icmp_ln81_fu_107_p2_carry__1_n_9;
  wire [3:0]icmp_ln81_fu_107_p2_carry__2_0;
  wire [3:0]icmp_ln81_fu_107_p2_carry__2_1;
  wire icmp_ln81_fu_107_p2_carry__2_n_10;
  wire icmp_ln81_fu_107_p2_carry__2_n_11;
  wire icmp_ln81_fu_107_p2_carry__2_n_12;
  wire icmp_ln81_fu_107_p2_carry_n_10;
  wire icmp_ln81_fu_107_p2_carry_n_11;
  wire icmp_ln81_fu_107_p2_carry_n_12;
  wire icmp_ln81_fu_107_p2_carry_n_9;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_data_full_n;
  wire j_2_fu_60;
  wire [3:0]\j_2_fu_60_reg[0]_0 ;
  wire [3:0]\j_2_fu_60_reg[0]_1 ;
  wire [11:0]\j_2_fu_60_reg[11]_0 ;
  wire [11:0]j_3_fu_113_p2;
  wire p_1_in;
  wire push_0;
  wire [3:0]NLW_icmp_ln81_fu_107_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln81_fu_107_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln81_fu_107_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln81_fu_107_p2_carry__2_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(j_2_fu_60),
        .I1(Q[2]),
        .I2(B_V_data_1_sel),
        .O(\ap_CS_fsm_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD000DD00)) 
    \axi_data_reg_138[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(in_mat_data_full_n),
        .I2(img_inp_TVALID_int_regslice),
        .I3(CO),
        .I4(ap_loop_init_int_reg_0),
        .O(p_1_in));
  FDRE \axi_data_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [0]),
        .Q(\axi_data_reg_138_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[10] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [10]),
        .Q(\axi_data_reg_138_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[11] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [11]),
        .Q(\axi_data_reg_138_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[12] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [12]),
        .Q(\axi_data_reg_138_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[13] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [13]),
        .Q(\axi_data_reg_138_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[14] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [14]),
        .Q(\axi_data_reg_138_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[15] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [15]),
        .Q(\axi_data_reg_138_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[16] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [16]),
        .Q(\axi_data_reg_138_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[17] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [17]),
        .Q(\axi_data_reg_138_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[18] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [18]),
        .Q(\axi_data_reg_138_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[19] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [19]),
        .Q(\axi_data_reg_138_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [1]),
        .Q(\axi_data_reg_138_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[20] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [20]),
        .Q(\axi_data_reg_138_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[21] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [21]),
        .Q(\axi_data_reg_138_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[22] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [22]),
        .Q(\axi_data_reg_138_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[23] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [23]),
        .Q(\axi_data_reg_138_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [2]),
        .Q(\axi_data_reg_138_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [3]),
        .Q(\axi_data_reg_138_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [4]),
        .Q(\axi_data_reg_138_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [5]),
        .Q(\axi_data_reg_138_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [6]),
        .Q(\axi_data_reg_138_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [7]),
        .Q(\axi_data_reg_138_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [8]),
        .Q(\axi_data_reg_138_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[9] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [9]),
        .Q(\axi_data_reg_138_reg[23]_0 [9]),
        .R(1'b0));
  scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_20 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_31),
        .SS(SS),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_0),
        .ap_rst_n(ap_rst_n),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg),
        .icmp_ln81_fu_107_p2_carry__0(icmp_ln81_fu_107_p2_carry__0_0),
        .in_mat_data_full_n(in_mat_data_full_n),
        .\j_2_fu_60_reg[0] (ap_enable_reg_pp0_iter1),
        .\j_2_fu_60_reg[11] (j_3_fu_113_p2),
        .\j_2_fu_60_reg[11]_0 (\j_2_fu_60_reg[11]_0 ),
        .push_0(push_0));
  LUT6 #(
    .INIT(64'hF8F8FFF888888888)) 
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_mat_data_full_n),
        .I5(ap_loop_init_int_reg_0),
        .O(\ap_CS_fsm_reg[1] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_107_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln81_fu_107_p2_carry_n_9,icmp_ln81_fu_107_p2_carry_n_10,icmp_ln81_fu_107_p2_carry_n_11,icmp_ln81_fu_107_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .O(NLW_icmp_ln81_fu_107_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_107_p2_carry__0
       (.CI(icmp_ln81_fu_107_p2_carry_n_9),
        .CO({icmp_ln81_fu_107_p2_carry__0_n_9,icmp_ln81_fu_107_p2_carry__0_n_10,icmp_ln81_fu_107_p2_carry__0_n_11,icmp_ln81_fu_107_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({DI,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .O(NLW_icmp_ln81_fu_107_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(icmp_ln81_fu_107_p2_carry__1_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_107_p2_carry__1
       (.CI(icmp_ln81_fu_107_p2_carry__0_n_9),
        .CO({icmp_ln81_fu_107_p2_carry__1_n_9,icmp_ln81_fu_107_p2_carry__1_n_10,icmp_ln81_fu_107_p2_carry__1_n_11,icmp_ln81_fu_107_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln81_fu_107_p2_carry__2_0),
        .O(NLW_icmp_ln81_fu_107_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln81_fu_107_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_107_p2_carry__2
       (.CI(icmp_ln81_fu_107_p2_carry__1_n_9),
        .CO({CO,icmp_ln81_fu_107_p2_carry__2_n_10,icmp_ln81_fu_107_p2_carry__2_n_11,icmp_ln81_fu_107_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI(\j_2_fu_60_reg[0]_0 ),
        .O(NLW_icmp_ln81_fu_107_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\j_2_fu_60_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \j_2_fu_60[11]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(in_mat_data_full_n),
        .I2(img_inp_TVALID_int_regslice),
        .I3(CO),
        .I4(ap_loop_init_int_reg_0),
        .O(j_2_fu_60));
  FDRE \j_2_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[0]),
        .Q(\j_2_fu_60_reg[11]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[10] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[10]),
        .Q(\j_2_fu_60_reg[11]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[11] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[11]),
        .Q(\j_2_fu_60_reg[11]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[1]),
        .Q(\j_2_fu_60_reg[11]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[2]),
        .Q(\j_2_fu_60_reg[11]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[3]),
        .Q(\j_2_fu_60_reg[11]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[4]),
        .Q(\j_2_fu_60_reg[11]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[5]),
        .Q(\j_2_fu_60_reg[11]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[6]),
        .Q(\j_2_fu_60_reg[11]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[7] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[7]),
        .Q(\j_2_fu_60_reg[11]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[8] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[8]),
        .Q(\j_2_fu_60_reg[11]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[9] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[9]),
        .Q(\j_2_fu_60_reg[11]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
endmodule

(* ORIG_REF_NAME = "scharr_accel_axis2xfMat_24_16_2160_3840_1_s" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_axis2xfMat_24_16_2160_3840_1_s
   (\B_V_data_1_state_reg[1] ,
    CO,
    ap_loop_init_int,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    start_once_reg,
    Q,
    push,
    \ap_CS_fsm_reg[1]_0 ,
    \j_2_fu_60_reg[11] ,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0,
    out,
    \axi_data_reg_138_reg[23] ,
    SS,
    ap_clk,
    S,
    DI,
    icmp_ln81_fu_107_p2_carry__1,
    icmp_ln81_fu_107_p2_carry__2,
    icmp_ln81_fu_107_p2_carry__2_0,
    \j_2_fu_60_reg[0] ,
    \j_2_fu_60_reg[0]_0 ,
    icmp_ln79_fu_141_p2_carry__0_0,
    icmp_ln79_fu_141_p2_carry__0_1,
    icmp_ln79_fu_141_p2_carry__1_0,
    icmp_ln79_fu_141_p2_carry__1_1,
    icmp_ln79_fu_141_p2_carry__2_0,
    icmp_ln79_fu_141_p2_carry__2_1,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    start_once_reg_reg_0,
    ap_rst_n,
    in_mat_data_full_n,
    push_0,
    img_inp_TVALID,
    D,
    img_inp_TDATA,
    sel);
  output \B_V_data_1_state_reg[1] ;
  output [0:0]CO;
  output ap_loop_init_int;
  output grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  output start_once_reg;
  output [1:0]Q;
  output push;
  output \ap_CS_fsm_reg[1]_0 ;
  output [11:0]\j_2_fu_60_reg[11] ;
  output grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0;
  output [11:0]out;
  output [23:0]\axi_data_reg_138_reg[23] ;
  input [0:0]SS;
  input ap_clk;
  input [3:0]S;
  input [1:0]DI;
  input [3:0]icmp_ln81_fu_107_p2_carry__1;
  input [3:0]icmp_ln81_fu_107_p2_carry__2;
  input [3:0]icmp_ln81_fu_107_p2_carry__2_0;
  input [3:0]\j_2_fu_60_reg[0] ;
  input [3:0]\j_2_fu_60_reg[0]_0 ;
  input [3:0]icmp_ln79_fu_141_p2_carry__0_0;
  input [3:0]icmp_ln79_fu_141_p2_carry__0_1;
  input [3:0]icmp_ln79_fu_141_p2_carry__1_0;
  input [3:0]icmp_ln79_fu_141_p2_carry__1_1;
  input [3:0]icmp_ln79_fu_141_p2_carry__2_0;
  input [3:0]icmp_ln79_fu_141_p2_carry__2_1;
  input [3:0]\ap_CS_fsm_reg[2]_0 ;
  input [3:0]\ap_CS_fsm_reg[2]_1 ;
  input start_once_reg_reg_0;
  input ap_rst_n;
  input in_mat_data_full_n;
  input push_0;
  input img_inp_TVALID;
  input [11:0]D;
  input [23:0]img_inp_TDATA;
  input sel;

  wire [23:0]B_V_data_1_data_out;
  wire B_V_data_1_sel;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire \ap_CS_fsm[0]_i_1__2_n_9 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [3:0]\ap_CS_fsm_reg[2]_0 ;
  wire [3:0]\ap_CS_fsm_reg[2]_1 ;
  wire ap_CS_fsm_state3;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire [23:0]\axi_data_reg_138_reg[23] ;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_12;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_13;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_28;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_29;
  wire \i_fu_76[0]_i_3_n_9 ;
  wire \i_fu_76_reg[0]_i_2_n_10 ;
  wire \i_fu_76_reg[0]_i_2_n_11 ;
  wire \i_fu_76_reg[0]_i_2_n_12 ;
  wire \i_fu_76_reg[0]_i_2_n_13 ;
  wire \i_fu_76_reg[0]_i_2_n_14 ;
  wire \i_fu_76_reg[0]_i_2_n_15 ;
  wire \i_fu_76_reg[0]_i_2_n_16 ;
  wire \i_fu_76_reg[0]_i_2_n_9 ;
  wire \i_fu_76_reg[4]_i_1_n_10 ;
  wire \i_fu_76_reg[4]_i_1_n_11 ;
  wire \i_fu_76_reg[4]_i_1_n_12 ;
  wire \i_fu_76_reg[4]_i_1_n_13 ;
  wire \i_fu_76_reg[4]_i_1_n_14 ;
  wire \i_fu_76_reg[4]_i_1_n_15 ;
  wire \i_fu_76_reg[4]_i_1_n_16 ;
  wire \i_fu_76_reg[4]_i_1_n_9 ;
  wire \i_fu_76_reg[8]_i_1_n_10 ;
  wire \i_fu_76_reg[8]_i_1_n_11 ;
  wire \i_fu_76_reg[8]_i_1_n_12 ;
  wire \i_fu_76_reg[8]_i_1_n_13 ;
  wire \i_fu_76_reg[8]_i_1_n_14 ;
  wire \i_fu_76_reg[8]_i_1_n_15 ;
  wire \i_fu_76_reg[8]_i_1_n_16 ;
  wire [3:0]icmp_ln79_fu_141_p2_carry__0_0;
  wire [3:0]icmp_ln79_fu_141_p2_carry__0_1;
  wire icmp_ln79_fu_141_p2_carry__0_n_10;
  wire icmp_ln79_fu_141_p2_carry__0_n_11;
  wire icmp_ln79_fu_141_p2_carry__0_n_12;
  wire icmp_ln79_fu_141_p2_carry__0_n_9;
  wire [3:0]icmp_ln79_fu_141_p2_carry__1_0;
  wire [3:0]icmp_ln79_fu_141_p2_carry__1_1;
  wire icmp_ln79_fu_141_p2_carry__1_n_10;
  wire icmp_ln79_fu_141_p2_carry__1_n_11;
  wire icmp_ln79_fu_141_p2_carry__1_n_12;
  wire icmp_ln79_fu_141_p2_carry__1_n_9;
  wire [3:0]icmp_ln79_fu_141_p2_carry__2_0;
  wire [3:0]icmp_ln79_fu_141_p2_carry__2_1;
  wire icmp_ln79_fu_141_p2_carry__2_n_10;
  wire icmp_ln79_fu_141_p2_carry__2_n_11;
  wire icmp_ln79_fu_141_p2_carry__2_n_12;
  wire icmp_ln79_fu_141_p2_carry_n_10;
  wire icmp_ln79_fu_141_p2_carry_n_11;
  wire icmp_ln79_fu_141_p2_carry_n_12;
  wire icmp_ln79_fu_141_p2_carry_n_9;
  wire icmp_ln81_fu_107_p2;
  wire [3:0]icmp_ln81_fu_107_p2_carry__1;
  wire [3:0]icmp_ln81_fu_107_p2_carry__2;
  wire [3:0]icmp_ln81_fu_107_p2_carry__2_0;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TVALID;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_data_full_n;
  wire j_2_fu_60;
  wire [3:0]\j_2_fu_60_reg[0] ;
  wire [3:0]\j_2_fu_60_reg[0]_0 ;
  wire [11:0]\j_2_fu_60_reg[11] ;
  wire [11:0]out;
  wire push;
  wire push_0;
  wire regslice_both_img_inp_V_data_V_U_n_12;
  wire sel;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire [3:3]\NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln79_fu_141_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln79_fu_141_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln79_fu_141_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln79_fu_141_p2_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hDD0C)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(CO),
        .I1(Q[0]),
        .I2(push_0),
        .I3(Q[1]),
        .O(\ap_CS_fsm[0]_i_1__2_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__2_n_9 ),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_13),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_12),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    full_n_i_2__4
       (.I0(Q[1]),
        .I1(CO),
        .O(\ap_CS_fsm_reg[1]_0 ));
  scharr_design_scharr_accel_0_0_scharr_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108
       (.B_V_data_1_sel(B_V_data_1_sel),
        .CO(icmp_ln81_fu_107_p2),
        .D({grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_12,grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_13}),
        .DI(DI),
        .Q({ap_CS_fsm_state3,Q}),
        .S(S),
        .SS(SS),
        .\ap_CS_fsm_reg[1] (grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_29),
        .\ap_CS_fsm_reg[2] (grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_28),
        .\ap_CS_fsm_reg[2]_0 (CO),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(regslice_both_img_inp_V_data_V_U_n_12),
        .ap_loop_init_int_reg(ap_loop_init_int),
        .ap_loop_init_int_reg_0(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .ap_rst_n(ap_rst_n),
        .\axi_data_reg_138_reg[23]_0 (\axi_data_reg_138_reg[23] ),
        .\axi_data_reg_138_reg[23]_1 (B_V_data_1_data_out),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0),
        .icmp_ln81_fu_107_p2_carry__0_0(D),
        .icmp_ln81_fu_107_p2_carry__1_0(icmp_ln81_fu_107_p2_carry__1),
        .icmp_ln81_fu_107_p2_carry__2_0(icmp_ln81_fu_107_p2_carry__2),
        .icmp_ln81_fu_107_p2_carry__2_1(icmp_ln81_fu_107_p2_carry__2_0),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .in_mat_data_full_n(in_mat_data_full_n),
        .j_2_fu_60(j_2_fu_60),
        .\j_2_fu_60_reg[0]_0 (\j_2_fu_60_reg[0] ),
        .\j_2_fu_60_reg[0]_1 (\j_2_fu_60_reg[0]_0 ),
        .\j_2_fu_60_reg[11]_0 (\j_2_fu_60_reg[11] ),
        .push_0(push_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_29),
        .Q(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_76[0]_i_3 
       (.I0(out[0]),
        .O(\i_fu_76[0]_i_3_n_9 ));
  FDRE \i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[0]_i_2_n_16 ),
        .Q(out[0]),
        .R(push_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_76_reg[0]_i_2_n_9 ,\i_fu_76_reg[0]_i_2_n_10 ,\i_fu_76_reg[0]_i_2_n_11 ,\i_fu_76_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_76_reg[0]_i_2_n_13 ,\i_fu_76_reg[0]_i_2_n_14 ,\i_fu_76_reg[0]_i_2_n_15 ,\i_fu_76_reg[0]_i_2_n_16 }),
        .S({out[3:1],\i_fu_76[0]_i_3_n_9 }));
  FDRE \i_fu_76_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[8]_i_1_n_14 ),
        .Q(out[10]),
        .R(push_0));
  FDRE \i_fu_76_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[8]_i_1_n_13 ),
        .Q(out[11]),
        .R(push_0));
  FDRE \i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[0]_i_2_n_15 ),
        .Q(out[1]),
        .R(push_0));
  FDRE \i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[0]_i_2_n_14 ),
        .Q(out[2]),
        .R(push_0));
  FDRE \i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[0]_i_2_n_13 ),
        .Q(out[3]),
        .R(push_0));
  FDRE \i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[4]_i_1_n_16 ),
        .Q(out[4]),
        .R(push_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[4]_i_1 
       (.CI(\i_fu_76_reg[0]_i_2_n_9 ),
        .CO({\i_fu_76_reg[4]_i_1_n_9 ,\i_fu_76_reg[4]_i_1_n_10 ,\i_fu_76_reg[4]_i_1_n_11 ,\i_fu_76_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[4]_i_1_n_13 ,\i_fu_76_reg[4]_i_1_n_14 ,\i_fu_76_reg[4]_i_1_n_15 ,\i_fu_76_reg[4]_i_1_n_16 }),
        .S(out[7:4]));
  FDRE \i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[4]_i_1_n_15 ),
        .Q(out[5]),
        .R(push_0));
  FDRE \i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[4]_i_1_n_14 ),
        .Q(out[6]),
        .R(push_0));
  FDRE \i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[4]_i_1_n_13 ),
        .Q(out[7]),
        .R(push_0));
  FDRE \i_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[8]_i_1_n_16 ),
        .Q(out[8]),
        .R(push_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[8]_i_1 
       (.CI(\i_fu_76_reg[4]_i_1_n_9 ),
        .CO({\NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_76_reg[8]_i_1_n_10 ,\i_fu_76_reg[8]_i_1_n_11 ,\i_fu_76_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[8]_i_1_n_13 ,\i_fu_76_reg[8]_i_1_n_14 ,\i_fu_76_reg[8]_i_1_n_15 ,\i_fu_76_reg[8]_i_1_n_16 }),
        .S(out[11:8]));
  FDRE \i_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[8]_i_1_n_15 ),
        .Q(out[9]),
        .R(push_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln79_fu_141_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln79_fu_141_p2_carry_n_9,icmp_ln79_fu_141_p2_carry_n_10,icmp_ln79_fu_141_p2_carry_n_11,icmp_ln79_fu_141_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln79_fu_141_p2_carry__0_0),
        .O(NLW_icmp_ln79_fu_141_p2_carry_O_UNCONNECTED[3:0]),
        .S(icmp_ln79_fu_141_p2_carry__0_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln79_fu_141_p2_carry__0
       (.CI(icmp_ln79_fu_141_p2_carry_n_9),
        .CO({icmp_ln79_fu_141_p2_carry__0_n_9,icmp_ln79_fu_141_p2_carry__0_n_10,icmp_ln79_fu_141_p2_carry__0_n_11,icmp_ln79_fu_141_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln79_fu_141_p2_carry__1_0),
        .O(NLW_icmp_ln79_fu_141_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(icmp_ln79_fu_141_p2_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln79_fu_141_p2_carry__1
       (.CI(icmp_ln79_fu_141_p2_carry__0_n_9),
        .CO({icmp_ln79_fu_141_p2_carry__1_n_9,icmp_ln79_fu_141_p2_carry__1_n_10,icmp_ln79_fu_141_p2_carry__1_n_11,icmp_ln79_fu_141_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln79_fu_141_p2_carry__2_0),
        .O(NLW_icmp_ln79_fu_141_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln79_fu_141_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln79_fu_141_p2_carry__2
       (.CI(icmp_ln79_fu_141_p2_carry__1_n_9),
        .CO({CO,icmp_ln79_fu_141_p2_carry__2_n_10,icmp_ln79_fu_141_p2_carry__2_n_11,icmp_ln79_fu_141_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI(\ap_CS_fsm_reg[2]_0 ),
        .O(NLW_icmp_ln79_fu_141_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\ap_CS_fsm_reg[2]_1 ));
  scharr_design_scharr_accel_0_0_scharr_accel_regslice_both regslice_both_img_inp_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (B_V_data_1_data_out),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_28),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(icmp_ln81_fu_107_p2),
        .Q(ap_CS_fsm_state3),
        .\SRL_SIG_reg[1][0] (grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .SS(SS),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_img_inp_V_data_V_U_n_12),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TVALID(img_inp_TVALID),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .in_mat_data_full_n(in_mat_data_full_n),
        .j_2_fu_60(j_2_fu_60),
        .push(push));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_control_s_axi" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_control_s_axi
   (SS,
    interrupt,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_control_BVALID,
    ap_start,
    int_ap_start_reg_0,
    E,
    push,
    \int_shift_reg[31]_0 ,
    \int_cols_reg[31]_0 ,
    \int_rows_reg[31]_0 ,
    \int_alpha_reg[31]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    ap_done_reg_reg,
    ap_done_reg_reg_0,
    s_axi_control_RDATA,
    ap_clk,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    \int_isr_reg[0]_0 ,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    dst_1_cols_channel_empty_n,
    p_dst_cols_channel_empty_n,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    ap_done_reg,
    p_dstgx_rows_channel_empty_n,
    p_dstgx_cols_channel_empty_n,
    alpha_c_empty_n,
    Q,
    alpha_c_full_n,
    shift_c_full_n,
    s_axi_control_ARADDR,
    ap_rst_n,
    s_axi_control_AWVALID,
    ap_sync_ready,
    s_axi_control_AWADDR);
  output [0:0]SS;
  output interrupt;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_control_BVALID;
  output ap_start;
  output int_ap_start_reg_0;
  output [0:0]E;
  output push;
  output [31:0]\int_shift_reg[31]_0 ;
  output [31:0]\int_cols_reg[31]_0 ;
  output [31:0]\int_rows_reg[31]_0 ;
  output [31:0]\int_alpha_reg[31]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output ap_done_reg_reg;
  output ap_done_reg_reg_0;
  output [31:0]s_axi_control_RDATA;
  input ap_clk;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input \int_isr_reg[0]_0 ;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input dst_1_cols_channel_empty_n;
  input p_dst_cols_channel_empty_n;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input ap_done_reg;
  input p_dstgx_rows_channel_empty_n;
  input p_dstgx_cols_channel_empty_n;
  input alpha_c_empty_n;
  input [0:0]Q;
  input alpha_c_full_n;
  input shift_c_full_n;
  input [5:0]s_axi_control_ARADDR;
  input ap_rst_n;
  input s_axi_control_AWVALID;
  input ap_sync_ready;
  input [5:0]s_axi_control_AWADDR;

  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_9 ;
  wire \FSM_onehot_rstate[2]_i_1_n_9 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_9 ;
  wire \FSM_onehot_wstate[2]_i_1_n_9 ;
  wire \FSM_onehot_wstate[3]_i_1_n_9 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire alpha_c_empty_n;
  wire alpha_c_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ar_hs;
  wire auto_restart_status_i_1_n_9;
  wire auto_restart_status_reg_n_9;
  wire dst_1_cols_channel_empty_n;
  wire [31:0]int_alpha0;
  wire \int_alpha[31]_i_1_n_9 ;
  wire \int_alpha[31]_i_3_n_9 ;
  wire [31:0]\int_alpha_reg[31]_0 ;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_9;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_9;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_9;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_9 ;
  wire [31:0]\int_cols_reg[31]_0 ;
  wire int_gie_i_1_n_9;
  wire int_gie_reg_n_9;
  wire \int_ier[0]_i_1_n_9 ;
  wire \int_ier[1]_i_1_n_9 ;
  wire \int_ier[1]_i_2_n_9 ;
  wire \int_ier_reg_n_9_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_9 ;
  wire \int_isr[1]_i_1_n_9 ;
  wire \int_isr_reg[0]_0 ;
  wire \int_isr_reg_n_9_[0] ;
  wire \int_isr_reg_n_9_[1] ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_9 ;
  wire \int_rows[31]_i_3_n_9 ;
  wire [31:0]\int_rows_reg[31]_0 ;
  wire [31:0]int_shift0;
  wire \int_shift[31]_i_1_n_9 ;
  wire [31:0]\int_shift_reg[31]_0 ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_9;
  wire int_task_ap_done_i_3_n_9;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_4_in;
  wire p_dst_cols_channel_empty_n;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_rows_channel_empty_n;
  wire push;
  wire [9:0]rdata;
  wire \rdata[0]_i_3_n_9 ;
  wire \rdata[0]_i_4_n_9 ;
  wire \rdata[0]_i_5_n_9 ;
  wire \rdata[10]_i_1_n_9 ;
  wire \rdata[11]_i_1_n_9 ;
  wire \rdata[12]_i_1_n_9 ;
  wire \rdata[13]_i_1_n_9 ;
  wire \rdata[14]_i_1_n_9 ;
  wire \rdata[15]_i_1_n_9 ;
  wire \rdata[16]_i_1_n_9 ;
  wire \rdata[17]_i_1_n_9 ;
  wire \rdata[18]_i_1_n_9 ;
  wire \rdata[19]_i_1_n_9 ;
  wire \rdata[1]_i_3_n_9 ;
  wire \rdata[1]_i_4_n_9 ;
  wire \rdata[1]_i_5_n_9 ;
  wire \rdata[1]_i_6_n_9 ;
  wire \rdata[20]_i_1_n_9 ;
  wire \rdata[21]_i_1_n_9 ;
  wire \rdata[22]_i_1_n_9 ;
  wire \rdata[23]_i_1_n_9 ;
  wire \rdata[24]_i_1_n_9 ;
  wire \rdata[25]_i_1_n_9 ;
  wire \rdata[26]_i_1_n_9 ;
  wire \rdata[27]_i_1_n_9 ;
  wire \rdata[28]_i_1_n_9 ;
  wire \rdata[29]_i_1_n_9 ;
  wire \rdata[2]_i_2_n_9 ;
  wire \rdata[30]_i_1_n_9 ;
  wire \rdata[31]_i_1_n_9 ;
  wire \rdata[31]_i_3_n_9 ;
  wire \rdata[3]_i_2_n_9 ;
  wire \rdata[4]_i_1_n_9 ;
  wire \rdata[5]_i_1_n_9 ;
  wire \rdata[6]_i_1_n_9 ;
  wire \rdata[7]_i_2_n_9 ;
  wire \rdata[8]_i_1_n_9 ;
  wire \rdata[9]_i_2_n_9 ;
  wire \rdata[9]_i_3_n_9 ;
  wire \rdata_reg[0]_i_2_n_9 ;
  wire \rdata_reg[1]_i_2_n_9 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shift_c_full_n;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_9_[0] ;
  wire \waddr_reg_n_9_[1] ;
  wire \waddr_reg_n_9_[2] ;
  wire \waddr_reg_n_9_[3] ;
  wire \waddr_reg_n_9_[4] ;
  wire \waddr_reg_n_9_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_9 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_9 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_9 ),
        .Q(s_axi_control_RVALID),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SS));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_control_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_9 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_9 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_9 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_9 ),
        .Q(s_axi_control_BVALID),
        .R(SS));
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__1 
       (.I0(ap_start),
        .I1(int_ap_idle_reg_0),
        .I2(alpha_c_full_n),
        .I3(shift_c_full_n),
        .O(push));
  LUT6 #(
    .INIT(64'h300030003000F400)) 
    ap_sync_reg_Block_entry2_proc_U0_ap_ready_i_1
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_rst_n),
        .I4(int_ap_idle_reg_0),
        .I5(push),
        .O(ap_done_reg_reg_0));
  LUT3 #(
    .INIT(8'h0D)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_7
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .O(int_ap_start_reg_0));
  LUT6 #(
    .INIT(64'h3B003B003B000000)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_rst_n),
        .I4(int_ap_idle_reg_0),
        .I5(push),
        .O(ap_done_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_4_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_9),
        .O(auto_restart_status_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_9),
        .Q(auto_restart_status_reg_n_9),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_alpha_reg[31]_0 [0]),
        .O(int_alpha0[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_alpha_reg[31]_0 [10]),
        .O(int_alpha0[10]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_alpha_reg[31]_0 [11]),
        .O(int_alpha0[11]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_alpha_reg[31]_0 [12]),
        .O(int_alpha0[12]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_alpha_reg[31]_0 [13]),
        .O(int_alpha0[13]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_alpha_reg[31]_0 [14]),
        .O(int_alpha0[14]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_alpha_reg[31]_0 [15]),
        .O(int_alpha0[15]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_alpha_reg[31]_0 [16]),
        .O(int_alpha0[16]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_alpha_reg[31]_0 [17]),
        .O(int_alpha0[17]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_alpha_reg[31]_0 [18]),
        .O(int_alpha0[18]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_alpha_reg[31]_0 [19]),
        .O(int_alpha0[19]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_alpha_reg[31]_0 [1]),
        .O(int_alpha0[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_alpha_reg[31]_0 [20]),
        .O(int_alpha0[20]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_alpha_reg[31]_0 [21]),
        .O(int_alpha0[21]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_alpha_reg[31]_0 [22]),
        .O(int_alpha0[22]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_alpha_reg[31]_0 [23]),
        .O(int_alpha0[23]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_alpha_reg[31]_0 [24]),
        .O(int_alpha0[24]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_alpha_reg[31]_0 [25]),
        .O(int_alpha0[25]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_alpha_reg[31]_0 [26]),
        .O(int_alpha0[26]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_alpha_reg[31]_0 [27]),
        .O(int_alpha0[27]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_alpha_reg[31]_0 [28]),
        .O(int_alpha0[28]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_alpha_reg[31]_0 [29]),
        .O(int_alpha0[29]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_alpha_reg[31]_0 [2]),
        .O(int_alpha0[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_alpha_reg[31]_0 [30]),
        .O(int_alpha0[30]));
  LUT4 #(
    .INIT(16'h0010)) 
    \int_alpha[31]_i_1 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\waddr_reg_n_9_[2] ),
        .I2(\waddr_reg_n_9_[4] ),
        .I3(\int_alpha[31]_i_3_n_9 ),
        .O(\int_alpha[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_alpha_reg[31]_0 [31]),
        .O(int_alpha0[31]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \int_alpha[31]_i_3 
       (.I0(\waddr_reg_n_9_[5] ),
        .I1(\waddr_reg_n_9_[0] ),
        .I2(\waddr_reg_n_9_[1] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .O(\int_alpha[31]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_alpha_reg[31]_0 [3]),
        .O(int_alpha0[3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_alpha_reg[31]_0 [4]),
        .O(int_alpha0[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_alpha_reg[31]_0 [5]),
        .O(int_alpha0[5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_alpha_reg[31]_0 [6]),
        .O(int_alpha0[6]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_alpha_reg[31]_0 [7]),
        .O(int_alpha0[7]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_alpha_reg[31]_0 [8]),
        .O(int_alpha0[8]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_alpha_reg[31]_0 [9]),
        .O(int_alpha0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[0] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[0]),
        .Q(\int_alpha_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[10] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[10]),
        .Q(\int_alpha_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[11] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[11]),
        .Q(\int_alpha_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[12] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[12]),
        .Q(\int_alpha_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[13] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[13]),
        .Q(\int_alpha_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[14] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[14]),
        .Q(\int_alpha_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[15] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[15]),
        .Q(\int_alpha_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[16] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[16]),
        .Q(\int_alpha_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[17] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[17]),
        .Q(\int_alpha_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[18] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[18]),
        .Q(\int_alpha_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[19] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[19]),
        .Q(\int_alpha_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[1] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[1]),
        .Q(\int_alpha_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[20] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[20]),
        .Q(\int_alpha_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[21] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[21]),
        .Q(\int_alpha_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[22] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[22]),
        .Q(\int_alpha_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[23] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[23]),
        .Q(\int_alpha_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[24] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[24]),
        .Q(\int_alpha_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[25] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[25]),
        .Q(\int_alpha_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[26] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[26]),
        .Q(\int_alpha_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[27] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[27]),
        .Q(\int_alpha_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[28] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[28]),
        .Q(\int_alpha_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[29] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[29]),
        .Q(\int_alpha_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[2] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[2]),
        .Q(\int_alpha_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[30] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[30]),
        .Q(\int_alpha_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[31] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[31]),
        .Q(\int_alpha_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[3] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[3]),
        .Q(\int_alpha_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[4] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[4]),
        .Q(\int_alpha_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[5] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[5]),
        .Q(\int_alpha_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[6] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[6]),
        .Q(\int_alpha_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[7] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[7]),
        .Q(\int_alpha_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[8] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[8]),
        .Q(\int_alpha_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[9] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[9]),
        .Q(\int_alpha_reg[31]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'h00000000000D0005)) 
    int_ap_idle_i_1
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I2(dst_1_cols_channel_empty_n),
        .I3(p_dst_cols_channel_empty_n),
        .I4(int_ap_idle_reg_0),
        .I5(int_ap_idle_reg_1),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_4_in[2]),
        .R(SS));
  LUT6 #(
    .INIT(64'hF7FFF7F700FF0000)) 
    int_ap_ready_i_1
       (.I0(ar_hs),
        .I1(\rdata[1]_i_3_n_9 ),
        .I2(int_task_ap_done_i_3_n_9),
        .I3(p_4_in[7]),
        .I4(ap_sync_ready),
        .I5(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_9),
        .Q(int_ap_ready__0),
        .R(SS));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_4_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_9_[3] ),
        .I3(\waddr_reg_n_9_[2] ),
        .I4(\int_ier[1]_i_2_n_9 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_9),
        .Q(ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_9 ),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\waddr_reg_n_9_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(p_4_in[7]),
        .O(int_auto_restart_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_9),
        .Q(p_4_in[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [30]),
        .O(int_cols0[30]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\waddr_reg_n_9_[5] ),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\waddr_reg_n_9_[4] ),
        .I4(\int_rows[31]_i_3_n_9 ),
        .O(\int_cols[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[0]),
        .Q(\int_cols_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[10]),
        .Q(\int_cols_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[11]),
        .Q(\int_cols_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[12]),
        .Q(\int_cols_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[13]),
        .Q(\int_cols_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[14]),
        .Q(\int_cols_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[15]),
        .Q(\int_cols_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[16]),
        .Q(\int_cols_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[17]),
        .Q(\int_cols_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[18]),
        .Q(\int_cols_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[19]),
        .Q(\int_cols_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[1]),
        .Q(\int_cols_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[20]),
        .Q(\int_cols_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[21]),
        .Q(\int_cols_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[22]),
        .Q(\int_cols_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[23]),
        .Q(\int_cols_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[24]),
        .Q(\int_cols_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[25]),
        .Q(\int_cols_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[26]),
        .Q(\int_cols_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[27]),
        .Q(\int_cols_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[28]),
        .Q(\int_cols_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[29]),
        .Q(\int_cols_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[2]),
        .Q(\int_cols_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[30]),
        .Q(\int_cols_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[31]),
        .Q(\int_cols_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[3]),
        .Q(\int_cols_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[4]),
        .Q(\int_cols_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[5]),
        .Q(\int_cols_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[6]),
        .Q(\int_cols_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[7]),
        .Q(\int_cols_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[8]),
        .Q(\int_cols_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[9]),
        .Q(\int_cols_reg[31]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_9_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_9_[2] ),
        .I4(\int_ier[1]_i_2_n_9 ),
        .I5(int_gie_reg_n_9),
        .O(int_gie_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_9),
        .Q(int_gie_reg_n_9),
        .R(SS));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_9 ),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\waddr_reg_n_9_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(\int_ier_reg_n_9_[0] ),
        .O(\int_ier[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_9 ),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\waddr_reg_n_9_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_9_[4] ),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_9_[1] ),
        .I4(\waddr_reg_n_9_[0] ),
        .I5(\waddr_reg_n_9_[5] ),
        .O(\int_ier[1]_i_2_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_9 ),
        .Q(\int_ier_reg_n_9_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_9 ),
        .Q(p_0_in),
        .R(SS));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_9),
        .I1(\int_isr_reg_n_9_[1] ),
        .I2(\int_isr_reg_n_9_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(SS));
  LUT5 #(
    .INIT(32'h7F778F88)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_isr_reg[0]_0 ),
        .I3(\int_ier_reg_n_9_[0] ),
        .I4(\int_isr_reg_n_9_[0] ),
        .O(\int_isr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\int_ier[1]_i_2_n_9 ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(ap_sync_ready),
        .I3(p_0_in),
        .I4(\int_isr_reg_n_9_[1] ),
        .O(\int_isr[1]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_9 ),
        .Q(\int_isr_reg_n_9_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_9 ),
        .Q(\int_isr_reg_n_9_[1] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [30]),
        .O(int_rows0[30]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\waddr_reg_n_9_[5] ),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\waddr_reg_n_9_[4] ),
        .I4(\int_rows[31]_i_3_n_9 ),
        .O(\int_rows[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [31]),
        .O(int_rows0[31]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \int_rows[31]_i_3 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_9_[1] ),
        .I3(\waddr_reg_n_9_[0] ),
        .O(\int_rows[31]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[0]),
        .Q(\int_rows_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[10]),
        .Q(\int_rows_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[11]),
        .Q(\int_rows_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[12]),
        .Q(\int_rows_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[13]),
        .Q(\int_rows_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[14]),
        .Q(\int_rows_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[15]),
        .Q(\int_rows_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[16]),
        .Q(\int_rows_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[17]),
        .Q(\int_rows_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[18]),
        .Q(\int_rows_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[19]),
        .Q(\int_rows_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[1]),
        .Q(\int_rows_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[20]),
        .Q(\int_rows_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[21]),
        .Q(\int_rows_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[22]),
        .Q(\int_rows_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[23]),
        .Q(\int_rows_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[24]),
        .Q(\int_rows_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[25]),
        .Q(\int_rows_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[26]),
        .Q(\int_rows_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[27]),
        .Q(\int_rows_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[28]),
        .Q(\int_rows_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[29]),
        .Q(\int_rows_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[2]),
        .Q(\int_rows_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[30]),
        .Q(\int_rows_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[31]),
        .Q(\int_rows_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[3]),
        .Q(\int_rows_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[4]),
        .Q(\int_rows_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[5]),
        .Q(\int_rows_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[6]),
        .Q(\int_rows_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[7]),
        .Q(\int_rows_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[8]),
        .Q(\int_rows_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[9]),
        .Q(\int_rows_reg[31]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_shift_reg[31]_0 [0]),
        .O(int_shift0[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_shift_reg[31]_0 [10]),
        .O(int_shift0[10]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_shift_reg[31]_0 [11]),
        .O(int_shift0[11]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_shift_reg[31]_0 [12]),
        .O(int_shift0[12]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_shift_reg[31]_0 [13]),
        .O(int_shift0[13]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_shift_reg[31]_0 [14]),
        .O(int_shift0[14]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_shift_reg[31]_0 [15]),
        .O(int_shift0[15]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_shift_reg[31]_0 [16]),
        .O(int_shift0[16]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_shift_reg[31]_0 [17]),
        .O(int_shift0[17]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_shift_reg[31]_0 [18]),
        .O(int_shift0[18]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_shift_reg[31]_0 [19]),
        .O(int_shift0[19]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_shift_reg[31]_0 [1]),
        .O(int_shift0[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_shift_reg[31]_0 [20]),
        .O(int_shift0[20]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_shift_reg[31]_0 [21]),
        .O(int_shift0[21]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_shift_reg[31]_0 [22]),
        .O(int_shift0[22]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_shift_reg[31]_0 [23]),
        .O(int_shift0[23]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_shift_reg[31]_0 [24]),
        .O(int_shift0[24]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_shift_reg[31]_0 [25]),
        .O(int_shift0[25]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_shift_reg[31]_0 [26]),
        .O(int_shift0[26]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_shift_reg[31]_0 [27]),
        .O(int_shift0[27]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_shift_reg[31]_0 [28]),
        .O(int_shift0[28]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_shift_reg[31]_0 [29]),
        .O(int_shift0[29]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_shift_reg[31]_0 [2]),
        .O(int_shift0[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_shift_reg[31]_0 [30]),
        .O(int_shift0[30]));
  LUT4 #(
    .INIT(16'h0020)) 
    \int_shift[31]_i_1 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\waddr_reg_n_9_[2] ),
        .I2(\waddr_reg_n_9_[4] ),
        .I3(\int_alpha[31]_i_3_n_9 ),
        .O(\int_shift[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_shift_reg[31]_0 [31]),
        .O(int_shift0[31]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_shift_reg[31]_0 [3]),
        .O(int_shift0[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_shift_reg[31]_0 [4]),
        .O(int_shift0[4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_shift_reg[31]_0 [5]),
        .O(int_shift0[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_shift_reg[31]_0 [6]),
        .O(int_shift0[6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_shift_reg[31]_0 [7]),
        .O(int_shift0[7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_shift_reg[31]_0 [8]),
        .O(int_shift0[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_shift_reg[31]_0 [9]),
        .O(int_shift0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[0] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[0]),
        .Q(\int_shift_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[10] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[10]),
        .Q(\int_shift_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[11] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[11]),
        .Q(\int_shift_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[12] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[12]),
        .Q(\int_shift_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[13] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[13]),
        .Q(\int_shift_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[14] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[14]),
        .Q(\int_shift_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[15] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[15]),
        .Q(\int_shift_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[16] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[16]),
        .Q(\int_shift_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[17] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[17]),
        .Q(\int_shift_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[18] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[18]),
        .Q(\int_shift_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[19] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[19]),
        .Q(\int_shift_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[1] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[1]),
        .Q(\int_shift_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[20] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[20]),
        .Q(\int_shift_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[21] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[21]),
        .Q(\int_shift_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[22] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[22]),
        .Q(\int_shift_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[23] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[23]),
        .Q(\int_shift_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[24] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[24]),
        .Q(\int_shift_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[25] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[25]),
        .Q(\int_shift_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[26] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[26]),
        .Q(\int_shift_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[27] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[27]),
        .Q(\int_shift_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[28] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[28]),
        .Q(\int_shift_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[29] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[29]),
        .Q(\int_shift_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[2] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[2]),
        .Q(\int_shift_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[30] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[30]),
        .Q(\int_shift_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[31] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[31]),
        .Q(\int_shift_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[3] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[3]),
        .Q(\int_shift_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[4] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[4]),
        .Q(\int_shift_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[5] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[5]),
        .Q(\int_shift_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[6] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[6]),
        .Q(\int_shift_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[7] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[7]),
        .Q(\int_shift_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[8] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[8]),
        .Q(\int_shift_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[9] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[9]),
        .Q(\int_shift_reg[31]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(ar_hs),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(int_task_ap_done_i_3_n_9),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h3505)) 
    int_task_ap_done_i_2
       (.I0(\int_isr_reg[0]_0 ),
        .I1(p_4_in[2]),
        .I2(auto_restart_status_reg_n_9),
        .I3(ap_idle),
        .O(task_ap_done));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[2]),
        .O(int_task_ap_done_i_3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_9),
        .Q(int_task_ap_done__0),
        .R(SS));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[3]_i_1__3 
       (.I0(push),
        .I1(p_dstgx_rows_channel_empty_n),
        .I2(p_dstgx_cols_channel_empty_n),
        .I3(alpha_c_empty_n),
        .I4(Q),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_9 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_9 ),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .O(rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(int_gie_reg_n_9),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_isr_reg_n_9_[0] ),
        .O(\rdata[0]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_4 
       (.I0(\int_alpha_reg[31]_0 [0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_rows_reg[31]_0 [0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(ap_start),
        .O(\rdata[0]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_5 
       (.I0(\int_shift_reg[31]_0 [0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_cols_reg[31]_0 [0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\int_ier_reg_n_9_[0] ),
        .O(\rdata[0]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_1 
       (.I0(\int_shift_reg[31]_0 [10]),
        .I1(\int_cols_reg[31]_0 [10]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [10]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [10]),
        .O(\rdata[10]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_1 
       (.I0(\int_shift_reg[31]_0 [11]),
        .I1(\int_cols_reg[31]_0 [11]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [11]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [11]),
        .O(\rdata[11]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_1 
       (.I0(\int_shift_reg[31]_0 [12]),
        .I1(\int_cols_reg[31]_0 [12]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [12]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [12]),
        .O(\rdata[12]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_1 
       (.I0(\int_shift_reg[31]_0 [13]),
        .I1(\int_cols_reg[31]_0 [13]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [13]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [13]),
        .O(\rdata[13]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_1 
       (.I0(\int_shift_reg[31]_0 [14]),
        .I1(\int_cols_reg[31]_0 [14]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [14]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [14]),
        .O(\rdata[14]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_1 
       (.I0(\int_shift_reg[31]_0 [15]),
        .I1(\int_cols_reg[31]_0 [15]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [15]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [15]),
        .O(\rdata[15]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_1 
       (.I0(\int_shift_reg[31]_0 [16]),
        .I1(\int_cols_reg[31]_0 [16]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [16]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [16]),
        .O(\rdata[16]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_1 
       (.I0(\int_shift_reg[31]_0 [17]),
        .I1(\int_cols_reg[31]_0 [17]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [17]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [17]),
        .O(\rdata[17]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_1 
       (.I0(\int_shift_reg[31]_0 [18]),
        .I1(\int_cols_reg[31]_0 [18]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [18]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [18]),
        .O(\rdata[18]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_1 
       (.I0(\int_shift_reg[31]_0 [19]),
        .I1(\int_cols_reg[31]_0 [19]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [19]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [19]),
        .O(\rdata[19]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h00000000E2222222)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1]_i_2_n_9 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_isr_reg_n_9_[1] ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\rdata[1]_i_3_n_9 ),
        .I5(\rdata[1]_i_4_n_9 ),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_4 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .O(\rdata[1]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_5 
       (.I0(\int_alpha_reg[31]_0 [1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_rows_reg[31]_0 [1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(int_task_ap_done__0),
        .O(\rdata[1]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_6 
       (.I0(\int_shift_reg[31]_0 [1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_cols_reg[31]_0 [1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_0_in),
        .O(\rdata[1]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_1 
       (.I0(\int_shift_reg[31]_0 [20]),
        .I1(\int_cols_reg[31]_0 [20]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [20]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [20]),
        .O(\rdata[20]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_1 
       (.I0(\int_shift_reg[31]_0 [21]),
        .I1(\int_cols_reg[31]_0 [21]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [21]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [21]),
        .O(\rdata[21]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_1 
       (.I0(\int_shift_reg[31]_0 [22]),
        .I1(\int_cols_reg[31]_0 [22]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [22]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [22]),
        .O(\rdata[22]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_1 
       (.I0(\int_shift_reg[31]_0 [23]),
        .I1(\int_cols_reg[31]_0 [23]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [23]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [23]),
        .O(\rdata[23]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_1 
       (.I0(\int_shift_reg[31]_0 [24]),
        .I1(\int_cols_reg[31]_0 [24]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [24]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [24]),
        .O(\rdata[24]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_1 
       (.I0(\int_shift_reg[31]_0 [25]),
        .I1(\int_cols_reg[31]_0 [25]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [25]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [25]),
        .O(\rdata[25]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_1 
       (.I0(\int_shift_reg[31]_0 [26]),
        .I1(\int_cols_reg[31]_0 [26]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [26]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [26]),
        .O(\rdata[26]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_1 
       (.I0(\int_shift_reg[31]_0 [27]),
        .I1(\int_cols_reg[31]_0 [27]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [27]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [27]),
        .O(\rdata[27]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_1 
       (.I0(\int_shift_reg[31]_0 [28]),
        .I1(\int_cols_reg[31]_0 [28]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [28]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [28]),
        .O(\rdata[28]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_1 
       (.I0(\int_shift_reg[31]_0 [29]),
        .I1(\int_cols_reg[31]_0 [29]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [29]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [29]),
        .O(\rdata[29]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F220000)) 
    \rdata[2]_i_1 
       (.I0(\int_shift_reg[31]_0 [2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_cols_reg[31]_0 [2]),
        .I4(\rdata[9]_i_2_n_9 ),
        .I5(\rdata[2]_i_2_n_9 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[2]_i_2 
       (.I0(p_4_in[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_rows_reg[31]_0 [2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_alpha_reg[31]_0 [2]),
        .I5(int_task_ap_done_i_3_n_9),
        .O(\rdata[2]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_1 
       (.I0(\int_shift_reg[31]_0 [30]),
        .I1(\int_cols_reg[31]_0 [30]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [30]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [30]),
        .O(\rdata[30]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFF900000000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(ar_hs),
        .O(\rdata[31]_i_1_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_3 
       (.I0(\int_shift_reg[31]_0 [31]),
        .I1(\int_cols_reg[31]_0 [31]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [31]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [31]),
        .O(\rdata[31]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F220000)) 
    \rdata[3]_i_1 
       (.I0(\int_shift_reg[31]_0 [3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_cols_reg[31]_0 [3]),
        .I4(\rdata[9]_i_2_n_9 ),
        .I5(\rdata[3]_i_2_n_9 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[3]_i_2 
       (.I0(int_ap_ready__0),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_rows_reg[31]_0 [3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_alpha_reg[31]_0 [3]),
        .I5(int_task_ap_done_i_3_n_9),
        .O(\rdata[3]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_1 
       (.I0(\int_shift_reg[31]_0 [4]),
        .I1(\int_cols_reg[31]_0 [4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [4]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [4]),
        .O(\rdata[4]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_1 
       (.I0(\int_shift_reg[31]_0 [5]),
        .I1(\int_cols_reg[31]_0 [5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [5]),
        .O(\rdata[5]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_1 
       (.I0(\int_shift_reg[31]_0 [6]),
        .I1(\int_cols_reg[31]_0 [6]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [6]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [6]),
        .O(\rdata[6]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F220000)) 
    \rdata[7]_i_1 
       (.I0(\int_shift_reg[31]_0 [7]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_cols_reg[31]_0 [7]),
        .I4(\rdata[9]_i_2_n_9 ),
        .I5(\rdata[7]_i_2_n_9 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[7]_i_2 
       (.I0(p_4_in[7]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_rows_reg[31]_0 [7]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_alpha_reg[31]_0 [7]),
        .I5(int_task_ap_done_i_3_n_9),
        .O(\rdata[7]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_1 
       (.I0(\int_shift_reg[31]_0 [8]),
        .I1(\int_cols_reg[31]_0 [8]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [8]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [8]),
        .O(\rdata[8]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F440000)) 
    \rdata[9]_i_1 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(\int_shift_reg[31]_0 [9]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_cols_reg[31]_0 [9]),
        .I4(\rdata[9]_i_2_n_9 ),
        .I5(\rdata[9]_i_3_n_9 ),
        .O(rdata[9]));
  LUT6 #(
    .INIT(64'h0100010001000000)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[9]_i_3 
       (.I0(interrupt),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_rows_reg[31]_0 [9]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_alpha_reg[31]_0 [9]),
        .I5(int_task_ap_done_i_3_n_9),
        .O(\rdata[9]_i_3_n_9 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_4_n_9 ),
        .I1(\rdata[0]_i_5_n_9 ),
        .O(\rdata_reg[0]_i_2_n_9 ),
        .S(s_axi_control_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_2 
       (.I0(\rdata[1]_i_5_n_9 ),
        .I1(\rdata[1]_i_6_n_9 ),
        .O(\rdata_reg[1]_i_2_n_9 ),
        .S(s_axi_control_ARADDR[3]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_9 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_9_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_convertTo_2_0_2160_3840_1_2_2_8" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8
   (convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
    icmp_ln104_reg_211,
    ap_block_pp0_stage0_subdone,
    CO,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter3,
    \mOutPtr_reg[0] ,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    full_n,
    full_n_0,
    \ap_CS_fsm_reg[2]_1 ,
    push,
    empty_n_reg,
    empty_n_reg_0,
    \trunc_ln105_reg_206_reg[7] ,
    rev_fu_108_p2,
    ap_clk,
    S,
    \sub_i377_i_reg_175_reg[7]_0 ,
    \sub_i377_i_reg_175_reg[11]_0 ,
    \sub_i377_i_reg_175_reg[15]_0 ,
    \sub_i377_i_reg_175_reg[19]_0 ,
    \sub_i377_i_reg_175_reg[23]_0 ,
    \sub_i377_i_reg_175_reg[27]_0 ,
    \sub_i377_i_reg_175_reg[31]_0 ,
    SS,
    \mOutPtr_reg[0]_0 ,
    push_1,
    \mOutPtr_reg[1] ,
    ap_rst_n,
    in_mat_rows_c14_channel_empty_n,
    int_ap_idle_reg,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    p_dst_rows_channel_empty_n,
    push_2,
    p_dst_cols_channel_empty_n,
    push_3,
    shift_c_empty_n,
    p_dst_data_empty_n,
    dst_1_data_full_n,
    out,
    D,
    \p_shift_read_reg_155_reg[31]_0 ,
    \height_reg_165_reg[15]_0 );
  output convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  output icmp_ln104_reg_211;
  output ap_block_pp0_stage0_subdone;
  output [0:0]CO;
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter3;
  output \mOutPtr_reg[0] ;
  output [1:0]Q;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output full_n;
  output full_n_0;
  output \ap_CS_fsm_reg[2]_1 ;
  output push;
  output empty_n_reg;
  output empty_n_reg_0;
  output [7:0]\trunc_ln105_reg_206_reg[7] ;
  input rev_fu_108_p2;
  input ap_clk;
  input [3:0]S;
  input [3:0]\sub_i377_i_reg_175_reg[7]_0 ;
  input [3:0]\sub_i377_i_reg_175_reg[11]_0 ;
  input [3:0]\sub_i377_i_reg_175_reg[15]_0 ;
  input [3:0]\sub_i377_i_reg_175_reg[19]_0 ;
  input [3:0]\sub_i377_i_reg_175_reg[23]_0 ;
  input [3:0]\sub_i377_i_reg_175_reg[27]_0 ;
  input [3:0]\sub_i377_i_reg_175_reg[31]_0 ;
  input [0:0]SS;
  input \mOutPtr_reg[0]_0 ;
  input push_1;
  input \mOutPtr_reg[1] ;
  input ap_rst_n;
  input in_mat_rows_c14_channel_empty_n;
  input [0:0]int_ap_idle_reg;
  input Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input p_dst_rows_channel_empty_n;
  input push_2;
  input p_dst_cols_channel_empty_n;
  input push_3;
  input shift_c_empty_n;
  input p_dst_data_empty_n;
  input dst_1_data_full_n;
  input [15:0]out;
  input [9:0]D;
  input [30:0]\p_shift_read_reg_155_reg[31]_0 ;
  input [15:0]\height_reg_165_reg[15]_0 ;

  wire [0:0]CO;
  wire [9:0]D;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  wire \ap_CS_fsm[0]_i_1__4_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  wire dst_1_data_full_n;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire full_n;
  wire full_n_0;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_15;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_16;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_19;
  wire [15:0]height_reg_165;
  wire [15:0]\height_reg_165_reg[15]_0 ;
  wire icmp_ln104_reg_211;
  wire icmp_ln75_fu_132_p2_carry__0_i_1_n_9;
  wire icmp_ln75_fu_132_p2_carry__0_i_2_n_9;
  wire icmp_ln75_fu_132_p2_carry__0_i_3_n_9;
  wire icmp_ln75_fu_132_p2_carry__0_i_4_n_9;
  wire icmp_ln75_fu_132_p2_carry__0_i_5_n_9;
  wire icmp_ln75_fu_132_p2_carry__0_i_6_n_9;
  wire icmp_ln75_fu_132_p2_carry__0_i_7_n_9;
  wire icmp_ln75_fu_132_p2_carry__0_i_8_n_9;
  wire icmp_ln75_fu_132_p2_carry__0_n_10;
  wire icmp_ln75_fu_132_p2_carry__0_n_11;
  wire icmp_ln75_fu_132_p2_carry__0_n_12;
  wire icmp_ln75_fu_132_p2_carry_i_1_n_9;
  wire icmp_ln75_fu_132_p2_carry_i_2_n_9;
  wire icmp_ln75_fu_132_p2_carry_i_3_n_9;
  wire icmp_ln75_fu_132_p2_carry_i_4_n_9;
  wire icmp_ln75_fu_132_p2_carry_i_5_n_9;
  wire icmp_ln75_fu_132_p2_carry_i_6_n_9;
  wire icmp_ln75_fu_132_p2_carry_i_7_n_9;
  wire icmp_ln75_fu_132_p2_carry_i_8_n_9;
  wire icmp_ln75_fu_132_p2_carry_n_10;
  wire icmp_ln75_fu_132_p2_carry_n_11;
  wire icmp_ln75_fu_132_p2_carry_n_12;
  wire icmp_ln75_fu_132_p2_carry_n_9;
  wire in_mat_rows_c14_channel_empty_n;
  wire [0:0]int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1] ;
  wire [15:0]out;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_data_empty_n;
  wire p_dst_rows_channel_empty_n;
  wire [31:0]p_shift_read_reg_155;
  wire [30:0]\p_shift_read_reg_155_reg[31]_0 ;
  wire push;
  wire push_1;
  wire push_2;
  wire push_3;
  wire rev_fu_108_p2;
  wire rev_reg_170;
  wire \row_fu_58[0]_i_3_n_9 ;
  wire [12:0]row_fu_58_reg;
  wire \row_fu_58_reg[0]_i_2_n_10 ;
  wire \row_fu_58_reg[0]_i_2_n_11 ;
  wire \row_fu_58_reg[0]_i_2_n_12 ;
  wire \row_fu_58_reg[0]_i_2_n_13 ;
  wire \row_fu_58_reg[0]_i_2_n_14 ;
  wire \row_fu_58_reg[0]_i_2_n_15 ;
  wire \row_fu_58_reg[0]_i_2_n_16 ;
  wire \row_fu_58_reg[0]_i_2_n_9 ;
  wire \row_fu_58_reg[12]_i_1_n_16 ;
  wire \row_fu_58_reg[4]_i_1_n_10 ;
  wire \row_fu_58_reg[4]_i_1_n_11 ;
  wire \row_fu_58_reg[4]_i_1_n_12 ;
  wire \row_fu_58_reg[4]_i_1_n_13 ;
  wire \row_fu_58_reg[4]_i_1_n_14 ;
  wire \row_fu_58_reg[4]_i_1_n_15 ;
  wire \row_fu_58_reg[4]_i_1_n_16 ;
  wire \row_fu_58_reg[4]_i_1_n_9 ;
  wire \row_fu_58_reg[8]_i_1_n_10 ;
  wire \row_fu_58_reg[8]_i_1_n_11 ;
  wire \row_fu_58_reg[8]_i_1_n_12 ;
  wire \row_fu_58_reg[8]_i_1_n_13 ;
  wire \row_fu_58_reg[8]_i_1_n_14 ;
  wire \row_fu_58_reg[8]_i_1_n_15 ;
  wire \row_fu_58_reg[8]_i_1_n_16 ;
  wire \row_fu_58_reg[8]_i_1_n_9 ;
  wire shift_c_empty_n;
  wire sub_i377_i_fu_114_p2_carry__0_n_10;
  wire sub_i377_i_fu_114_p2_carry__0_n_11;
  wire sub_i377_i_fu_114_p2_carry__0_n_12;
  wire sub_i377_i_fu_114_p2_carry__0_n_13;
  wire sub_i377_i_fu_114_p2_carry__0_n_14;
  wire sub_i377_i_fu_114_p2_carry__0_n_15;
  wire sub_i377_i_fu_114_p2_carry__0_n_16;
  wire sub_i377_i_fu_114_p2_carry__0_n_9;
  wire sub_i377_i_fu_114_p2_carry__1_n_10;
  wire sub_i377_i_fu_114_p2_carry__1_n_11;
  wire sub_i377_i_fu_114_p2_carry__1_n_12;
  wire sub_i377_i_fu_114_p2_carry__1_n_13;
  wire sub_i377_i_fu_114_p2_carry__1_n_14;
  wire sub_i377_i_fu_114_p2_carry__1_n_15;
  wire sub_i377_i_fu_114_p2_carry__1_n_16;
  wire sub_i377_i_fu_114_p2_carry__1_n_9;
  wire sub_i377_i_fu_114_p2_carry__2_n_10;
  wire sub_i377_i_fu_114_p2_carry__2_n_11;
  wire sub_i377_i_fu_114_p2_carry__2_n_12;
  wire sub_i377_i_fu_114_p2_carry__2_n_13;
  wire sub_i377_i_fu_114_p2_carry__2_n_14;
  wire sub_i377_i_fu_114_p2_carry__2_n_15;
  wire sub_i377_i_fu_114_p2_carry__2_n_16;
  wire sub_i377_i_fu_114_p2_carry__2_n_9;
  wire sub_i377_i_fu_114_p2_carry__3_n_10;
  wire sub_i377_i_fu_114_p2_carry__3_n_11;
  wire sub_i377_i_fu_114_p2_carry__3_n_12;
  wire sub_i377_i_fu_114_p2_carry__3_n_13;
  wire sub_i377_i_fu_114_p2_carry__3_n_14;
  wire sub_i377_i_fu_114_p2_carry__3_n_15;
  wire sub_i377_i_fu_114_p2_carry__3_n_16;
  wire sub_i377_i_fu_114_p2_carry__3_n_9;
  wire sub_i377_i_fu_114_p2_carry__4_n_10;
  wire sub_i377_i_fu_114_p2_carry__4_n_11;
  wire sub_i377_i_fu_114_p2_carry__4_n_12;
  wire sub_i377_i_fu_114_p2_carry__4_n_13;
  wire sub_i377_i_fu_114_p2_carry__4_n_14;
  wire sub_i377_i_fu_114_p2_carry__4_n_15;
  wire sub_i377_i_fu_114_p2_carry__4_n_16;
  wire sub_i377_i_fu_114_p2_carry__4_n_9;
  wire sub_i377_i_fu_114_p2_carry__5_n_10;
  wire sub_i377_i_fu_114_p2_carry__5_n_11;
  wire sub_i377_i_fu_114_p2_carry__5_n_12;
  wire sub_i377_i_fu_114_p2_carry__5_n_13;
  wire sub_i377_i_fu_114_p2_carry__5_n_14;
  wire sub_i377_i_fu_114_p2_carry__5_n_15;
  wire sub_i377_i_fu_114_p2_carry__5_n_16;
  wire sub_i377_i_fu_114_p2_carry__5_n_9;
  wire sub_i377_i_fu_114_p2_carry__6_n_10;
  wire sub_i377_i_fu_114_p2_carry__6_n_11;
  wire sub_i377_i_fu_114_p2_carry__6_n_12;
  wire sub_i377_i_fu_114_p2_carry__6_n_13;
  wire sub_i377_i_fu_114_p2_carry__6_n_14;
  wire sub_i377_i_fu_114_p2_carry__6_n_15;
  wire sub_i377_i_fu_114_p2_carry__6_n_16;
  wire sub_i377_i_fu_114_p2_carry_n_10;
  wire sub_i377_i_fu_114_p2_carry_n_11;
  wire sub_i377_i_fu_114_p2_carry_n_12;
  wire sub_i377_i_fu_114_p2_carry_n_13;
  wire sub_i377_i_fu_114_p2_carry_n_14;
  wire sub_i377_i_fu_114_p2_carry_n_15;
  wire sub_i377_i_fu_114_p2_carry_n_16;
  wire sub_i377_i_fu_114_p2_carry_n_9;
  wire [31:0]sub_i377_i_reg_175;
  wire [3:0]\sub_i377_i_reg_175_reg[11]_0 ;
  wire [3:0]\sub_i377_i_reg_175_reg[15]_0 ;
  wire [3:0]\sub_i377_i_reg_175_reg[19]_0 ;
  wire [3:0]\sub_i377_i_reg_175_reg[23]_0 ;
  wire [3:0]\sub_i377_i_reg_175_reg[27]_0 ;
  wire [3:0]\sub_i377_i_reg_175_reg[31]_0 ;
  wire [3:0]\sub_i377_i_reg_175_reg[7]_0 ;
  wire [7:0]\trunc_ln105_reg_206_reg[7] ;
  wire [15:0]width_reg_160;
  wire [3:0]NLW_icmp_ln75_fu_132_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln75_fu_132_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_row_fu_58_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_fu_58_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_sub_i377_i_fu_114_p2_carry__6_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hDDDDDDDD0CCCCCCC)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg_n_9_[0] ),
        .I2(shift_c_empty_n),
        .I3(p_dst_cols_channel_empty_n),
        .I4(p_dst_rows_channel_empty_n),
        .I5(Q[0]),
        .O(\ap_CS_fsm[0]_i_1__4_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__4_n_9 ),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_16),
        .Q(Q[0]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_15),
        .Q(Q[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h20)) 
    empty_n_i_3
       (.I0(p_dst_cols_channel_empty_n),
        .I1(CO),
        .I2(Q[0]),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h20)) 
    empty_n_i_3__0
       (.I0(p_dst_rows_channel_empty_n),
        .I1(CO),
        .I2(Q[0]),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    full_n_i_2
       (.I0(Q[0]),
        .I1(CO),
        .I2(p_dst_rows_channel_empty_n),
        .I3(push_2),
        .O(full_n));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    full_n_i_2__0
       (.I0(Q[0]),
        .I1(CO),
        .I2(p_dst_cols_channel_empty_n),
        .I3(push_3),
        .O(full_n_0));
  scharr_design_scharr_accel_0_0_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80
       (.CO(CO),
        .D({grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_15,grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_16}),
        .E(ap_block_pp0_stage0_subdone),
        .Q({Q,\ap_CS_fsm_reg_n_9_[0] }),
        .SS(SS),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3_reg_0(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .\buf_reg_201_reg[9]_0 (D),
        .dst_1_data_full_n(dst_1_data_full_n),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_19),
        .icmp_ln104_reg_211(icmp_ln104_reg_211),
        .\icmp_ln104_reg_211[0]_i_18_0 (sub_i377_i_reg_175),
        .\icmp_ln104_reg_211[0]_i_21_0 (p_shift_read_reg_155),
        .icmp_ln81_fu_111_p2_carry__0_0(width_reg_160),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .push(push),
        .push_1(push_1),
        .rev_reg_170(rev_reg_170),
        .shift_c_empty_n(shift_c_empty_n),
        .\trunc_ln105_reg_206_reg[7]_0 (\trunc_ln105_reg_206_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_19),
        .Q(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .R(SS));
  FDRE \height_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [0]),
        .Q(height_reg_165[0]),
        .R(1'b0));
  FDRE \height_reg_165_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [10]),
        .Q(height_reg_165[10]),
        .R(1'b0));
  FDRE \height_reg_165_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [11]),
        .Q(height_reg_165[11]),
        .R(1'b0));
  FDRE \height_reg_165_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [12]),
        .Q(height_reg_165[12]),
        .R(1'b0));
  FDRE \height_reg_165_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [13]),
        .Q(height_reg_165[13]),
        .R(1'b0));
  FDRE \height_reg_165_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [14]),
        .Q(height_reg_165[14]),
        .R(1'b0));
  FDRE \height_reg_165_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [15]),
        .Q(height_reg_165[15]),
        .R(1'b0));
  FDRE \height_reg_165_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [1]),
        .Q(height_reg_165[1]),
        .R(1'b0));
  FDRE \height_reg_165_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [2]),
        .Q(height_reg_165[2]),
        .R(1'b0));
  FDRE \height_reg_165_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [3]),
        .Q(height_reg_165[3]),
        .R(1'b0));
  FDRE \height_reg_165_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [4]),
        .Q(height_reg_165[4]),
        .R(1'b0));
  FDRE \height_reg_165_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [5]),
        .Q(height_reg_165[5]),
        .R(1'b0));
  FDRE \height_reg_165_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [6]),
        .Q(height_reg_165[6]),
        .R(1'b0));
  FDRE \height_reg_165_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [7]),
        .Q(height_reg_165[7]),
        .R(1'b0));
  FDRE \height_reg_165_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [8]),
        .Q(height_reg_165[8]),
        .R(1'b0));
  FDRE \height_reg_165_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [9]),
        .Q(height_reg_165[9]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln75_fu_132_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln75_fu_132_p2_carry_n_9,icmp_ln75_fu_132_p2_carry_n_10,icmp_ln75_fu_132_p2_carry_n_11,icmp_ln75_fu_132_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln75_fu_132_p2_carry_i_1_n_9,icmp_ln75_fu_132_p2_carry_i_2_n_9,icmp_ln75_fu_132_p2_carry_i_3_n_9,icmp_ln75_fu_132_p2_carry_i_4_n_9}),
        .O(NLW_icmp_ln75_fu_132_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln75_fu_132_p2_carry_i_5_n_9,icmp_ln75_fu_132_p2_carry_i_6_n_9,icmp_ln75_fu_132_p2_carry_i_7_n_9,icmp_ln75_fu_132_p2_carry_i_8_n_9}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln75_fu_132_p2_carry__0
       (.CI(icmp_ln75_fu_132_p2_carry_n_9),
        .CO({CO,icmp_ln75_fu_132_p2_carry__0_n_10,icmp_ln75_fu_132_p2_carry__0_n_11,icmp_ln75_fu_132_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln75_fu_132_p2_carry__0_i_1_n_9,icmp_ln75_fu_132_p2_carry__0_i_2_n_9,icmp_ln75_fu_132_p2_carry__0_i_3_n_9,icmp_ln75_fu_132_p2_carry__0_i_4_n_9}),
        .O(NLW_icmp_ln75_fu_132_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln75_fu_132_p2_carry__0_i_5_n_9,icmp_ln75_fu_132_p2_carry__0_i_6_n_9,icmp_ln75_fu_132_p2_carry__0_i_7_n_9,icmp_ln75_fu_132_p2_carry__0_i_8_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln75_fu_132_p2_carry__0_i_1
       (.I0(height_reg_165[15]),
        .I1(height_reg_165[14]),
        .O(icmp_ln75_fu_132_p2_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln75_fu_132_p2_carry__0_i_2
       (.I0(height_reg_165[13]),
        .I1(row_fu_58_reg[12]),
        .I2(height_reg_165[12]),
        .O(icmp_ln75_fu_132_p2_carry__0_i_2_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln75_fu_132_p2_carry__0_i_3
       (.I0(height_reg_165[11]),
        .I1(row_fu_58_reg[11]),
        .I2(height_reg_165[10]),
        .I3(row_fu_58_reg[10]),
        .O(icmp_ln75_fu_132_p2_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln75_fu_132_p2_carry__0_i_4
       (.I0(height_reg_165[9]),
        .I1(row_fu_58_reg[9]),
        .I2(height_reg_165[8]),
        .I3(row_fu_58_reg[8]),
        .O(icmp_ln75_fu_132_p2_carry__0_i_4_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln75_fu_132_p2_carry__0_i_5
       (.I0(height_reg_165[14]),
        .I1(height_reg_165[15]),
        .O(icmp_ln75_fu_132_p2_carry__0_i_5_n_9));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln75_fu_132_p2_carry__0_i_6
       (.I0(height_reg_165[13]),
        .I1(row_fu_58_reg[12]),
        .I2(height_reg_165[12]),
        .O(icmp_ln75_fu_132_p2_carry__0_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln75_fu_132_p2_carry__0_i_7
       (.I0(row_fu_58_reg[11]),
        .I1(height_reg_165[11]),
        .I2(row_fu_58_reg[10]),
        .I3(height_reg_165[10]),
        .O(icmp_ln75_fu_132_p2_carry__0_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln75_fu_132_p2_carry__0_i_8
       (.I0(row_fu_58_reg[9]),
        .I1(height_reg_165[9]),
        .I2(row_fu_58_reg[8]),
        .I3(height_reg_165[8]),
        .O(icmp_ln75_fu_132_p2_carry__0_i_8_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln75_fu_132_p2_carry_i_1
       (.I0(height_reg_165[7]),
        .I1(row_fu_58_reg[7]),
        .I2(height_reg_165[6]),
        .I3(row_fu_58_reg[6]),
        .O(icmp_ln75_fu_132_p2_carry_i_1_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln75_fu_132_p2_carry_i_2
       (.I0(height_reg_165[5]),
        .I1(row_fu_58_reg[5]),
        .I2(height_reg_165[4]),
        .I3(row_fu_58_reg[4]),
        .O(icmp_ln75_fu_132_p2_carry_i_2_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln75_fu_132_p2_carry_i_3
       (.I0(height_reg_165[3]),
        .I1(row_fu_58_reg[3]),
        .I2(height_reg_165[2]),
        .I3(row_fu_58_reg[2]),
        .O(icmp_ln75_fu_132_p2_carry_i_3_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln75_fu_132_p2_carry_i_4
       (.I0(height_reg_165[1]),
        .I1(row_fu_58_reg[1]),
        .I2(height_reg_165[0]),
        .I3(row_fu_58_reg[0]),
        .O(icmp_ln75_fu_132_p2_carry_i_4_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln75_fu_132_p2_carry_i_5
       (.I0(row_fu_58_reg[7]),
        .I1(height_reg_165[7]),
        .I2(row_fu_58_reg[6]),
        .I3(height_reg_165[6]),
        .O(icmp_ln75_fu_132_p2_carry_i_5_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln75_fu_132_p2_carry_i_6
       (.I0(row_fu_58_reg[5]),
        .I1(height_reg_165[5]),
        .I2(row_fu_58_reg[4]),
        .I3(height_reg_165[4]),
        .O(icmp_ln75_fu_132_p2_carry_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln75_fu_132_p2_carry_i_7
       (.I0(row_fu_58_reg[3]),
        .I1(height_reg_165[3]),
        .I2(row_fu_58_reg[2]),
        .I3(height_reg_165[2]),
        .O(icmp_ln75_fu_132_p2_carry_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln75_fu_132_p2_carry_i_8
       (.I0(row_fu_58_reg[1]),
        .I1(height_reg_165[1]),
        .I2(row_fu_58_reg[0]),
        .I3(height_reg_165[0]),
        .O(icmp_ln75_fu_132_p2_carry_i_8_n_9));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    int_ap_idle_i_2
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(in_mat_rows_c14_channel_empty_n),
        .I2(int_ap_idle_reg),
        .I3(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .I4(int_ap_idle_reg_0),
        .I5(int_ap_idle_reg_1),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \p_shift_read_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(S[0]),
        .Q(p_shift_read_reg_155[0]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [9]),
        .Q(p_shift_read_reg_155[10]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [10]),
        .Q(p_shift_read_reg_155[11]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [11]),
        .Q(p_shift_read_reg_155[12]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [12]),
        .Q(p_shift_read_reg_155[13]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [13]),
        .Q(p_shift_read_reg_155[14]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [14]),
        .Q(p_shift_read_reg_155[15]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[16] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [15]),
        .Q(p_shift_read_reg_155[16]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[17] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [16]),
        .Q(p_shift_read_reg_155[17]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[18] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [17]),
        .Q(p_shift_read_reg_155[18]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[19] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [18]),
        .Q(p_shift_read_reg_155[19]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [0]),
        .Q(p_shift_read_reg_155[1]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[20] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [19]),
        .Q(p_shift_read_reg_155[20]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[21] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [20]),
        .Q(p_shift_read_reg_155[21]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[22] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [21]),
        .Q(p_shift_read_reg_155[22]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[23] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [22]),
        .Q(p_shift_read_reg_155[23]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[24] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [23]),
        .Q(p_shift_read_reg_155[24]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[25] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [24]),
        .Q(p_shift_read_reg_155[25]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[26] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [25]),
        .Q(p_shift_read_reg_155[26]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[27] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [26]),
        .Q(p_shift_read_reg_155[27]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[28] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [27]),
        .Q(p_shift_read_reg_155[28]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[29] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [28]),
        .Q(p_shift_read_reg_155[29]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [1]),
        .Q(p_shift_read_reg_155[2]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[30] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [29]),
        .Q(p_shift_read_reg_155[30]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[31] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [30]),
        .Q(p_shift_read_reg_155[31]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [2]),
        .Q(p_shift_read_reg_155[3]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [3]),
        .Q(p_shift_read_reg_155[4]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [4]),
        .Q(p_shift_read_reg_155[5]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [5]),
        .Q(p_shift_read_reg_155[6]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [6]),
        .Q(p_shift_read_reg_155[7]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [7]),
        .Q(p_shift_read_reg_155[8]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [8]),
        .Q(p_shift_read_reg_155[9]),
        .R(1'b0));
  FDRE \rev_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(rev_fu_108_p2),
        .Q(rev_reg_170),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \row_fu_58[0]_i_1 
       (.I0(Q[0]),
        .I1(CO),
        .O(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_fu_58[0]_i_3 
       (.I0(row_fu_58_reg[0]),
        .O(\row_fu_58[0]_i_3_n_9 ));
  FDRE \row_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_16 ),
        .Q(row_fu_58_reg[0]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\row_fu_58_reg[0]_i_2_n_9 ,\row_fu_58_reg[0]_i_2_n_10 ,\row_fu_58_reg[0]_i_2_n_11 ,\row_fu_58_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_fu_58_reg[0]_i_2_n_13 ,\row_fu_58_reg[0]_i_2_n_14 ,\row_fu_58_reg[0]_i_2_n_15 ,\row_fu_58_reg[0]_i_2_n_16 }),
        .S({row_fu_58_reg[3:1],\row_fu_58[0]_i_3_n_9 }));
  FDRE \row_fu_58_reg[10] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_14 ),
        .Q(row_fu_58_reg[10]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[11] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_13 ),
        .Q(row_fu_58_reg[11]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[12] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[12]_i_1_n_16 ),
        .Q(row_fu_58_reg[12]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[12]_i_1 
       (.CI(\row_fu_58_reg[8]_i_1_n_9 ),
        .CO(\NLW_row_fu_58_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_fu_58_reg[12]_i_1_O_UNCONNECTED [3:1],\row_fu_58_reg[12]_i_1_n_16 }),
        .S({1'b0,1'b0,1'b0,row_fu_58_reg[12]}));
  FDRE \row_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_15 ),
        .Q(row_fu_58_reg[1]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_14 ),
        .Q(row_fu_58_reg[2]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_13 ),
        .Q(row_fu_58_reg[3]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_16 ),
        .Q(row_fu_58_reg[4]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[4]_i_1 
       (.CI(\row_fu_58_reg[0]_i_2_n_9 ),
        .CO({\row_fu_58_reg[4]_i_1_n_9 ,\row_fu_58_reg[4]_i_1_n_10 ,\row_fu_58_reg[4]_i_1_n_11 ,\row_fu_58_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_58_reg[4]_i_1_n_13 ,\row_fu_58_reg[4]_i_1_n_14 ,\row_fu_58_reg[4]_i_1_n_15 ,\row_fu_58_reg[4]_i_1_n_16 }),
        .S(row_fu_58_reg[7:4]));
  FDRE \row_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_15 ),
        .Q(row_fu_58_reg[5]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_14 ),
        .Q(row_fu_58_reg[6]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_13 ),
        .Q(row_fu_58_reg[7]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_16 ),
        .Q(row_fu_58_reg[8]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[8]_i_1 
       (.CI(\row_fu_58_reg[4]_i_1_n_9 ),
        .CO({\row_fu_58_reg[8]_i_1_n_9 ,\row_fu_58_reg[8]_i_1_n_10 ,\row_fu_58_reg[8]_i_1_n_11 ,\row_fu_58_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_58_reg[8]_i_1_n_13 ,\row_fu_58_reg[8]_i_1_n_14 ,\row_fu_58_reg[8]_i_1_n_15 ,\row_fu_58_reg[8]_i_1_n_16 }),
        .S(row_fu_58_reg[11:8]));
  FDRE \row_fu_58_reg[9] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_15 ),
        .Q(row_fu_58_reg[9]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i377_i_fu_114_p2_carry
       (.CI(1'b0),
        .CO({sub_i377_i_fu_114_p2_carry_n_9,sub_i377_i_fu_114_p2_carry_n_10,sub_i377_i_fu_114_p2_carry_n_11,sub_i377_i_fu_114_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({sub_i377_i_fu_114_p2_carry_n_13,sub_i377_i_fu_114_p2_carry_n_14,sub_i377_i_fu_114_p2_carry_n_15,sub_i377_i_fu_114_p2_carry_n_16}),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i377_i_fu_114_p2_carry__0
       (.CI(sub_i377_i_fu_114_p2_carry_n_9),
        .CO({sub_i377_i_fu_114_p2_carry__0_n_9,sub_i377_i_fu_114_p2_carry__0_n_10,sub_i377_i_fu_114_p2_carry__0_n_11,sub_i377_i_fu_114_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_i377_i_fu_114_p2_carry__0_n_13,sub_i377_i_fu_114_p2_carry__0_n_14,sub_i377_i_fu_114_p2_carry__0_n_15,sub_i377_i_fu_114_p2_carry__0_n_16}),
        .S(\sub_i377_i_reg_175_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i377_i_fu_114_p2_carry__1
       (.CI(sub_i377_i_fu_114_p2_carry__0_n_9),
        .CO({sub_i377_i_fu_114_p2_carry__1_n_9,sub_i377_i_fu_114_p2_carry__1_n_10,sub_i377_i_fu_114_p2_carry__1_n_11,sub_i377_i_fu_114_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_i377_i_fu_114_p2_carry__1_n_13,sub_i377_i_fu_114_p2_carry__1_n_14,sub_i377_i_fu_114_p2_carry__1_n_15,sub_i377_i_fu_114_p2_carry__1_n_16}),
        .S(\sub_i377_i_reg_175_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i377_i_fu_114_p2_carry__2
       (.CI(sub_i377_i_fu_114_p2_carry__1_n_9),
        .CO({sub_i377_i_fu_114_p2_carry__2_n_9,sub_i377_i_fu_114_p2_carry__2_n_10,sub_i377_i_fu_114_p2_carry__2_n_11,sub_i377_i_fu_114_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_i377_i_fu_114_p2_carry__2_n_13,sub_i377_i_fu_114_p2_carry__2_n_14,sub_i377_i_fu_114_p2_carry__2_n_15,sub_i377_i_fu_114_p2_carry__2_n_16}),
        .S(\sub_i377_i_reg_175_reg[15]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i377_i_fu_114_p2_carry__3
       (.CI(sub_i377_i_fu_114_p2_carry__2_n_9),
        .CO({sub_i377_i_fu_114_p2_carry__3_n_9,sub_i377_i_fu_114_p2_carry__3_n_10,sub_i377_i_fu_114_p2_carry__3_n_11,sub_i377_i_fu_114_p2_carry__3_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_i377_i_fu_114_p2_carry__3_n_13,sub_i377_i_fu_114_p2_carry__3_n_14,sub_i377_i_fu_114_p2_carry__3_n_15,sub_i377_i_fu_114_p2_carry__3_n_16}),
        .S(\sub_i377_i_reg_175_reg[19]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i377_i_fu_114_p2_carry__4
       (.CI(sub_i377_i_fu_114_p2_carry__3_n_9),
        .CO({sub_i377_i_fu_114_p2_carry__4_n_9,sub_i377_i_fu_114_p2_carry__4_n_10,sub_i377_i_fu_114_p2_carry__4_n_11,sub_i377_i_fu_114_p2_carry__4_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_i377_i_fu_114_p2_carry__4_n_13,sub_i377_i_fu_114_p2_carry__4_n_14,sub_i377_i_fu_114_p2_carry__4_n_15,sub_i377_i_fu_114_p2_carry__4_n_16}),
        .S(\sub_i377_i_reg_175_reg[23]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i377_i_fu_114_p2_carry__5
       (.CI(sub_i377_i_fu_114_p2_carry__4_n_9),
        .CO({sub_i377_i_fu_114_p2_carry__5_n_9,sub_i377_i_fu_114_p2_carry__5_n_10,sub_i377_i_fu_114_p2_carry__5_n_11,sub_i377_i_fu_114_p2_carry__5_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_i377_i_fu_114_p2_carry__5_n_13,sub_i377_i_fu_114_p2_carry__5_n_14,sub_i377_i_fu_114_p2_carry__5_n_15,sub_i377_i_fu_114_p2_carry__5_n_16}),
        .S(\sub_i377_i_reg_175_reg[27]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i377_i_fu_114_p2_carry__6
       (.CI(sub_i377_i_fu_114_p2_carry__5_n_9),
        .CO({NLW_sub_i377_i_fu_114_p2_carry__6_CO_UNCONNECTED[3],sub_i377_i_fu_114_p2_carry__6_n_10,sub_i377_i_fu_114_p2_carry__6_n_11,sub_i377_i_fu_114_p2_carry__6_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_i377_i_fu_114_p2_carry__6_n_13,sub_i377_i_fu_114_p2_carry__6_n_14,sub_i377_i_fu_114_p2_carry__6_n_15,sub_i377_i_fu_114_p2_carry__6_n_16}),
        .S(\sub_i377_i_reg_175_reg[31]_0 ));
  FDRE \sub_i377_i_reg_175_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry_n_16),
        .Q(sub_i377_i_reg_175[0]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__1_n_14),
        .Q(sub_i377_i_reg_175[10]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__1_n_13),
        .Q(sub_i377_i_reg_175[11]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__2_n_16),
        .Q(sub_i377_i_reg_175[12]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__2_n_15),
        .Q(sub_i377_i_reg_175[13]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__2_n_14),
        .Q(sub_i377_i_reg_175[14]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__2_n_13),
        .Q(sub_i377_i_reg_175[15]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[16] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__3_n_16),
        .Q(sub_i377_i_reg_175[16]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[17] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__3_n_15),
        .Q(sub_i377_i_reg_175[17]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[18] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__3_n_14),
        .Q(sub_i377_i_reg_175[18]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[19] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__3_n_13),
        .Q(sub_i377_i_reg_175[19]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry_n_15),
        .Q(sub_i377_i_reg_175[1]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[20] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__4_n_16),
        .Q(sub_i377_i_reg_175[20]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[21] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__4_n_15),
        .Q(sub_i377_i_reg_175[21]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[22] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__4_n_14),
        .Q(sub_i377_i_reg_175[22]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[23] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__4_n_13),
        .Q(sub_i377_i_reg_175[23]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[24] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__5_n_16),
        .Q(sub_i377_i_reg_175[24]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[25] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__5_n_15),
        .Q(sub_i377_i_reg_175[25]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[26] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__5_n_14),
        .Q(sub_i377_i_reg_175[26]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[27] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__5_n_13),
        .Q(sub_i377_i_reg_175[27]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[28] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__6_n_16),
        .Q(sub_i377_i_reg_175[28]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[29] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__6_n_15),
        .Q(sub_i377_i_reg_175[29]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry_n_14),
        .Q(sub_i377_i_reg_175[2]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[30] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__6_n_14),
        .Q(sub_i377_i_reg_175[30]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[31] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__6_n_13),
        .Q(sub_i377_i_reg_175[31]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry_n_13),
        .Q(sub_i377_i_reg_175[3]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__0_n_16),
        .Q(sub_i377_i_reg_175[4]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__0_n_15),
        .Q(sub_i377_i_reg_175[5]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__0_n_14),
        .Q(sub_i377_i_reg_175[6]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__0_n_13),
        .Q(sub_i377_i_reg_175[7]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__1_n_16),
        .Q(sub_i377_i_reg_175[8]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__1_n_15),
        .Q(sub_i377_i_reg_175[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \width_reg_160[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(shift_c_empty_n),
        .I2(p_dst_cols_channel_empty_n),
        .I3(p_dst_rows_channel_empty_n),
        .O(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \width_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[0]),
        .Q(width_reg_160[0]),
        .R(1'b0));
  FDRE \width_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[10]),
        .Q(width_reg_160[10]),
        .R(1'b0));
  FDRE \width_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[11]),
        .Q(width_reg_160[11]),
        .R(1'b0));
  FDRE \width_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[12]),
        .Q(width_reg_160[12]),
        .R(1'b0));
  FDRE \width_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[13]),
        .Q(width_reg_160[13]),
        .R(1'b0));
  FDRE \width_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[14]),
        .Q(width_reg_160[14]),
        .R(1'b0));
  FDRE \width_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[15]),
        .Q(width_reg_160[15]),
        .R(1'b0));
  FDRE \width_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[1]),
        .Q(width_reg_160[1]),
        .R(1'b0));
  FDRE \width_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[2]),
        .Q(width_reg_160[2]),
        .R(1'b0));
  FDRE \width_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[3]),
        .Q(width_reg_160[3]),
        .R(1'b0));
  FDRE \width_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[4]),
        .Q(width_reg_160[4]),
        .R(1'b0));
  FDRE \width_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[5]),
        .Q(width_reg_160[5]),
        .R(1'b0));
  FDRE \width_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[6]),
        .Q(width_reg_160[6]),
        .R(1'b0));
  FDRE \width_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[7]),
        .Q(width_reg_160[7]),
        .R(1'b0));
  FDRE \width_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[8]),
        .Q(width_reg_160[8]),
        .R(1'b0));
  FDRE \width_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[9]),
        .Q(width_reg_160[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP
   (icmp_ln104_reg_211,
    E,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter3_reg_0,
    \mOutPtr_reg[0] ,
    \ap_CS_fsm_reg[2] ,
    D,
    \ap_CS_fsm_reg[2]_0 ,
    push,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg,
    \trunc_ln105_reg_206_reg[7]_0 ,
    ap_clk,
    SS,
    \mOutPtr_reg[0]_0 ,
    push_1,
    Q,
    \mOutPtr_reg[1] ,
    ap_rst_n,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
    CO,
    shift_c_empty_n,
    p_dst_cols_channel_empty_n,
    p_dst_rows_channel_empty_n,
    p_dst_data_empty_n,
    dst_1_data_full_n,
    icmp_ln81_fu_111_p2_carry__0_0,
    \icmp_ln104_reg_211[0]_i_18_0 ,
    \buf_reg_201_reg[9]_0 ,
    \icmp_ln104_reg_211[0]_i_21_0 ,
    rev_reg_170);
  output icmp_ln104_reg_211;
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg_0;
  output ap_enable_reg_pp0_iter3_reg_0;
  output \mOutPtr_reg[0] ;
  output \ap_CS_fsm_reg[2] ;
  output [1:0]D;
  output \ap_CS_fsm_reg[2]_0 ;
  output push;
  output grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg;
  output [7:0]\trunc_ln105_reg_206_reg[7]_0 ;
  input ap_clk;
  input [0:0]SS;
  input \mOutPtr_reg[0]_0 ;
  input push_1;
  input [2:0]Q;
  input \mOutPtr_reg[1] ;
  input ap_rst_n;
  input grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  input [0:0]CO;
  input shift_c_empty_n;
  input p_dst_cols_channel_empty_n;
  input p_dst_rows_channel_empty_n;
  input p_dst_data_empty_n;
  input dst_1_data_full_n;
  input [15:0]icmp_ln81_fu_111_p2_carry__0_0;
  input [31:0]\icmp_ln104_reg_211[0]_i_18_0 ;
  input [9:0]\buf_reg_201_reg[9]_0 ;
  input [31:0]\icmp_ln104_reg_211[0]_i_21_0 ;
  input rev_reg_170;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_9;
  wire ap_enable_reg_pp0_iter3_i_1_n_9;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_rst_n;
  wire [9:0]buf_reg_201;
  wire [9:0]\buf_reg_201_reg[9]_0 ;
  wire [12:0]col_6_fu_117_p2;
  wire col_fu_58;
  wire \col_fu_58_reg_n_9_[0] ;
  wire \col_fu_58_reg_n_9_[10] ;
  wire \col_fu_58_reg_n_9_[11] ;
  wire \col_fu_58_reg_n_9_[12] ;
  wire \col_fu_58_reg_n_9_[1] ;
  wire \col_fu_58_reg_n_9_[2] ;
  wire \col_fu_58_reg_n_9_[3] ;
  wire \col_fu_58_reg_n_9_[4] ;
  wire \col_fu_58_reg_n_9_[5] ;
  wire \col_fu_58_reg_n_9_[6] ;
  wire \col_fu_58_reg_n_9_[7] ;
  wire \col_fu_58_reg_n_9_[8] ;
  wire \col_fu_58_reg_n_9_[9] ;
  wire dst_1_data_full_n;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg;
  wire icmp_ln104_fu_162_p2;
  wire icmp_ln104_reg_211;
  wire \icmp_ln104_reg_211[0]_i_10_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_11_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_12_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_13_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_14_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_15_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_16_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_17_n_9 ;
  wire [31:0]\icmp_ln104_reg_211[0]_i_18_0 ;
  wire \icmp_ln104_reg_211[0]_i_18_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_19_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_20_n_9 ;
  wire [31:0]\icmp_ln104_reg_211[0]_i_21_0 ;
  wire \icmp_ln104_reg_211[0]_i_21_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_22_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_23_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_24_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_25_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_26_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_27_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_28_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_2_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_3_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_4_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_5_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_6_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_7_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_8_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_9_n_9 ;
  wire icmp_ln81_fu_111_p2;
  wire [15:0]icmp_ln81_fu_111_p2_carry__0_0;
  wire icmp_ln81_fu_111_p2_carry__0_i_1_n_9;
  wire icmp_ln81_fu_111_p2_carry__0_i_5_n_9;
  wire icmp_ln81_fu_111_p2_carry__0_n_10;
  wire icmp_ln81_fu_111_p2_carry__0_n_11;
  wire icmp_ln81_fu_111_p2_carry__0_n_12;
  wire icmp_ln81_fu_111_p2_carry_n_10;
  wire icmp_ln81_fu_111_p2_carry_n_11;
  wire icmp_ln81_fu_111_p2_carry_n_12;
  wire icmp_ln81_fu_111_p2_carry_n_9;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1] ;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_data_empty_n;
  wire p_dst_rows_channel_empty_n;
  wire push;
  wire push_1;
  wire rev_reg_170;
  wire shift_c_empty_n;
  wire \trunc_ln105_reg_206[0]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[0]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[0]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[0]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[1]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[1]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[1]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[1]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[2]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[2]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[2]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[2]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_5_n_9 ;
  wire \trunc_ln105_reg_206[4]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[4]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[4]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[4]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_5_n_9 ;
  wire \trunc_ln105_reg_206[6]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[6]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[6]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_5_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_6_n_9 ;
  wire [7:0]\trunc_ln105_reg_206_reg[7]_0 ;
  wire [3:0]NLW_icmp_ln81_fu_111_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln81_fu_111_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(Q[2]),
        .I1(p_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(dst_1_data_full_n),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .O(push));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hCFCC8088)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(p_dst_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(dst_1_data_full_n),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hBAFF8A8A)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(p_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(dst_1_data_full_n),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .O(ap_enable_reg_pp0_iter3_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter3_reg_0),
        .R(SS));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(E),
        .D(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  FDRE \buf_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [0]),
        .Q(buf_reg_201[0]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [1]),
        .Q(buf_reg_201[1]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [2]),
        .Q(buf_reg_201[2]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [3]),
        .Q(buf_reg_201[3]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [4]),
        .Q(buf_reg_201[4]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [5]),
        .Q(buf_reg_201[5]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [6]),
        .Q(buf_reg_201[6]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [7]),
        .Q(buf_reg_201[7]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [8]),
        .Q(buf_reg_201[8]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [9]),
        .Q(buf_reg_201[9]),
        .R(1'b0));
  FDRE \col_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[0]),
        .Q(\col_fu_58_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[10]),
        .Q(\col_fu_58_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[11] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[11]),
        .Q(\col_fu_58_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[12] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[12]),
        .Q(\col_fu_58_reg_n_9_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[1]),
        .Q(\col_fu_58_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[2]),
        .Q(\col_fu_58_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[3]),
        .Q(\col_fu_58_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[4]),
        .Q(\col_fu_58_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[5]),
        .Q(\col_fu_58_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[6]),
        .Q(\col_fu_58_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[7]),
        .Q(\col_fu_58_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[8]),
        .Q(\col_fu_58_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[9]),
        .Q(\col_fu_58_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h80008080)) 
    empty_n_i_2
       (.I0(Q[2]),
        .I1(p_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(dst_1_data_full_n),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .O(\ap_CS_fsm_reg[2]_0 ));
  scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_19 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln81_fu_111_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .E(col_fu_58),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_14),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_0),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_9),
        .\col_fu_58_reg[0] (ap_enable_reg_pp0_iter3_reg_0),
        .\col_fu_58_reg[12] (col_6_fu_117_p2),
        .\col_fu_58_reg[12]_0 ({\col_fu_58_reg_n_9_[12] ,\col_fu_58_reg_n_9_[11] ,\col_fu_58_reg_n_9_[10] ,\col_fu_58_reg_n_9_[9] ,\col_fu_58_reg_n_9_[8] ,\col_fu_58_reg_n_9_[7] ,\col_fu_58_reg_n_9_[6] ,\col_fu_58_reg_n_9_[5] ,\col_fu_58_reg_n_9_[4] ,\col_fu_58_reg_n_9_[3] ,\col_fu_58_reg_n_9_[2] ,\col_fu_58_reg_n_9_[1] ,\col_fu_58_reg_n_9_[0] }),
        .dst_1_data_full_n(dst_1_data_full_n),
        .empty_n_reg(E),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg_0(CO),
        .icmp_ln81_fu_111_p2_carry__0(icmp_ln81_fu_111_p2_carry__0_0[13:0]),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .shift_c_empty_n(shift_c_empty_n),
        .\width_reg_160_reg[13] ({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}),
        .\width_reg_160_reg[13]_0 ({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}));
  LUT6 #(
    .INIT(64'hFB00FB00FB00FFFF)) 
    \icmp_ln104_reg_211[0]_i_1 
       (.I0(\icmp_ln104_reg_211[0]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_3_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_4_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_6_n_9 ),
        .I5(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .O(icmp_ln104_fu_162_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FE00)) 
    \icmp_ln104_reg_211[0]_i_10 
       (.I0(buf_reg_201[4]),
        .I1(buf_reg_201[3]),
        .I2(buf_reg_201[2]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I5(\icmp_ln104_reg_211[0]_i_22_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_10_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \icmp_ln104_reg_211[0]_i_11 
       (.I0(buf_reg_201[4]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I2(buf_reg_201[0]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(buf_reg_201[8]),
        .O(\icmp_ln104_reg_211[0]_i_11_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h0F00ACAC)) 
    \icmp_ln104_reg_211[0]_i_12 
       (.I0(buf_reg_201[1]),
        .I1(buf_reg_201[9]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I3(buf_reg_201[5]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .O(\icmp_ln104_reg_211[0]_i_12_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \icmp_ln104_reg_211[0]_i_13 
       (.I0(buf_reg_201[1]),
        .I1(buf_reg_201[9]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(buf_reg_201[5]),
        .O(\icmp_ln104_reg_211[0]_i_13_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln104_reg_211[0]_i_14 
       (.I0(buf_reg_201[3]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I2(buf_reg_201[7]),
        .O(\icmp_ln104_reg_211[0]_i_14_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAEAAAA)) 
    \icmp_ln104_reg_211[0]_i_15 
       (.I0(\icmp_ln104_reg_211[0]_i_13_n_9 ),
        .I1(buf_reg_201[6]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .O(\icmp_ln104_reg_211[0]_i_15_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_16 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [30]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [10]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [24]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [13]),
        .O(\icmp_ln104_reg_211[0]_i_16_n_9 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln104_reg_211[0]_i_17 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [12]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [25]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [8]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [26]),
        .I4(\icmp_ln104_reg_211[0]_i_23_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_17_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_18 
       (.I0(\icmp_ln104_reg_211[0]_i_24_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_25_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [7]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [4]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [29]),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [17]),
        .O(\icmp_ln104_reg_211[0]_i_18_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_19 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [15]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [5]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [13]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [11]),
        .O(\icmp_ln104_reg_211[0]_i_19_n_9 ));
  LUT6 #(
    .INIT(64'hF7F7FFFFF7F7FFF0)) 
    \icmp_ln104_reg_211[0]_i_2 
       (.I0(\icmp_ln104_reg_211[0]_i_8_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_9_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_10_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_11_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I5(\icmp_ln104_reg_211[0]_i_12_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_20 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [10]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [12]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [8]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [21]),
        .I4(\icmp_ln104_reg_211[0]_i_26_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_20_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_21 
       (.I0(\icmp_ln104_reg_211[0]_i_27_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_28_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [7]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [6]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [29]),
        .I5(\icmp_ln104_reg_211[0]_i_21_0 [27]),
        .O(\icmp_ln104_reg_211[0]_i_21_n_9 ));
  LUT6 #(
    .INIT(64'h8A8A8A8A8A8A8A80)) 
    \icmp_ln104_reg_211[0]_i_22 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I1(buf_reg_201[0]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I3(buf_reg_201[8]),
        .I4(buf_reg_201[7]),
        .I5(buf_reg_201[6]),
        .O(\icmp_ln104_reg_211[0]_i_22_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_23 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [28]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [21]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [20]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [15]),
        .O(\icmp_ln104_reg_211[0]_i_23_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_24 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [6]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [5]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [14]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [27]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [18]),
        .I5(rev_reg_170),
        .O(\icmp_ln104_reg_211[0]_i_24_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_25 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [31]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [11]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [19]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [9]),
        .O(\icmp_ln104_reg_211[0]_i_25_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_26 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [26]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [24]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [30]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [19]),
        .O(\icmp_ln104_reg_211[0]_i_26_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \icmp_ln104_reg_211[0]_i_27 
       (.I0(rev_reg_170),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [4]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [9]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [25]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [18]),
        .I5(\icmp_ln104_reg_211[0]_i_21_0 [20]),
        .O(\icmp_ln104_reg_211[0]_i_27_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_28 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [31]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [16]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [28]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [14]),
        .O(\icmp_ln104_reg_211[0]_i_28_n_9 ));
  LUT5 #(
    .INIT(32'hBBABBBBB)) 
    \icmp_ln104_reg_211[0]_i_3 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I1(\icmp_ln104_reg_211[0]_i_13_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_14_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .O(\icmp_ln104_reg_211[0]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFD0FFF0F0D0D0)) 
    \icmp_ln104_reg_211[0]_i_4 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I1(\icmp_ln104_reg_211[0]_i_11_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_15_n_9 ),
        .I3(\trunc_ln105_reg_206[7]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_12_n_9 ),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .O(\icmp_ln104_reg_211[0]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \icmp_ln104_reg_211[0]_i_5 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [16]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [22]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [23]),
        .I3(\icmp_ln104_reg_211[0]_i_16_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_17_n_9 ),
        .I5(\icmp_ln104_reg_211[0]_i_18_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hFFEFFFEEFFEFFFEF)) 
    \icmp_ln104_reg_211[0]_i_6 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I2(buf_reg_201[9]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(buf_reg_201[8]),
        .O(\icmp_ln104_reg_211[0]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_7 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [17]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [22]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [23]),
        .I3(\icmp_ln104_reg_211[0]_i_19_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_20_n_9 ),
        .I5(\icmp_ln104_reg_211[0]_i_21_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \icmp_ln104_reg_211[0]_i_8 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I1(buf_reg_201[7]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[3]),
        .O(\icmp_ln104_reg_211[0]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \icmp_ln104_reg_211[0]_i_9 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I1(buf_reg_201[6]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[2]),
        .O(\icmp_ln104_reg_211[0]_i_9_n_9 ));
  FDRE \icmp_ln104_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln104_fu_162_p2),
        .Q(icmp_ln104_reg_211),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_111_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln81_fu_111_p2_carry_n_9,icmp_ln81_fu_111_p2_carry_n_10,icmp_ln81_fu_111_p2_carry_n_11,icmp_ln81_fu_111_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .O(NLW_icmp_ln81_fu_111_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_111_p2_carry__0
       (.CI(icmp_ln81_fu_111_p2_carry_n_9),
        .CO({icmp_ln81_fu_111_p2,icmp_ln81_fu_111_p2_carry__0_n_10,icmp_ln81_fu_111_p2_carry__0_n_11,icmp_ln81_fu_111_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln81_fu_111_p2_carry__0_i_1_n_9,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}),
        .O(NLW_icmp_ln81_fu_111_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln81_fu_111_p2_carry__0_i_5_n_9,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln81_fu_111_p2_carry__0_i_1
       (.I0(icmp_ln81_fu_111_p2_carry__0_0[15]),
        .I1(icmp_ln81_fu_111_p2_carry__0_0[14]),
        .O(icmp_ln81_fu_111_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln81_fu_111_p2_carry__0_i_5
       (.I0(icmp_ln81_fu_111_p2_carry__0_0[14]),
        .I1(icmp_ln81_fu_111_p2_carry__0_0[15]),
        .O(icmp_ln81_fu_111_p2_carry__0_i_5_n_9));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1__4 
       (.I0(Q[2]),
        .I1(E),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(push_1),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push_1),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(E),
        .I4(Q[2]),
        .I5(\mOutPtr_reg[1] ),
        .O(\mOutPtr_reg[0] ));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \trunc_ln105_reg_206[0]_i_1 
       (.I0(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I1(\trunc_ln105_reg_206[0]_i_2_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I3(\trunc_ln105_reg_206[0]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .O(\trunc_ln105_reg_206[0]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \trunc_ln105_reg_206[0]_i_2 
       (.I0(\trunc_ln105_reg_206[1]_i_3_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I2(\trunc_ln105_reg_206[2]_i_4_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I4(\trunc_ln105_reg_206[0]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[0]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \trunc_ln105_reg_206[0]_i_3 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I2(buf_reg_201[0]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .O(\trunc_ln105_reg_206[0]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \trunc_ln105_reg_206[0]_i_4 
       (.I0(buf_reg_201[4]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[8]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(buf_reg_201[0]),
        .O(\trunc_ln105_reg_206[0]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \trunc_ln105_reg_206[1]_i_1 
       (.I0(\trunc_ln105_reg_206[1]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[2]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[1]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \trunc_ln105_reg_206[1]_i_2 
       (.I0(buf_reg_201[0]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(buf_reg_201[1]),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .O(\trunc_ln105_reg_206[1]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \trunc_ln105_reg_206[1]_i_3 
       (.I0(buf_reg_201[7]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[3]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I5(\trunc_ln105_reg_206[1]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[1]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \trunc_ln105_reg_206[1]_i_4 
       (.I0(buf_reg_201[5]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[9]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(buf_reg_201[1]),
        .O(\trunc_ln105_reg_206[1]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \trunc_ln105_reg_206[2]_i_1 
       (.I0(\trunc_ln105_reg_206[2]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[2]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[3]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[2]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \trunc_ln105_reg_206[2]_i_2 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I2(buf_reg_201[1]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I5(\trunc_ln105_reg_206[3]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[2]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \trunc_ln105_reg_206[2]_i_3 
       (.I0(buf_reg_201[8]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[4]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I5(\trunc_ln105_reg_206[2]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[2]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \trunc_ln105_reg_206[2]_i_4 
       (.I0(buf_reg_201[6]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[2]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .O(\trunc_ln105_reg_206[2]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \trunc_ln105_reg_206[3]_i_1 
       (.I0(\trunc_ln105_reg_206[3]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[4]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[3]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[3]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_206[3]_i_2 
       (.I0(\trunc_ln105_reg_206[3]_i_4_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\trunc_ln105_reg_206[4]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[3]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \trunc_ln105_reg_206[3]_i_3 
       (.I0(buf_reg_201[9]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[5]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I5(\trunc_ln105_reg_206[3]_i_5_n_9 ),
        .O(\trunc_ln105_reg_206[3]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \trunc_ln105_reg_206[3]_i_4 
       (.I0(buf_reg_201[0]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .O(\trunc_ln105_reg_206[3]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \trunc_ln105_reg_206[3]_i_5 
       (.I0(buf_reg_201[7]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[3]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .O(\trunc_ln105_reg_206[3]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \trunc_ln105_reg_206[4]_i_1 
       (.I0(\trunc_ln105_reg_206[4]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[5]_i_4_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[4]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[4]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_206[4]_i_2 
       (.I0(\trunc_ln105_reg_206[4]_i_4_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\trunc_ln105_reg_206[5]_i_5_n_9 ),
        .O(\trunc_ln105_reg_206[4]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \trunc_ln105_reg_206[4]_i_3 
       (.I0(buf_reg_201[6]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I2(buf_reg_201[8]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I4(buf_reg_201[4]),
        .I5(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .O(\trunc_ln105_reg_206[4]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \trunc_ln105_reg_206[4]_i_4 
       (.I0(buf_reg_201[1]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[3]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .O(\trunc_ln105_reg_206[4]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \trunc_ln105_reg_206[5]_i_1 
       (.I0(\trunc_ln105_reg_206[5]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[5]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[5]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[5]_i_1_n_9 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_206[5]_i_2 
       (.I0(\trunc_ln105_reg_206[5]_i_5_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\trunc_ln105_reg_206[6]_i_2_n_9 ),
        .O(\trunc_ln105_reg_206[5]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \trunc_ln105_reg_206[5]_i_3 
       (.I0(buf_reg_201[8]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I3(buf_reg_201[6]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .O(\trunc_ln105_reg_206[5]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \trunc_ln105_reg_206[5]_i_4 
       (.I0(buf_reg_201[7]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I2(buf_reg_201[9]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I4(buf_reg_201[5]),
        .I5(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .O(\trunc_ln105_reg_206[5]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hFFCCFFFFFF47FF47)) 
    \trunc_ln105_reg_206[5]_i_5 
       (.I0(buf_reg_201[2]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I2(buf_reg_201[4]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(buf_reg_201[0]),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .O(\trunc_ln105_reg_206[5]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF2070)) 
    \trunc_ln105_reg_206[6]_i_1 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I1(\trunc_ln105_reg_206[6]_i_2_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I3(\trunc_ln105_reg_206[7]_i_2_n_9 ),
        .I4(\trunc_ln105_reg_206[6]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[6]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \trunc_ln105_reg_206[6]_i_2 
       (.I0(buf_reg_201[3]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I2(buf_reg_201[1]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I5(buf_reg_201[5]),
        .O(\trunc_ln105_reg_206[6]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \trunc_ln105_reg_206[6]_i_3 
       (.I0(\trunc_ln105_reg_206[7]_i_5_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I2(\trunc_ln105_reg_206[5]_i_3_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .O(\trunc_ln105_reg_206[6]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    \trunc_ln105_reg_206[7]_i_1 
       (.I0(\trunc_ln105_reg_206[7]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\trunc_ln105_reg_206[7]_i_3_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I4(\trunc_ln105_reg_206[7]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[7]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFDDFFFFCFDD0000)) 
    \trunc_ln105_reg_206[7]_i_2 
       (.I0(buf_reg_201[4]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I2(buf_reg_201[0]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I5(\icmp_ln104_reg_211[0]_i_9_n_9 ),
        .O(\trunc_ln105_reg_206[7]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \trunc_ln105_reg_206[7]_i_3 
       (.I0(buf_reg_201[1]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I3(buf_reg_201[5]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I5(\icmp_ln104_reg_211[0]_i_8_n_9 ),
        .O(\trunc_ln105_reg_206[7]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h02020232)) 
    \trunc_ln105_reg_206[7]_i_4 
       (.I0(\trunc_ln105_reg_206[7]_i_5_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I3(\trunc_ln105_reg_206[7]_i_6_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .O(\trunc_ln105_reg_206[7]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \trunc_ln105_reg_206[7]_i_5 
       (.I0(buf_reg_201[9]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I3(buf_reg_201[7]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .O(\trunc_ln105_reg_206[7]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \trunc_ln105_reg_206[7]_i_6 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I2(buf_reg_201[8]),
        .O(\trunc_ln105_reg_206[7]_i_6_n_9 ));
  FDRE \trunc_ln105_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln105_reg_206[0]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln105_reg_206[1]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln105_reg_206[2]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln105_reg_206[3]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln105_reg_206[4]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln105_reg_206[5]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln105_reg_206[6]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln105_reg_206[7]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w16_d2_S" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w16_d2_S
   (\mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    p_dst_data_empty_n,
    p_dst_data_full_n,
    D,
    SS,
    \mOutPtr_reg[1]_1 ,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    empty_n_reg_0,
    push,
    \SRL_SIG_reg[0][9] );
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[0]_0 ;
  output p_dst_data_empty_n;
  output p_dst_data_full_n;
  output [9:0]D;
  input [0:0]SS;
  input \mOutPtr_reg[1]_1 ;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input empty_n_reg_0;
  input push;
  input [9:0]\SRL_SIG_reg[0][9] ;

  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0][9] ;
  wire [0:0]SS;
  wire ap_clk;
  wire empty_n_i_1__11_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__11_n_9;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire p_dst_data_empty_n;
  wire p_dst_data_full_n;
  wire push;

  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w16_d2_S_ShiftReg U_scharr_accel_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .ap_clk(ap_clk),
        .\buf_reg_201_reg[9] (\mOutPtr_reg[1]_0 ),
        .\buf_reg_201_reg[9]_0 (\mOutPtr_reg[0]_0 ),
        .push(push));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    empty_n_i_1__11
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(p_dst_data_empty_n),
        .O(empty_n_i_1__11_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_9),
        .Q(p_dst_data_empty_n),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    full_n_i_1__11
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(push),
        .I3(empty_n_reg_0),
        .I4(p_dst_data_full_n),
        .O(full_n_i_1__11_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_9),
        .Q(p_dst_data_full_n),
        .S(SS));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[1]_1 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w16_d2_S_ShiftReg" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w16_d2_S_ShiftReg
   (D,
    \buf_reg_201_reg[9] ,
    \buf_reg_201_reg[9]_0 ,
    push,
    \SRL_SIG_reg[0][9]_0 ,
    ap_clk);
  output [9:0]D;
  input \buf_reg_201_reg[9] ;
  input \buf_reg_201_reg[9]_0 ;
  input push;
  input [9:0]\SRL_SIG_reg[0][9]_0 ;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0][9]_0 ;
  wire [9:0]\SRL_SIG_reg[0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \buf_reg_201_reg[9] ;
  wire \buf_reg_201_reg[9]_0 ;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[9]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w24_d2_S" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w24_d2_S
   (\mOutPtr_reg[0]_0 ,
    in_mat_data_empty_n,
    in_mat_data_full_n,
    ap_block_pp0_stage0_subdone,
    d1,
    \cmp_i_i603_i_reg_614_reg[0] ,
    \SRL_SIG_reg[1][23] ,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    ap_enable_reg_pp0_iter1,
    ram_reg_2,
    cmp_i_i603_i_reg_614,
    Q,
    ram_reg_2_0,
    push,
    empty_n_reg_0,
    D);
  output \mOutPtr_reg[0]_0 ;
  output in_mat_data_empty_n;
  output in_mat_data_full_n;
  output ap_block_pp0_stage0_subdone;
  output [23:0]d1;
  output [23:0]\cmp_i_i603_i_reg_614_reg[0] ;
  output [23:0]\SRL_SIG_reg[1][23] ;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_2;
  input cmp_i_i603_i_reg_614;
  input [0:0]Q;
  input ram_reg_2_0;
  input push;
  input empty_n_reg_0;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]Q;
  wire [23:0]\SRL_SIG_reg[1][23] ;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire cmp_i_i603_i_reg_614;
  wire [23:0]\cmp_i_i603_i_reg_614_reg[0] ;
  wire [23:0]d1;
  wire empty_n_i_1_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1_n_9;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire \mOutPtr[1]_i_1__1_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire push;
  wire ram_reg_2;
  wire ram_reg_2_0;

  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w24_d2_S_ShiftReg U_scharr_accel_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][23]_0 (\SRL_SIG_reg[1][23] ),
        .ap_clk(ap_clk),
        .cmp_i_i603_i_reg_614(cmp_i_i603_i_reg_614),
        .\cmp_i_i603_i_reg_614_reg[0] (\cmp_i_i603_i_reg_614_reg[0] ),
        .d1(d1),
        .push(push),
        .ram_reg_0(\mOutPtr_reg_n_9_[1] ),
        .ram_reg_2(ram_reg_2),
        .ram_reg_2_0(\mOutPtr_reg[0]_0 ),
        .ram_reg_2_1(ram_reg_2_0));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(in_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_9_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(in_mat_data_empty_n),
        .O(empty_n_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_9),
        .Q(in_mat_data_empty_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    full_n_i_1
       (.I0(\mOutPtr_reg_n_9_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(push),
        .I3(empty_n_reg_0),
        .I4(in_mat_data_full_n),
        .O(full_n_i_1_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_9),
        .Q(in_mat_data_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(empty_n_reg_0),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w24_d2_S_ShiftReg" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w24_d2_S_ShiftReg
   (d1,
    \cmp_i_i603_i_reg_614_reg[0] ,
    \SRL_SIG_reg[1][23]_0 ,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_0,
    cmp_i_i603_i_reg_614,
    Q,
    ram_reg_2_1,
    push,
    D,
    ap_clk);
  output [23:0]d1;
  output [23:0]\cmp_i_i603_i_reg_614_reg[0] ;
  output [23:0]\SRL_SIG_reg[1][23]_0 ;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_0;
  input cmp_i_i603_i_reg_614;
  input [0:0]Q;
  input ram_reg_2_1;
  input push;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]Q;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1][23]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire cmp_i_i603_i_reg_614;
  wire [23:0]\cmp_i_i603_i_reg_614_reg[0] ;
  wire [23:0]d1;
  wire push;
  wire ram_reg_0;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_10__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [0]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [0]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_11__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [8]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [8]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_14__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [7]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .O(\SRL_SIG_reg[1][23]_0 [7]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_15
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [7]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .O(d1[7]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_15__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .O(\SRL_SIG_reg[1][23]_0 [6]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_16
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .O(d1[6]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_16__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [5]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .O(\SRL_SIG_reg[1][23]_0 [5]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_17
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [5]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .O(d1[5]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_17__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .O(\SRL_SIG_reg[1][23]_0 [4]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_18
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .O(d1[4]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_18__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [3]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .O(\SRL_SIG_reg[1][23]_0 [3]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_19
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [3]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .O(d1[3]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_19__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .O(\SRL_SIG_reg[1][23]_0 [2]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_20
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .O(d1[2]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_20__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [1]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .O(\SRL_SIG_reg[1][23]_0 [1]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_21
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [1]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .O(d1[1]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_21__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .O(\SRL_SIG_reg[1][23]_0 [0]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_22
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .O(d1[0]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_22__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [8]),
        .O(\SRL_SIG_reg[1][23]_0 [8]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_23__0
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [8]),
        .O(d1[8]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_3__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [7]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [7]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_4__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [6]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [6]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_5__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [5]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [5]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_6__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [4]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [4]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_7__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [3]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [3]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_8__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [2]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [2]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_9__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [1]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [1]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_1
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [16]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [16]),
        .O(d1[16]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_1__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [16]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [16]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [16]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_1__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [16]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [16]),
        .O(\SRL_SIG_reg[1][23]_0 [16]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_2
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [15]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .O(d1[15]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_2__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [15]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [15]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [15]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_2__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [15]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .O(\SRL_SIG_reg[1][23]_0 [15]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_3
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [14]),
        .O(d1[14]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_3__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [14]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [14]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [14]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_3__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [14]),
        .O(\SRL_SIG_reg[1][23]_0 [14]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_4
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [13]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .O(d1[13]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_4__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [13]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [13]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [13]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_4__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [13]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .O(\SRL_SIG_reg[1][23]_0 [13]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_5
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [12]),
        .O(d1[12]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_5__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [12]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [12]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [12]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_5__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [12]),
        .O(\SRL_SIG_reg[1][23]_0 [12]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_6
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [11]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [11]),
        .O(d1[11]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_6__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [11]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [11]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [11]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_6__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [11]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [11]),
        .O(\SRL_SIG_reg[1][23]_0 [11]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_7
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [10]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [10]),
        .O(d1[10]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_7__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [10]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [10]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [10]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_7__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [10]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [10]),
        .O(\SRL_SIG_reg[1][23]_0 [10]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_8
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [9]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .O(d1[9]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_8__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [9]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [9]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [9]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_8__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [9]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .O(\SRL_SIG_reg[1][23]_0 [9]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_9
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [17]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .O(d1[17]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_9__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [17]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [17]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [17]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_9__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [17]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .O(\SRL_SIG_reg[1][23]_0 [17]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_1
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [23]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .O(d1[23]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_2_i_1__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [23]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [23]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [23]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_1__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [23]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .O(\SRL_SIG_reg[1][23]_0 [23]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_2
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [22]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [22]),
        .O(d1[22]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_2_i_2__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [22]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [22]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [22]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_2__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [22]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [22]),
        .O(\SRL_SIG_reg[1][23]_0 [22]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_3
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [21]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .O(d1[21]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_2_i_3__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [21]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [21]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [21]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_3__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [21]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .O(\SRL_SIG_reg[1][23]_0 [21]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_4
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [20]),
        .O(d1[20]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_2_i_4__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [20]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [20]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [20]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_4__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [20]),
        .O(\SRL_SIG_reg[1][23]_0 [20]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_5
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [19]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .O(d1[19]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_2_i_5__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [19]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [19]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [19]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_5__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [19]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .O(\SRL_SIG_reg[1][23]_0 [19]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_6
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [18]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [18]),
        .O(d1[18]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_2_i_6__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [18]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [18]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [18]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_6__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [18]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [18]),
        .O(\SRL_SIG_reg[1][23]_0 [18]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d2_S" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S
   (in_mat_cols_c15_channel_empty_n,
    in_mat_cols_c15_channel_full_n,
    \SRL_SIG_reg[0][31] ,
    \SRL_SIG_reg[0][31]_0 ,
    \SRL_SIG_reg[0][23] ,
    \SRL_SIG_reg[1][22] ,
    S,
    D,
    \SRL_SIG_reg[0][15] ,
    DI,
    SS,
    ap_clk,
    ap_sync_reg_channel_write_in_mat_cols_c15_channel,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    icmp_ln81_fu_107_p2_carry__0_i_7,
    icmp_ln81_fu_107_p2_carry,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    ap_loop_init_int,
    Q,
    CO,
    full_n_reg_0,
    \SRL_SIG_reg[0][31]_1 );
  output in_mat_cols_c15_channel_empty_n;
  output in_mat_cols_c15_channel_full_n;
  output [3:0]\SRL_SIG_reg[0][31] ;
  output [3:0]\SRL_SIG_reg[0][31]_0 ;
  output [3:0]\SRL_SIG_reg[0][23] ;
  output [3:0]\SRL_SIG_reg[1][22] ;
  output [3:0]S;
  output [15:0]D;
  output [3:0]\SRL_SIG_reg[0][15] ;
  output [1:0]DI;
  input [0:0]SS;
  input ap_clk;
  input ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [11:0]icmp_ln81_fu_107_p2_carry__0_i_7;
  input icmp_ln81_fu_107_p2_carry;
  input grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input ap_loop_init_int;
  input [0:0]Q;
  input [0:0]CO;
  input full_n_reg_0;
  input [31:0]\SRL_SIG_reg[0][31]_1 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][15] ;
  wire [3:0]\SRL_SIG_reg[0][23] ;
  wire [3:0]\SRL_SIG_reg[0][31] ;
  wire [3:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0][31]_1 ;
  wire [3:0]\SRL_SIG_reg[1][22] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_loop_init_int;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  wire empty_n_i_1__10_n_9;
  wire full_n_i_1__10_n_9;
  wire full_n_reg_0;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire icmp_ln81_fu_107_p2_carry;
  wire [11:0]icmp_ln81_fu_107_p2_carry__0_i_7;
  wire icmp_ln81_fu_107_p2_carry_i_11_n_9;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_cols_c15_channel_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__0_n_9 ;
  wire \mOutPtr[1]_i_1__0_n_9 ;
  wire push;

  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_15 U_scharr_accel_fifo_w32_d2_S_ShiftReg
       (.D(D),
        .DI(DI),
        .S(S),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][31]_1 (\SRL_SIG_reg[0][31]_0 ),
        .\SRL_SIG_reg[0][31]_2 (\SRL_SIG_reg[0][31]_1 ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_loop_init_int(ap_loop_init_int),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_in_mat_cols_c15_channel(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .icmp_ln81_fu_107_p2_carry(icmp_ln81_fu_107_p2_carry),
        .icmp_ln81_fu_107_p2_carry__0_i_7_0(icmp_ln81_fu_107_p2_carry__0_i_7),
        .icmp_ln81_fu_107_p2_carry__0_i_7_1(icmp_ln81_fu_107_p2_carry_i_11_n_9),
        .in_mat_cols_c15_channel_full_n(in_mat_cols_c15_channel_full_n),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    empty_n_i_1__10
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(Q),
        .I3(CO),
        .I4(in_mat_cols_c15_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__10_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_9),
        .Q(in_mat_cols_c15_channel_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__10
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(full_n_reg_0),
        .I4(in_mat_cols_c15_channel_empty_n),
        .I5(in_mat_cols_c15_channel_full_n),
        .O(full_n_i_1__10_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_9),
        .Q(in_mat_cols_c15_channel_full_n),
        .S(SS));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln81_fu_107_p2_carry_i_11
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(icmp_ln81_fu_107_p2_carry_i_11_n_9));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1__0 
       (.I0(in_mat_cols_c15_channel_empty_n),
        .I1(CO),
        .I2(Q),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(Q),
        .I3(CO),
        .I4(in_mat_cols_c15_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__0_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_9 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_9 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d2_S" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_1
   (\mOutPtr_reg[0]_0 ,
    in_mat_cols_c_empty_n,
    in_mat_cols_c_full_n,
    \SRL_SIG_reg[0][15] ,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    push,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read,
    D);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output in_mat_cols_c_empty_n;
  output in_mat_cols_c_full_n;
  output [15:0]\SRL_SIG_reg[0][15] ;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input push;
  input Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read;
  input [15:0]D;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read;
  wire ap_clk;
  wire empty_n_i_1__2_n_9;
  wire full_n_i_1__2_n_9;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire [1:1]mOutPtr;
  wire \mOutPtr[1]_i_1__3_n_9 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire push;

  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_14 U_scharr_accel_fifo_w32_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .\img_width_reg_73_reg[15] (\mOutPtr_reg[0]_0 ),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFFE0F0)) 
    empty_n_i_1__2
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr),
        .I2(in_mat_cols_c_empty_n),
        .I3(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .I4(push),
        .O(empty_n_i_1__2_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_9),
        .Q(in_mat_cols_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFF8FFFF00008888)) 
    full_n_i_1__2
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .I1(in_mat_cols_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(mOutPtr),
        .I4(push),
        .I5(in_mat_cols_c_full_n),
        .O(full_n_i_1__2_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_9),
        .Q(in_mat_cols_c_full_n),
        .S(SS));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(in_mat_cols_c_empty_n),
        .I3(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .I4(mOutPtr),
        .O(\mOutPtr[1]_i_1__3_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_9 ),
        .Q(mOutPtr),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d2_S" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_2
   (in_mat_rows_c14_channel_empty_n,
    in_mat_rows_c14_channel_full_n,
    sel,
    \SRL_SIG_reg[0][31] ,
    \SRL_SIG_reg[0][31]_0 ,
    \SRL_SIG_reg[0][23] ,
    \SRL_SIG_reg[1][22] ,
    \i_fu_76_reg[7] ,
    D,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][14] ,
    \SRL_SIG_reg[0][15] ,
    empty_n_reg_0,
    SS,
    ap_clk,
    ap_sync_reg_channel_write_in_mat_rows_c14_channel,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    CO,
    Q,
    out,
    in_mat_cols_c15_channel_empty_n,
    start_once_reg,
    start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n,
    full_n_reg_0,
    \SRL_SIG_reg[0][31]_1 );
  output in_mat_rows_c14_channel_empty_n;
  output in_mat_rows_c14_channel_full_n;
  output sel;
  output [3:0]\SRL_SIG_reg[0][31] ;
  output [3:0]\SRL_SIG_reg[0][31]_0 ;
  output [3:0]\SRL_SIG_reg[0][23] ;
  output [3:0]\SRL_SIG_reg[1][22] ;
  output [3:0]\i_fu_76_reg[7] ;
  output [15:0]D;
  output [3:0]\SRL_SIG_reg[1][7] ;
  output [3:0]\SRL_SIG_reg[1][14] ;
  output [3:0]\SRL_SIG_reg[0][15] ;
  output empty_n_reg_0;
  input [0:0]SS;
  input ap_clk;
  input ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [0:0]CO;
  input [0:0]Q;
  input [11:0]out;
  input in_mat_cols_c15_channel_empty_n;
  input start_once_reg;
  input start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n;
  input full_n_reg_0;
  input [31:0]\SRL_SIG_reg[0][31]_1 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]Q;
  wire [3:0]\SRL_SIG_reg[0][15] ;
  wire [3:0]\SRL_SIG_reg[0][23] ;
  wire [3:0]\SRL_SIG_reg[0][31] ;
  wire [3:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0][31]_1 ;
  wire [3:0]\SRL_SIG_reg[1][14] ;
  wire [3:0]\SRL_SIG_reg[1][22] ;
  wire [3:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]SS;
  wire U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_60;
  wire U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_61;
  wire U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_62;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  wire empty_n_reg_0;
  wire full_n_i_1__9_n_9;
  wire full_n_reg_0;
  wire [3:0]\i_fu_76_reg[7] ;
  wire icmp_ln79_fu_141_p2_carry_i_9_n_9;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_rows_c14_channel_empty_n;
  wire in_mat_rows_c14_channel_full_n;
  wire [1:0]mOutPtr;
  wire [11:0]out;
  wire push;
  wire sel;
  wire start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n;
  wire start_once_reg;

  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_13 U_scharr_accel_fifo_w32_d2_S_ShiftReg
       (.CO(CO),
        .D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][31]_1 (\SRL_SIG_reg[0][31]_0 ),
        .\SRL_SIG_reg[0][31]_2 (\SRL_SIG_reg[0][31]_1 ),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_in_mat_rows_c14_channel(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .empty_n_reg(empty_n_reg_0),
        .empty_n_reg_0(U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_62),
        .empty_n_reg_1(in_mat_rows_c14_channel_empty_n),
        .\i_fu_76_reg[7] (\i_fu_76_reg[7] ),
        .icmp_ln79_fu_141_p2_carry__0(icmp_ln79_fu_141_p2_carry_i_9_n_9),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_rows_c14_channel_full_n(in_mat_rows_c14_channel_full_n),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_60),
        .\mOutPtr_reg[0]_0 (U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_61),
        .out(out),
        .push(push),
        .sel(sel),
        .start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_60),
        .Q(in_mat_rows_c14_channel_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(full_n_reg_0),
        .I4(in_mat_rows_c14_channel_empty_n),
        .I5(in_mat_rows_c14_channel_full_n),
        .O(full_n_i_1__9_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_9),
        .Q(in_mat_rows_c14_channel_full_n),
        .S(SS));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln79_fu_141_p2_carry_i_9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(icmp_ln79_fu_141_p2_carry_i_9_n_9));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_62),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_61),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d2_S" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_3
   (\mOutPtr_reg[0]_0 ,
    in_mat_rows_c_empty_n,
    in_mat_rows_c_full_n,
    \SRL_SIG_reg[0][15] ,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    push,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read,
    D);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output in_mat_rows_c_empty_n;
  output in_mat_rows_c_full_n;
  output [15:0]\SRL_SIG_reg[0][15] ;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input push;
  input Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read;
  input [15:0]D;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read;
  wire ap_clk;
  wire empty_n_i_1__1_n_9;
  wire full_n_i_1__1_n_9;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire [1:1]mOutPtr;
  wire \mOutPtr[1]_i_1__2_n_9 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire push;

  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg U_scharr_accel_fifo_w32_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .\img_height_reg_68_reg[15] (\mOutPtr_reg[0]_0 ),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT5 #(
    .INIT(32'hFEFFAAAA)) 
    empty_n_i_1__1
       (.I0(push),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr),
        .I3(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .I4(in_mat_rows_c_empty_n),
        .O(empty_n_i_1__1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_9),
        .Q(in_mat_rows_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFF8FFFF00008888)) 
    full_n_i_1__1
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .I1(in_mat_rows_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(mOutPtr),
        .I4(push),
        .I5(in_mat_rows_c_full_n),
        .O(full_n_i_1__1_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_9),
        .Q(in_mat_rows_c_full_n),
        .S(SS));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(in_mat_rows_c_empty_n),
        .I3(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .I4(mOutPtr),
        .O(\mOutPtr[1]_i_1__2_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_9 ),
        .Q(mOutPtr),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d2_S_ShiftReg" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg
   (\SRL_SIG_reg[0][15]_0 ,
    mOutPtr,
    \img_height_reg_68_reg[15] ,
    push,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[0][15]_0 ;
  input [0:0]mOutPtr;
  input \img_height_reg_68_reg[15] ;
  input push;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \img_height_reg_68_reg[15] ;
  wire [0:0]mOutPtr;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(\SRL_SIG_reg[0][15]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(\SRL_SIG_reg[0][15]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(\SRL_SIG_reg[0][15]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][15]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][15]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][15]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][15]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][15]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][15]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][15]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][15]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(\SRL_SIG_reg[0][15]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(\SRL_SIG_reg[0][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d2_S_ShiftReg" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_13
   (push,
    sel,
    \SRL_SIG_reg[0][31]_0 ,
    \SRL_SIG_reg[0][31]_1 ,
    \SRL_SIG_reg[0][23]_0 ,
    \SRL_SIG_reg[1][22]_0 ,
    \i_fu_76_reg[7] ,
    D,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][14]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    empty_n_reg,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    empty_n_reg_0,
    ap_sync_reg_channel_write_in_mat_rows_c14_channel,
    in_mat_rows_c14_channel_full_n,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    CO,
    Q,
    mOutPtr,
    out,
    icmp_ln79_fu_141_p2_carry__0,
    empty_n_reg_1,
    in_mat_cols_c15_channel_empty_n,
    start_once_reg,
    start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n,
    \SRL_SIG_reg[0][31]_2 ,
    ap_clk);
  output push;
  output sel;
  output [3:0]\SRL_SIG_reg[0][31]_0 ;
  output [3:0]\SRL_SIG_reg[0][31]_1 ;
  output [3:0]\SRL_SIG_reg[0][23]_0 ;
  output [3:0]\SRL_SIG_reg[1][22]_0 ;
  output [3:0]\i_fu_76_reg[7] ;
  output [15:0]D;
  output [3:0]\SRL_SIG_reg[1][7]_0 ;
  output [3:0]\SRL_SIG_reg[1][14]_0 ;
  output [3:0]\SRL_SIG_reg[0][15]_0 ;
  output empty_n_reg;
  output \mOutPtr_reg[0] ;
  output \mOutPtr_reg[0]_0 ;
  output empty_n_reg_0;
  input ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  input in_mat_rows_c14_channel_full_n;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [0:0]CO;
  input [0:0]Q;
  input [1:0]mOutPtr;
  input [11:0]out;
  input icmp_ln79_fu_141_p2_carry__0;
  input empty_n_reg_1;
  input in_mat_cols_c15_channel_empty_n;
  input start_once_reg;
  input start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n;
  input [31:0]\SRL_SIG_reg[0][31]_2 ;
  input ap_clk;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]Q;
  wire [3:0]\SRL_SIG_reg[0][15]_0 ;
  wire [3:0]\SRL_SIG_reg[0][23]_0 ;
  wire [3:0]\SRL_SIG_reg[0][31]_0 ;
  wire [3:0]\SRL_SIG_reg[0][31]_1 ;
  wire [31:0]\SRL_SIG_reg[0][31]_2 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][14]_0 ;
  wire [3:0]\SRL_SIG_reg[1][22]_0 ;
  wire [3:0]\SRL_SIG_reg[1][7]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire [3:0]\i_fu_76_reg[7] ;
  wire icmp_ln79_fu_141_p2_carry__0;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_rows_c14_channel_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [11:0]out;
  wire push;
  wire sel;
  wire start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h44440040)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .I1(in_mat_rows_c14_channel_full_n),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(push));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    empty_n_i_1__9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(Q),
        .I3(CO),
        .I4(empty_n_reg_1),
        .I5(push),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_76[0]_i_1__0 
       (.I0(CO),
        .I1(Q),
        .O(sel));
  LUT6 #(
    .INIT(64'hFFFFFBFBFF0CFB08)) 
    icmp_ln79_fu_141_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .I4(\SRL_SIG_reg[1]_1 [15]),
        .I5(\SRL_SIG_reg[0]_0 [15]),
        .O(\SRL_SIG_reg[1][14]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFBFBFF0CFB08)) 
    icmp_ln79_fu_141_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .I4(\SRL_SIG_reg[1]_1 [13]),
        .I5(\SRL_SIG_reg[0]_0 [13]),
        .O(\SRL_SIG_reg[1][14]_0 [2]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln79_fu_141_p2_carry__0_i_3
       (.I0(out[11]),
        .I1(D[11]),
        .I2(\SRL_SIG_reg[0]_0 [10]),
        .I3(icmp_ln79_fu_141_p2_carry__0),
        .I4(\SRL_SIG_reg[1]_1 [10]),
        .I5(out[10]),
        .O(\SRL_SIG_reg[1][14]_0 [1]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln79_fu_141_p2_carry__0_i_4
       (.I0(out[9]),
        .I1(D[9]),
        .I2(\SRL_SIG_reg[0]_0 [8]),
        .I3(icmp_ln79_fu_141_p2_carry__0),
        .I4(\SRL_SIG_reg[1]_1 [8]),
        .I5(out[8]),
        .O(\SRL_SIG_reg[1][14]_0 [0]));
  LUT6 #(
    .INIT(64'h0500050505330505)) 
    icmp_ln79_fu_141_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(\SRL_SIG_reg[1]_1 [15]),
        .I2(\SRL_SIG_reg[0]_0 [14]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][15]_0 [3]));
  LUT6 #(
    .INIT(64'h0500050505330505)) 
    icmp_ln79_fu_141_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\SRL_SIG_reg[1]_1 [13]),
        .I2(\SRL_SIG_reg[0]_0 [12]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [12]),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln79_fu_141_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(icmp_ln79_fu_141_p2_carry__0),
        .I2(\SRL_SIG_reg[0]_0 [11]),
        .I3(out[11]),
        .I4(D[10]),
        .I5(out[10]),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln79_fu_141_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(icmp_ln79_fu_141_p2_carry__0),
        .I2(\SRL_SIG_reg[0]_0 [9]),
        .I3(out[9]),
        .I4(D[8]),
        .I5(out[8]),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln79_fu_141_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [23]),
        .I5(\SRL_SIG_reg[1]_1 [22]),
        .O(\SRL_SIG_reg[0][23]_0 [3]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln79_fu_141_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [21]),
        .I5(\SRL_SIG_reg[1]_1 [20]),
        .O(\SRL_SIG_reg[0][23]_0 [2]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln79_fu_141_p2_carry__1_i_3
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [19]),
        .I5(\SRL_SIG_reg[1]_1 [18]),
        .O(\SRL_SIG_reg[0][23]_0 [1]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln79_fu_141_p2_carry__1_i_4
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [17]),
        .I5(\SRL_SIG_reg[1]_1 [16]),
        .O(\SRL_SIG_reg[0][23]_0 [0]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln79_fu_141_p2_carry__1_i_5
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[1]_1 [23]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [22]),
        .I5(\SRL_SIG_reg[0]_0 [23]),
        .O(\SRL_SIG_reg[1][22]_0 [3]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln79_fu_141_p2_carry__1_i_6
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[1]_1 [21]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [20]),
        .I5(\SRL_SIG_reg[0]_0 [21]),
        .O(\SRL_SIG_reg[1][22]_0 [2]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln79_fu_141_p2_carry__1_i_7
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[1]_1 [19]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [18]),
        .I5(\SRL_SIG_reg[0]_0 [19]),
        .O(\SRL_SIG_reg[1][22]_0 [1]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln79_fu_141_p2_carry__1_i_8
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[1]_1 [17]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [16]),
        .I5(\SRL_SIG_reg[0]_0 [17]),
        .O(\SRL_SIG_reg[1][22]_0 [0]));
  LUT6 #(
    .INIT(64'h5033505050005050)) 
    icmp_ln79_fu_141_p2_carry__2_i_1
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(\SRL_SIG_reg[1]_1 [31]),
        .I2(\SRL_SIG_reg[0]_0 [30]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [30]),
        .O(\SRL_SIG_reg[0][31]_1 [3]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln79_fu_141_p2_carry__2_i_2
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [29]),
        .I5(\SRL_SIG_reg[1]_1 [28]),
        .O(\SRL_SIG_reg[0][31]_1 [2]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln79_fu_141_p2_carry__2_i_3
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [27]),
        .I5(\SRL_SIG_reg[1]_1 [26]),
        .O(\SRL_SIG_reg[0][31]_1 [1]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln79_fu_141_p2_carry__2_i_4
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [25]),
        .I5(\SRL_SIG_reg[1]_1 [24]),
        .O(\SRL_SIG_reg[0][31]_1 [0]));
  LUT6 #(
    .INIT(64'h0500050505330505)) 
    icmp_ln79_fu_141_p2_carry__2_i_5
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(\SRL_SIG_reg[1]_1 [31]),
        .I2(\SRL_SIG_reg[0]_0 [30]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [30]),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln79_fu_141_p2_carry__2_i_6
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[1]_1 [29]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [28]),
        .I5(\SRL_SIG_reg[0]_0 [29]),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln79_fu_141_p2_carry__2_i_7
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[1]_1 [27]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [26]),
        .I5(\SRL_SIG_reg[0]_0 [27]),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln79_fu_141_p2_carry__2_i_8
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[1]_1 [25]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [24]),
        .I5(\SRL_SIG_reg[0]_0 [25]),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln79_fu_141_p2_carry_i_1
       (.I0(out[7]),
        .I1(D[7]),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(icmp_ln79_fu_141_p2_carry__0),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .I5(out[6]),
        .O(\i_fu_76_reg[7] [3]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln79_fu_141_p2_carry_i_2
       (.I0(out[5]),
        .I1(D[5]),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(icmp_ln79_fu_141_p2_carry__0),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .I5(out[4]),
        .O(\i_fu_76_reg[7] [2]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln79_fu_141_p2_carry_i_3
       (.I0(out[3]),
        .I1(D[3]),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(icmp_ln79_fu_141_p2_carry__0),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .I5(out[2]),
        .O(\i_fu_76_reg[7] [1]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln79_fu_141_p2_carry_i_4
       (.I0(out[1]),
        .I1(D[1]),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(icmp_ln79_fu_141_p2_carry__0),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .I5(out[0]),
        .O(\i_fu_76_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln79_fu_141_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(icmp_ln79_fu_141_p2_carry__0),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(out[7]),
        .I4(D[6]),
        .I5(out[6]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln79_fu_141_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(icmp_ln79_fu_141_p2_carry__0),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(out[5]),
        .I4(D[4]),
        .I5(out[4]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln79_fu_141_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(icmp_ln79_fu_141_p2_carry__0),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(out[3]),
        .I4(D[2]),
        .I5(out[2]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln79_fu_141_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(icmp_ln79_fu_141_p2_carry__0),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(out[1]),
        .I4(D[0]),
        .I5(out[0]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1 
       (.I0(empty_n_reg_1),
        .I1(CO),
        .I2(Q),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(Q),
        .I3(CO),
        .I4(empty_n_reg_1),
        .I5(mOutPtr[1]),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF8F00000F8F0F8F0)) 
    start_once_reg_i_1
       (.I0(empty_n_reg_1),
        .I1(in_mat_cols_c15_channel_empty_n),
        .I2(start_once_reg),
        .I3(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
        .I4(CO),
        .I5(Q),
        .O(empty_n_reg));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d2_S_ShiftReg" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_14
   (\SRL_SIG_reg[0][15]_0 ,
    mOutPtr,
    \img_width_reg_73_reg[15] ,
    push,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[0][15]_0 ;
  input [0:0]mOutPtr;
  input \img_width_reg_73_reg[15] ;
  input push;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \img_width_reg_73_reg[15] ;
  wire [0:0]mOutPtr;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(\SRL_SIG_reg[0][15]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(\SRL_SIG_reg[0][15]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(\SRL_SIG_reg[0][15]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][15]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][15]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[15]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][15]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][15]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][15]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][15]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][15]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][15]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(\SRL_SIG_reg[0][15]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(\SRL_SIG_reg[0][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d2_S_ShiftReg" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_15
   (push,
    \SRL_SIG_reg[0][31]_0 ,
    \SRL_SIG_reg[0][31]_1 ,
    \SRL_SIG_reg[0][23]_0 ,
    \SRL_SIG_reg[1][22]_0 ,
    S,
    D,
    \SRL_SIG_reg[0][15]_0 ,
    DI,
    ap_sync_reg_channel_write_in_mat_cols_c15_channel,
    in_mat_cols_c15_channel_full_n,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    mOutPtr,
    icmp_ln81_fu_107_p2_carry__0_i_7_0,
    icmp_ln81_fu_107_p2_carry,
    icmp_ln81_fu_107_p2_carry__0_i_7_1,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    ap_loop_init_int,
    \SRL_SIG_reg[0][31]_2 ,
    ap_clk);
  output push;
  output [3:0]\SRL_SIG_reg[0][31]_0 ;
  output [3:0]\SRL_SIG_reg[0][31]_1 ;
  output [3:0]\SRL_SIG_reg[0][23]_0 ;
  output [3:0]\SRL_SIG_reg[1][22]_0 ;
  output [3:0]S;
  output [15:0]D;
  output [3:0]\SRL_SIG_reg[0][15]_0 ;
  output [1:0]DI;
  input ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  input in_mat_cols_c15_channel_full_n;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [1:0]mOutPtr;
  input [11:0]icmp_ln81_fu_107_p2_carry__0_i_7_0;
  input icmp_ln81_fu_107_p2_carry;
  input icmp_ln81_fu_107_p2_carry__0_i_7_1;
  input grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input ap_loop_init_int;
  input [31:0]\SRL_SIG_reg[0][31]_2 ;
  input ap_clk;

  wire [15:0]D;
  wire [1:0]DI;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][15]_0 ;
  wire [3:0]\SRL_SIG_reg[0][23]_0 ;
  wire [3:0]\SRL_SIG_reg[0][31]_0 ;
  wire [3:0]\SRL_SIG_reg[0][31]_1 ;
  wire [31:0]\SRL_SIG_reg[0][31]_2 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][22]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_loop_init_int;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire icmp_ln81_fu_107_p2_carry;
  wire icmp_ln81_fu_107_p2_carry__0_i_10_n_9;
  wire [11:0]icmp_ln81_fu_107_p2_carry__0_i_7_0;
  wire icmp_ln81_fu_107_p2_carry__0_i_7_1;
  wire icmp_ln81_fu_107_p2_carry__0_i_9_n_9;
  wire icmp_ln81_fu_107_p2_carry_i_12_n_9;
  wire icmp_ln81_fu_107_p2_carry_i_13_n_9;
  wire icmp_ln81_fu_107_p2_carry_i_14_n_9;
  wire icmp_ln81_fu_107_p2_carry_i_9_n_9;
  wire in_mat_cols_c15_channel_full_n;
  wire [1:0]mOutPtr;
  wire push;

  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h44440040)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .I1(in_mat_cols_c15_channel_full_n),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(push));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFBFBFF0CFB08)) 
    icmp_ln81_fu_107_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .I4(\SRL_SIG_reg[1]_1 [15]),
        .I5(\SRL_SIG_reg[0]_0 [15]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h1DE2E2E21D1D1D1D)) 
    icmp_ln81_fu_107_p2_carry__0_i_10
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I2(\SRL_SIG_reg[1]_1 [9]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[9]),
        .O(icmp_ln81_fu_107_p2_carry__0_i_10_n_9));
  LUT6 #(
    .INIT(64'hFFFFFBFBFF0CFB08)) 
    icmp_ln81_fu_107_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .I4(\SRL_SIG_reg[1]_1 [13]),
        .I5(\SRL_SIG_reg[0]_0 [13]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0500050505330505)) 
    icmp_ln81_fu_107_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(\SRL_SIG_reg[1]_1 [15]),
        .I2(\SRL_SIG_reg[0]_0 [14]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][15]_0 [3]));
  LUT6 #(
    .INIT(64'h0500050505330505)) 
    icmp_ln81_fu_107_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\SRL_SIG_reg[1]_1 [13]),
        .I2(\SRL_SIG_reg[0]_0 [12]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [12]),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT6 #(
    .INIT(64'h08A2080808A2A2A2)) 
    icmp_ln81_fu_107_p2_carry__0_i_7
       (.I0(icmp_ln81_fu_107_p2_carry__0_i_9_n_9),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_0[10]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I5(\SRL_SIG_reg[0]_0 [10]),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT6 #(
    .INIT(64'h08A2080808A2A2A2)) 
    icmp_ln81_fu_107_p2_carry__0_i_8
       (.I0(icmp_ln81_fu_107_p2_carry__0_i_10_n_9),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_0[8]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I5(\SRL_SIG_reg[0]_0 [8]),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT6 #(
    .INIT(64'h1DE2E2E21D1D1D1D)) 
    icmp_ln81_fu_107_p2_carry__0_i_9
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I2(\SRL_SIG_reg[1]_1 [11]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[11]),
        .O(icmp_ln81_fu_107_p2_carry__0_i_9_n_9));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln81_fu_107_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [23]),
        .I5(\SRL_SIG_reg[1]_1 [22]),
        .O(\SRL_SIG_reg[0][23]_0 [3]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln81_fu_107_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [21]),
        .I5(\SRL_SIG_reg[1]_1 [20]),
        .O(\SRL_SIG_reg[0][23]_0 [2]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln81_fu_107_p2_carry__1_i_3
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [19]),
        .I5(\SRL_SIG_reg[1]_1 [18]),
        .O(\SRL_SIG_reg[0][23]_0 [1]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln81_fu_107_p2_carry__1_i_4
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [17]),
        .I5(\SRL_SIG_reg[1]_1 [16]),
        .O(\SRL_SIG_reg[0][23]_0 [0]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln81_fu_107_p2_carry__1_i_5
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[1]_1 [23]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [22]),
        .I5(\SRL_SIG_reg[0]_0 [23]),
        .O(\SRL_SIG_reg[1][22]_0 [3]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln81_fu_107_p2_carry__1_i_6
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[1]_1 [21]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [20]),
        .I5(\SRL_SIG_reg[0]_0 [21]),
        .O(\SRL_SIG_reg[1][22]_0 [2]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln81_fu_107_p2_carry__1_i_7
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[1]_1 [19]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [18]),
        .I5(\SRL_SIG_reg[0]_0 [19]),
        .O(\SRL_SIG_reg[1][22]_0 [1]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln81_fu_107_p2_carry__1_i_8
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[1]_1 [17]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [16]),
        .I5(\SRL_SIG_reg[0]_0 [17]),
        .O(\SRL_SIG_reg[1][22]_0 [0]));
  LUT6 #(
    .INIT(64'h5033505050005050)) 
    icmp_ln81_fu_107_p2_carry__2_i_1
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(\SRL_SIG_reg[1]_1 [31]),
        .I2(\SRL_SIG_reg[0]_0 [30]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [30]),
        .O(\SRL_SIG_reg[0][31]_1 [3]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln81_fu_107_p2_carry__2_i_2
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [29]),
        .I5(\SRL_SIG_reg[1]_1 [28]),
        .O(\SRL_SIG_reg[0][31]_1 [2]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln81_fu_107_p2_carry__2_i_3
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [27]),
        .I5(\SRL_SIG_reg[1]_1 [26]),
        .O(\SRL_SIG_reg[0][31]_1 [1]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln81_fu_107_p2_carry__2_i_4
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [25]),
        .I5(\SRL_SIG_reg[1]_1 [24]),
        .O(\SRL_SIG_reg[0][31]_1 [0]));
  LUT6 #(
    .INIT(64'h0500050505330505)) 
    icmp_ln81_fu_107_p2_carry__2_i_5
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(\SRL_SIG_reg[1]_1 [31]),
        .I2(\SRL_SIG_reg[0]_0 [30]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [30]),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln81_fu_107_p2_carry__2_i_6
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[1]_1 [29]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [28]),
        .I5(\SRL_SIG_reg[0]_0 [29]),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln81_fu_107_p2_carry__2_i_7
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[1]_1 [27]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [26]),
        .I5(\SRL_SIG_reg[0]_0 [27]),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln81_fu_107_p2_carry__2_i_8
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[1]_1 [25]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [24]),
        .I5(\SRL_SIG_reg[0]_0 [25]),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT6 #(
    .INIT(64'h1DE2E2E21D1D1D1D)) 
    icmp_ln81_fu_107_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[5]),
        .O(icmp_ln81_fu_107_p2_carry_i_12_n_9));
  LUT6 #(
    .INIT(64'h1DE2E2E21D1D1D1D)) 
    icmp_ln81_fu_107_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[3]),
        .O(icmp_ln81_fu_107_p2_carry_i_13_n_9));
  LUT6 #(
    .INIT(64'hE21D1D1DE2E2E2E2)) 
    icmp_ln81_fu_107_p2_carry_i_14
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[1]),
        .O(icmp_ln81_fu_107_p2_carry_i_14_n_9));
  LUT6 #(
    .INIT(64'h08A2080808A2A2A2)) 
    icmp_ln81_fu_107_p2_carry_i_5
       (.I0(icmp_ln81_fu_107_p2_carry_i_9_n_9),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_0[6]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I5(\SRL_SIG_reg[0]_0 [6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h08A2080808A2A2A2)) 
    icmp_ln81_fu_107_p2_carry_i_6
       (.I0(icmp_ln81_fu_107_p2_carry_i_12_n_9),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_0[4]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I5(\SRL_SIG_reg[0]_0 [4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h08A2080808A2A2A2)) 
    icmp_ln81_fu_107_p2_carry_i_7
       (.I0(icmp_ln81_fu_107_p2_carry_i_13_n_9),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_0[2]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I5(\SRL_SIG_reg[0]_0 [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0451040404515151)) 
    icmp_ln81_fu_107_p2_carry_i_8
       (.I0(icmp_ln81_fu_107_p2_carry_i_14_n_9),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_0[0]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I5(\SRL_SIG_reg[0]_0 [0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h1DE2E2E21D1D1D1D)) 
    icmp_ln81_fu_107_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[7]),
        .O(icmp_ln81_fu_107_p2_carry_i_9_n_9));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d4_S" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S
   (p_dstgx_cols_channel_empty_n,
    p_dstgx_cols_channel_full_n,
    ap_sync_reg_channel_write_p_dstgx_cols_channel_reg,
    out,
    SS,
    ap_clk,
    ap_sync_reg_channel_write_p_dstgx_cols_channel,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    ap_sync_reg_channel_write_in_mat_cols_c15_channel,
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3,
    in_mat_cols_c15_channel_full_n,
    \mOutPtr_reg[2]_0 ,
    in,
    CO,
    Q);
  output p_dstgx_cols_channel_empty_n;
  output p_dstgx_cols_channel_full_n;
  output ap_sync_reg_channel_write_p_dstgx_cols_channel_reg;
  output [15:0]out;
  input [0:0]SS;
  input ap_clk;
  input ap_sync_reg_channel_write_p_dstgx_cols_channel;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  input ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3;
  input in_mat_cols_c15_channel_full_n;
  input \mOutPtr_reg[2]_0 ;
  input [15:0]in;
  input [0:0]CO;
  input [0:0]Q;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel_reg;
  wire empty_n_i_1__13_n_9;
  wire full_n_i_1__13_n_9;
  wire [15:0]in;
  wire in_mat_cols_c15_channel_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [15:0]out;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_cols_channel_full_n;
  wire push;

  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_ShiftReg_11 U_scharr_accel_fifo_w32_d4_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .\empty_reg_439_reg[15] (p_dstgx_cols_channel_full_n),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .push(push));
  LUT5 #(
    .INIT(32'h5F115F1F)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_6
       (.I0(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .I1(p_dstgx_cols_channel_full_n),
        .I2(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .I3(ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3),
        .I4(in_mat_cols_c15_channel_full_n),
        .O(ap_sync_reg_channel_write_p_dstgx_cols_channel_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__13
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(push),
        .I5(p_dstgx_cols_channel_empty_n),
        .O(empty_n_i_1__13_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__13_n_9),
        .Q(p_dstgx_cols_channel_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    full_n_i_1__13
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(push),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(p_dstgx_cols_channel_full_n),
        .O(full_n_i_1__13_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_9),
        .Q(p_dstgx_cols_channel_full_n),
        .S(SS));
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \mOutPtr[0]_i_1 
       (.I0(p_dstgx_cols_channel_empty_n),
        .I1(Q),
        .I2(CO),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h7E77777781888888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(CO),
        .I3(Q),
        .I4(p_dstgx_cols_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d4_S" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_7
   (p_dstgx_rows_channel_empty_n,
    p_dstgx_rows_channel_full_n,
    ap_sync_reg_channel_write_p_dstgx_rows_channel,
    ap_sync_reg_channel_write_dst_1_rows_channel_reg,
    out,
    SS,
    ap_clk,
    ap_rst_n,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_0,
    \trunc_ln119_reg_424_reg[15] ,
    in_mat_rows_c14_channel_full_n,
    ap_sync_reg_channel_write_in_mat_rows_c14_channel,
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_1,
    \mOutPtr_reg[2]_0 ,
    ap_sync_reg_channel_write_p_dstgx_rows_channel_reg,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    push,
    ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_0,
    D,
    CO,
    Q);
  output p_dstgx_rows_channel_empty_n;
  output p_dstgx_rows_channel_full_n;
  output ap_sync_reg_channel_write_p_dstgx_rows_channel;
  output ap_sync_reg_channel_write_dst_1_rows_channel_reg;
  output [15:0]out;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_0;
  input \trunc_ln119_reg_424_reg[15] ;
  input in_mat_rows_c14_channel_full_n;
  input ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  input ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_1;
  input \mOutPtr_reg[2]_0 ;
  input ap_sync_reg_channel_write_p_dstgx_rows_channel_reg;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input push;
  input ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_0;
  input [15:0]D;
  input [0:0]CO;
  input [0:0]Q;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire ap_sync_reg_channel_write_dst_1_rows_channel_reg;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_0;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_1;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4_n_9;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel_reg;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_0;
  wire empty_n_i_1__12_n_9;
  wire full_n_i_1__12_n_9;
  wire in_mat_rows_c14_channel_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [15:0]out;
  wire p_dstgx_rows_channel_empty_n;
  wire p_dstgx_rows_channel_full_n;
  wire push;
  wire push_0;
  wire \trunc_ln119_reg_424_reg[15] ;

  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_ShiftReg U_scharr_accel_fifo_w32_d4_S_ShiftReg
       (.D(D),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .mOutPtr(mOutPtr),
        .out(out),
        .push_0(push_0),
        .\trunc_ln119_reg_424_reg[15] (\trunc_ln119_reg_424_reg[15] ),
        .\trunc_ln119_reg_424_reg[15]_0 (p_dstgx_rows_channel_full_n));
  LUT5 #(
    .INIT(32'hAAAA22A2)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_1
       (.I0(ap_sync_reg_channel_write_dst_1_rows_channel_reg),
        .I1(ap_rst_n),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  LUT6 #(
    .INIT(64'h00001110FFFFFFFF)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3
       (.I0(ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4_n_9),
        .I1(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg),
        .I2(ap_sync_reg_channel_write_dst_1_rows_channel),
        .I3(push),
        .I4(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_0),
        .I5(ap_rst_n),
        .O(ap_sync_reg_channel_write_dst_1_rows_channel_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF0D0DCDFF)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4
       (.I0(p_dstgx_rows_channel_full_n),
        .I1(ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_0),
        .I2(\trunc_ln119_reg_424_reg[15] ),
        .I3(in_mat_rows_c14_channel_full_n),
        .I4(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .I5(ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_1),
        .O(ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4_n_9));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__12
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(push_0),
        .I5(p_dstgx_rows_channel_empty_n),
        .O(empty_n_i_1__12_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_9),
        .Q(p_dstgx_rows_channel_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    full_n_i_1__12
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(push_0),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(p_dstgx_rows_channel_full_n),
        .O(full_n_i_1__12_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_9),
        .Q(p_dstgx_rows_channel_full_n),
        .S(SS));
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \mOutPtr[0]_i_1 
       (.I0(p_dstgx_rows_channel_empty_n),
        .I1(Q),
        .I2(CO),
        .I3(push_0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h7E77777781888888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push_0),
        .I2(CO),
        .I3(Q),
        .I4(p_dstgx_rows_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push_0),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d4_S_ShiftReg" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_ShiftReg
   (push_0,
    out,
    \trunc_ln119_reg_424_reg[15] ,
    \trunc_ln119_reg_424_reg[15]_0 ,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    mOutPtr,
    D,
    ap_clk);
  output push_0;
  output [15:0]out;
  input \trunc_ln119_reg_424_reg[15] ;
  input \trunc_ln119_reg_424_reg[15]_0 ;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [2:0]mOutPtr;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [1:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire push_0;
  wire \trunc_ln119_reg_424_reg[15] ;
  wire \trunc_ln119_reg_424_reg[15]_0 ;

  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h44440040)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(\trunc_ln119_reg_424_reg[15] ),
        .I1(\trunc_ln119_reg_424_reg[15]_0 ),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d4_S_ShiftReg" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_ShiftReg_11
   (push,
    out,
    ap_sync_reg_channel_write_p_dstgx_cols_channel,
    \empty_reg_439_reg[15] ,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    mOutPtr,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input ap_sync_reg_channel_write_p_dstgx_cols_channel;
  input \empty_reg_439_reg[15] ;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [2:0]mOutPtr;
  input [15:0]in;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel;
  wire \empty_reg_439_reg[15] ;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h44440040)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .I1(\empty_reg_439_reg[15] ),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d5_S" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S
   (alpha_c_empty_n,
    alpha_c_full_n,
    out,
    SS,
    ap_clk,
    push,
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
    Q,
    E);
  output alpha_c_empty_n;
  output alpha_c_full_n;
  output [31:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  input [31:0]Q;
  input [0:0]E;

  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]SS;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  wire alpha_c_empty_n;
  wire alpha_c_full_n;
  wire ap_clk;
  wire empty_n_i_1__3_n_9;
  wire empty_n_i_2__0_n_9;
  wire full_n_i_1__3_n_9;
  wire full_n_i_2__1_n_9;
  wire \mOutPtr[2]_i_1__4_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire [3:0]p_1_out;
  wire push;

  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg_21 U_scharr_accel_fifo_w32_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .\alpha_read_reg_374_reg[31] (Q),
        .ap_clk(ap_clk),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    empty_n_i_1__3
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(empty_n_i_2__0_n_9),
        .I3(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I4(push),
        .I5(alpha_c_empty_n),
        .O(empty_n_i_1__3_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_9),
        .Q(alpha_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFF4F44444444)) 
    full_n_i_1__3
       (.I0(push),
        .I1(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I2(full_n_i_2__1_n_9),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[3]),
        .I5(alpha_c_full_n),
        .O(full_n_i_1__3_n_9));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    full_n_i_2__1
       (.I0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(full_n_i_2__1_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_9),
        .Q(alpha_c_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__9 
       (.I0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h9AAAAA65)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg[2]),
        .I1(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I2(push),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__4_n_9 ));
  LUT6 #(
    .INIT(64'hAAA9AAA96AAAAAA9)) 
    \mOutPtr[3]_i_2__3 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(push),
        .I5(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .O(p_1_out[3]));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__4_n_9 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d5_S" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_4
   (p_dst_cols_channel_empty_n,
    p_dst_cols_channel_full_n,
    push,
    out,
    SS,
    ap_clk,
    CO,
    Q,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    empty_n_reg_0,
    full_n,
    in);
  output p_dst_cols_channel_empty_n;
  output p_dst_cols_channel_full_n;
  output push;
  output [15:0]out;
  input [0:0]SS;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input empty_n_reg_0;
  input full_n;
  input [15:0]in;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire empty_n_i_1__6_n_9;
  wire empty_n_i_2__3_n_9;
  wire empty_n_reg_0;
  wire full_n;
  wire full_n_i_1__6_n_9;
  wire full_n_i_3__0_n_9;
  wire [15:0]in;
  wire mOutPtr17_out;
  wire \mOutPtr[2]_i_1__3_n_9 ;
  wire \mOutPtr[3]_i_1__2_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire [3:0]p_1_out;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_cols_channel_full_n;
  wire push;

  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg_12 U_scharr_accel_fifo_w32_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .in(in),
        .out(out),
        .p_dst_cols_channel_full_n(p_dst_cols_channel_full_n),
        .sel(push));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    empty_n_i_1__6
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(empty_n_i_2__3_n_9),
        .I3(empty_n_reg_0),
        .I4(push),
        .I5(p_dst_cols_channel_empty_n),
        .O(empty_n_i_1__6_n_9));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__3
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_9),
        .Q(p_dst_cols_channel_empty_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    full_n_i_1__6
       (.I0(full_n),
        .I1(full_n_i_3__0_n_9),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[3]),
        .I4(p_dst_cols_channel_full_n),
        .O(full_n_i_1__6_n_9));
  LUT6 #(
    .INIT(64'hDF00000000000000)) 
    full_n_i_3__0
       (.I0(p_dst_cols_channel_empty_n),
        .I1(CO),
        .I2(Q),
        .I3(push),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[1]),
        .O(full_n_i_3__0_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_9),
        .Q(p_dst_cols_channel_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  LUT6 #(
    .INIT(64'h20FFDF00DF0020FF)) 
    \mOutPtr[1]_i_1__8 
       (.I0(p_dst_cols_channel_empty_n),
        .I1(CO),
        .I2(Q),
        .I3(push),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[1]),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__3_n_9 ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \mOutPtr[3]_i_1__2 
       (.I0(push),
        .I1(Q),
        .I2(CO),
        .I3(p_dst_cols_channel_empty_n),
        .O(\mOutPtr[3]_i_1__2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__2 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr17_out),
        .O(p_1_out[3]));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \mOutPtr[3]_i_3__2 
       (.I0(push),
        .I1(Q),
        .I2(CO),
        .I3(p_dst_cols_channel_empty_n),
        .O(mOutPtr17_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_9 ),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_9 ),
        .D(p_1_out[1]),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_9 ),
        .D(\mOutPtr[2]_i_1__3_n_9 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_9 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d5_S" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_5
   (p_dst_rows_channel_empty_n,
    p_dst_rows_channel_full_n,
    push,
    full_n_reg_0,
    out,
    SS,
    ap_clk,
    CO,
    Q,
    ap_sync_reg_channel_write_p_dst_rows_channel,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    empty_n_reg_0,
    full_n,
    in);
  output p_dst_rows_channel_empty_n;
  output p_dst_rows_channel_full_n;
  output push;
  output full_n_reg_0;
  output [15:0]out;
  input [0:0]SS;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input ap_sync_reg_channel_write_p_dst_rows_channel;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input empty_n_reg_0;
  input full_n;
  input [15:0]in;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_p_dst_rows_channel;
  wire empty_n_i_1__5_n_9;
  wire empty_n_i_2__2_n_9;
  wire empty_n_reg_0;
  wire full_n;
  wire full_n_i_1__5_n_9;
  wire full_n_i_3_n_9;
  wire full_n_reg_0;
  wire [15:0]in;
  wire mOutPtr17_out;
  wire \mOutPtr[2]_i_1__2_n_9 ;
  wire \mOutPtr[3]_i_1__0_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire [3:0]p_1_out;
  wire p_dst_rows_channel_empty_n;
  wire p_dst_rows_channel_full_n;
  wire push;

  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg U_scharr_accel_fifo_w32_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_p_dst_rows_channel(ap_sync_reg_channel_write_p_dst_rows_channel),
        .\height_reg_165_reg[0] (p_dst_rows_channel_full_n),
        .in(in),
        .out(out),
        .sel(push));
  LUT5 #(
    .INIT(32'h000055F7)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_5
       (.I0(p_dst_rows_channel_full_n),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_p_dst_rows_channel),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    empty_n_i_1__5
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(empty_n_i_2__2_n_9),
        .I3(empty_n_reg_0),
        .I4(push),
        .I5(p_dst_rows_channel_empty_n),
        .O(empty_n_i_1__5_n_9));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__2
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__2_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_9),
        .Q(p_dst_rows_channel_empty_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    full_n_i_1__5
       (.I0(full_n),
        .I1(full_n_i_3_n_9),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[3]),
        .I4(p_dst_rows_channel_full_n),
        .O(full_n_i_1__5_n_9));
  LUT6 #(
    .INIT(64'hDF00000000000000)) 
    full_n_i_3
       (.I0(p_dst_rows_channel_empty_n),
        .I1(CO),
        .I2(Q),
        .I3(push),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[1]),
        .O(full_n_i_3_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_9),
        .Q(p_dst_rows_channel_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  LUT6 #(
    .INIT(64'h20FFDF00DF0020FF)) 
    \mOutPtr[1]_i_1__6 
       (.I0(p_dst_rows_channel_empty_n),
        .I1(CO),
        .I2(Q),
        .I3(push),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[1]),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_9 ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \mOutPtr[3]_i_1__0 
       (.I0(push),
        .I1(Q),
        .I2(CO),
        .I3(p_dst_rows_channel_empty_n),
        .O(\mOutPtr[3]_i_1__0_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr17_out),
        .O(p_1_out[3]));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \mOutPtr[3]_i_3__0 
       (.I0(push),
        .I1(Q),
        .I2(CO),
        .I3(p_dst_rows_channel_empty_n),
        .O(mOutPtr17_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_9 ),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_9 ),
        .D(p_1_out[1]),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_9 ),
        .D(\mOutPtr[2]_i_1__2_n_9 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_9 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d5_S_ShiftReg" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg
   (sel,
    out,
    ap_sync_reg_channel_write_p_dst_rows_channel,
    \height_reg_165_reg[0] ,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    Q,
    in,
    ap_clk);
  output sel;
  output [15:0]out;
  input ap_sync_reg_channel_write_p_dst_rows_channel;
  input \height_reg_165_reg[0] ;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [3:0]Q;
  input [15:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_p_dst_rows_channel;
  wire \height_reg_165_reg[0] ;
  wire [15:0]in;
  wire [15:0]out;
  wire sel;

  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h44440040)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(ap_sync_reg_channel_write_p_dst_rows_channel),
        .I1(\height_reg_165_reg[0] ),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d5_S_ShiftReg" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg_12
   (sel,
    out,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    p_dst_cols_channel_full_n,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    Q,
    in,
    ap_clk);
  output sel;
  output [15:0]out;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input p_dst_cols_channel_full_n;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [3:0]Q;
  input [15:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire [15:0]in;
  wire [15:0]out;
  wire p_dst_cols_channel_full_n;
  wire sel;

  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h44440040)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(ap_sync_reg_channel_write_p_dst_cols_channel),
        .I1(p_dst_cols_channel_full_n),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d5_S_ShiftReg" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg_21
   (out,
    Q,
    push,
    \alpha_read_reg_374_reg[31] ,
    ap_clk);
  output [31:0]out;
  input [3:0]Q;
  input push;
  input [31:0]\alpha_read_reg_374_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire [31:0]\alpha_read_reg_374_reg[31] ;
  wire ap_clk;
  wire [31:0]out;
  wire push;

  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d6_S" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S
   (dst_1_cols_channel_empty_n,
    dst_1_cols_channel_full_n,
    push,
    ap_sync_reg_channel_write_dst_1_cols_channel_reg,
    S,
    out,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    DI,
    ap_clk_3,
    ap_clk_4,
    ap_clk_5,
    ap_clk_6,
    ap_clk_7,
    ap_clk_8,
    ap_clk_9,
    ap_clk_10,
    ap_clk_11,
    D,
    SS,
    ap_clk,
    \mOutPtr_reg[3]_0 ,
    ap_sync_reg_channel_write_dst_1_cols_channel,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4,
    p_dst_cols_channel_full_n,
    empty_n_reg_0,
    full_n_reg_0,
    in,
    E);
  output dst_1_cols_channel_empty_n;
  output dst_1_cols_channel_full_n;
  output push;
  output ap_sync_reg_channel_write_dst_1_cols_channel_reg;
  output [3:0]S;
  output [30:0]out;
  output [3:0]ap_clk_0;
  output [3:0]ap_clk_1;
  output [3:0]ap_clk_2;
  output [1:0]DI;
  output [1:0]ap_clk_3;
  output [3:0]ap_clk_4;
  output [3:0]ap_clk_5;
  output [3:0]ap_clk_6;
  output [3:0]ap_clk_7;
  output [3:0]ap_clk_8;
  output [3:0]ap_clk_9;
  output [3:0]ap_clk_10;
  output [2:0]ap_clk_11;
  output [0:0]D;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[3]_0 ;
  input ap_sync_reg_channel_write_dst_1_cols_channel;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4;
  input p_dst_cols_channel_full_n;
  input empty_n_reg_0;
  input full_n_reg_0;
  input [31:0]in;
  input [0:0]E;

  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]S;
  wire [0:0]SS;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [3:0]ap_clk_1;
  wire [3:0]ap_clk_10;
  wire [2:0]ap_clk_11;
  wire [3:0]ap_clk_2;
  wire [1:0]ap_clk_3;
  wire [3:0]ap_clk_4;
  wire [3:0]ap_clk_5;
  wire [3:0]ap_clk_6;
  wire [3:0]ap_clk_7;
  wire [3:0]ap_clk_8;
  wire [3:0]ap_clk_9;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire ap_sync_reg_channel_write_dst_1_cols_channel_reg;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_cols_channel_full_n;
  wire empty_n_i_1__8_n_9;
  wire empty_n_i_2__5_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__8_n_9;
  wire full_n_reg_0;
  wire [31:0]in;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [30:0]out;
  wire [3:0]p_1_out;
  wire p_dst_cols_channel_full_n;
  wire push;

  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg_18 U_scharr_accel_fifo_w32_d6_S_ShiftReg
       (.D(D),
        .DI(DI),
        .Q(mOutPtr_reg),
        .S(S),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .ap_clk_10(ap_clk_10),
        .ap_clk_11(ap_clk_11),
        .ap_clk_2(ap_clk_2),
        .ap_clk_3(ap_clk_3),
        .ap_clk_4(ap_clk_4),
        .ap_clk_5(ap_clk_5),
        .ap_clk_6(ap_clk_6),
        .ap_clk_7(ap_clk_7),
        .ap_clk_8(ap_clk_8),
        .ap_clk_9(ap_clk_9),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_dst_1_cols_channel(ap_sync_reg_channel_write_dst_1_cols_channel),
        .empty_n_reg(dst_1_cols_channel_full_n),
        .in(in),
        .out(out),
        .sel(push));
  LUT5 #(
    .INIT(32'h5F115F1F)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_8
       (.I0(ap_sync_reg_channel_write_dst_1_cols_channel),
        .I1(dst_1_cols_channel_full_n),
        .I2(ap_sync_reg_channel_write_p_dst_cols_channel),
        .I3(ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4),
        .I4(p_dst_cols_channel_full_n),
        .O(ap_sync_reg_channel_write_dst_1_cols_channel_reg));
  LUT6 #(
    .INIT(64'hFFFFFF00FFFEFF00)) 
    empty_n_i_1__8
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(empty_n_i_2__5_n_9),
        .I3(push),
        .I4(dst_1_cols_channel_empty_n),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1__8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__5
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .O(empty_n_i_2__5_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_9),
        .Q(dst_1_cols_channel_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1__8
       (.I0(empty_n_i_2__5_n_9),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(push),
        .I4(full_n_reg_0),
        .I5(dst_1_cols_channel_full_n),
        .O(full_n_i_1__8_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_9),
        .Q(dst_1_cols_channel_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .I1(\mOutPtr_reg[3]_0 ),
        .I2(mOutPtr_reg[1]),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hB4D2)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d6_S" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_0
   (dst_1_rows_channel_empty_n,
    dst_1_rows_channel_full_n,
    push,
    S,
    out,
    D,
    ap_clk_0,
    ap_clk_1,
    DI,
    ap_clk_2,
    ap_clk_3,
    ap_clk_4,
    ap_clk_5,
    ap_clk_6,
    ap_clk_7,
    SS,
    ap_clk,
    \mOutPtr_reg[3]_0 ,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    icmp_ln104_fu_131_p2_carry__0,
    empty_n_reg_0,
    full_n_reg_0,
    icmp_ln104_fu_131_p2_carry__2_i_1,
    E);
  output dst_1_rows_channel_empty_n;
  output dst_1_rows_channel_full_n;
  output push;
  output [3:0]S;
  output [11:0]out;
  output [0:0]D;
  output [3:0]ap_clk_0;
  output [2:0]ap_clk_1;
  output [3:0]DI;
  output [3:0]ap_clk_2;
  output [1:0]ap_clk_3;
  output [3:0]ap_clk_4;
  output [3:0]ap_clk_5;
  output [3:0]ap_clk_6;
  output [3:0]ap_clk_7;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[3]_0 ;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input [11:0]icmp_ln104_fu_131_p2_carry__0;
  input empty_n_reg_0;
  input full_n_reg_0;
  input [31:0]icmp_ln104_fu_131_p2_carry__2_i_1;
  input [0:0]E;

  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [3:0]S;
  wire [0:0]SS;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [2:0]ap_clk_1;
  wire [3:0]ap_clk_2;
  wire [1:0]ap_clk_3;
  wire [3:0]ap_clk_4;
  wire [3:0]ap_clk_5;
  wire [3:0]ap_clk_6;
  wire [3:0]ap_clk_7;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire dst_1_rows_channel_empty_n;
  wire dst_1_rows_channel_full_n;
  wire empty_n_i_1__7_n_9;
  wire empty_n_i_2__4_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__7_n_9;
  wire full_n_reg_0;
  wire [11:0]icmp_ln104_fu_131_p2_carry__0;
  wire [31:0]icmp_ln104_fu_131_p2_carry__2_i_1;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [11:0]out;
  wire [3:0]p_1_out;
  wire push;

  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg_16 U_scharr_accel_fifo_w32_d6_S_ShiftReg
       (.D(D),
        .DI(DI),
        .Q(mOutPtr_reg),
        .S(S),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .ap_clk_2(ap_clk_2),
        .ap_clk_3(ap_clk_3),
        .ap_clk_4(ap_clk_4),
        .ap_clk_5(ap_clk_5),
        .ap_clk_6(ap_clk_6),
        .ap_clk_7(ap_clk_7),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .dst_1_rows_channel_full_n(dst_1_rows_channel_full_n),
        .icmp_ln104_fu_131_p2_carry__0(icmp_ln104_fu_131_p2_carry__0),
        .icmp_ln104_fu_131_p2_carry__2_i_1_0(icmp_ln104_fu_131_p2_carry__2_i_1),
        .out(out),
        .sel(push));
  LUT6 #(
    .INIT(64'hFFFFFF00FFFEFF00)) 
    empty_n_i_1__7
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(empty_n_i_2__4_n_9),
        .I3(push),
        .I4(dst_1_rows_channel_empty_n),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1__7_n_9));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__4
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .O(empty_n_i_2__4_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_9),
        .Q(dst_1_rows_channel_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1__7
       (.I0(empty_n_i_2__4_n_9),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(push),
        .I4(full_n_reg_0),
        .I5(dst_1_rows_channel_full_n),
        .O(full_n_i_1__7_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_9),
        .Q(dst_1_rows_channel_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .I1(\mOutPtr_reg[3]_0 ),
        .I2(mOutPtr_reg[1]),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hB4D2)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d6_S" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_9
   (shift_c_empty_n,
    shift_c_full_n,
    S,
    out,
    \int_shift_reg[7] ,
    \int_shift_reg[11] ,
    \int_shift_reg[15] ,
    \int_shift_reg[19] ,
    \int_shift_reg[23] ,
    \int_shift_reg[27] ,
    \int_shift_reg[31] ,
    rev_fu_108_p2,
    SS,
    ap_clk,
    push,
    convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
    alpha_c_full_n,
    \mOutPtr_reg[0]_0 ,
    ap_start,
    in);
  output shift_c_empty_n;
  output shift_c_full_n;
  output [3:0]S;
  output [30:0]out;
  output [3:0]\int_shift_reg[7] ;
  output [3:0]\int_shift_reg[11] ;
  output [3:0]\int_shift_reg[15] ;
  output [3:0]\int_shift_reg[19] ;
  output [3:0]\int_shift_reg[23] ;
  output [3:0]\int_shift_reg[27] ;
  output [3:0]\int_shift_reg[31] ;
  output rev_fu_108_p2;
  input [0:0]SS;
  input ap_clk;
  input push;
  input convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  input alpha_c_full_n;
  input \mOutPtr_reg[0]_0 ;
  input ap_start;
  input [31:0]in;

  wire [3:0]S;
  wire [0:0]SS;
  wire alpha_c_full_n;
  wire ap_clk;
  wire ap_start;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  wire empty_n_i_1__4_n_9;
  wire empty_n_i_2__1_n_9;
  wire full_n_i_1__4_n_9;
  wire [31:0]in;
  wire [3:0]\int_shift_reg[11] ;
  wire [3:0]\int_shift_reg[15] ;
  wire [3:0]\int_shift_reg[19] ;
  wire [3:0]\int_shift_reg[23] ;
  wire [3:0]\int_shift_reg[27] ;
  wire [3:0]\int_shift_reg[31] ;
  wire [3:0]\int_shift_reg[7] ;
  wire \mOutPtr[3]_i_1__4_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [30:0]out;
  wire [3:0]p_1_out;
  wire push;
  wire rev_fu_108_p2;
  wire shift_c_empty_n;
  wire shift_c_full_n;

  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg U_scharr_accel_fifo_w32_d6_S_ShiftReg
       (.Q(mOutPtr_reg),
        .S(S),
        .ap_clk(ap_clk),
        .in(in),
        .\int_shift_reg[11] (\int_shift_reg[11] ),
        .\int_shift_reg[15] (\int_shift_reg[15] ),
        .\int_shift_reg[19] (\int_shift_reg[19] ),
        .\int_shift_reg[23] (\int_shift_reg[23] ),
        .\int_shift_reg[27] (\int_shift_reg[27] ),
        .\int_shift_reg[31] (\int_shift_reg[31] ),
        .\int_shift_reg[7] (\int_shift_reg[7] ),
        .out(out),
        .push(push),
        .rev_fu_108_p2(rev_fu_108_p2));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__4
       (.I0(empty_n_i_2__1_n_9),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I4(push),
        .I5(shift_c_empty_n),
        .O(empty_n_i_1__4_n_9));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .O(empty_n_i_2__1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_9),
        .Q(shift_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFBFF00F000F0)) 
    full_n_i_1__4
       (.I0(empty_n_i_2__1_n_9),
        .I1(mOutPtr_reg[2]),
        .I2(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .I5(shift_c_full_n),
        .O(full_n_i_1__4_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_9),
        .Q(shift_c_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hBF40F40B)) 
    \mOutPtr[2]_i_1__1 
       (.I0(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \mOutPtr[3]_i_1__4 
       (.I0(shift_c_full_n),
        .I1(alpha_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_start),
        .I4(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .O(\mOutPtr[3]_i_1__4_n_9 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA9A9AAA9)) 
    \mOutPtr[3]_i_2__4 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(push),
        .I4(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I5(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_9 ),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_9 ),
        .D(p_1_out[1]),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_9 ),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_9 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d6_S_ShiftReg" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg
   (S,
    out,
    \int_shift_reg[7] ,
    \int_shift_reg[11] ,
    \int_shift_reg[15] ,
    \int_shift_reg[19] ,
    \int_shift_reg[23] ,
    \int_shift_reg[27] ,
    \int_shift_reg[31] ,
    rev_fu_108_p2,
    Q,
    push,
    in,
    ap_clk);
  output [3:0]S;
  output [30:0]out;
  output [3:0]\int_shift_reg[7] ;
  output [3:0]\int_shift_reg[11] ;
  output [3:0]\int_shift_reg[15] ;
  output [3:0]\int_shift_reg[19] ;
  output [3:0]\int_shift_reg[23] ;
  output [3:0]\int_shift_reg[27] ;
  output [3:0]\int_shift_reg[31] ;
  output rev_fu_108_p2;
  input [3:0]Q;
  input push;
  input [31:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [3:0]S;
  wire [2:0]addr;
  wire ap_clk;
  wire [31:0]in;
  wire [3:0]\int_shift_reg[11] ;
  wire [3:0]\int_shift_reg[15] ;
  wire [3:0]\int_shift_reg[19] ;
  wire [3:0]\int_shift_reg[23] ;
  wire [3:0]\int_shift_reg[27] ;
  wire [3:0]\int_shift_reg[31] ;
  wire [3:0]\int_shift_reg[7] ;
  wire [30:0]out;
  wire push;
  wire rev_fu_108_p2;

  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[0]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_170[0]_i_1 
       (.I0(out[30]),
        .O(rev_fu_108_p2));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__0_i_1
       (.I0(out[6]),
        .O(\int_shift_reg[7] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__0_i_2
       (.I0(out[5]),
        .O(\int_shift_reg[7] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__0_i_3
       (.I0(out[4]),
        .O(\int_shift_reg[7] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__0_i_4
       (.I0(out[3]),
        .O(\int_shift_reg[7] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__1_i_1
       (.I0(out[10]),
        .O(\int_shift_reg[11] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__1_i_2
       (.I0(out[9]),
        .O(\int_shift_reg[11] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__1_i_3
       (.I0(out[8]),
        .O(\int_shift_reg[11] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__1_i_4
       (.I0(out[7]),
        .O(\int_shift_reg[11] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__2_i_1
       (.I0(out[14]),
        .O(\int_shift_reg[15] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__2_i_2
       (.I0(out[13]),
        .O(\int_shift_reg[15] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__2_i_3
       (.I0(out[12]),
        .O(\int_shift_reg[15] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__2_i_4
       (.I0(out[11]),
        .O(\int_shift_reg[15] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__3_i_1
       (.I0(out[18]),
        .O(\int_shift_reg[19] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__3_i_2
       (.I0(out[17]),
        .O(\int_shift_reg[19] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__3_i_3
       (.I0(out[16]),
        .O(\int_shift_reg[19] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__3_i_4
       (.I0(out[15]),
        .O(\int_shift_reg[19] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__4_i_1
       (.I0(out[22]),
        .O(\int_shift_reg[23] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__4_i_2
       (.I0(out[21]),
        .O(\int_shift_reg[23] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__4_i_3
       (.I0(out[20]),
        .O(\int_shift_reg[23] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__4_i_4
       (.I0(out[19]),
        .O(\int_shift_reg[23] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__5_i_1
       (.I0(out[26]),
        .O(\int_shift_reg[27] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__5_i_2
       (.I0(out[25]),
        .O(\int_shift_reg[27] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__5_i_3
       (.I0(out[24]),
        .O(\int_shift_reg[27] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__5_i_4
       (.I0(out[23]),
        .O(\int_shift_reg[27] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__6_i_1
       (.I0(out[30]),
        .O(\int_shift_reg[31] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__6_i_2
       (.I0(out[29]),
        .O(\int_shift_reg[31] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__6_i_3
       (.I0(out[28]),
        .O(\int_shift_reg[31] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__6_i_4
       (.I0(out[27]),
        .O(\int_shift_reg[31] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry_i_1
       (.I0(out[2]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry_i_2
       (.I0(out[1]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry_i_3
       (.I0(out[0]),
        .O(S[1]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d6_S_ShiftReg" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg_16
   (sel,
    S,
    out,
    D,
    ap_clk_0,
    ap_clk_1,
    DI,
    ap_clk_2,
    ap_clk_3,
    ap_clk_4,
    ap_clk_5,
    ap_clk_6,
    ap_clk_7,
    dst_1_rows_channel_full_n,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    icmp_ln104_fu_131_p2_carry__0,
    Q,
    icmp_ln104_fu_131_p2_carry__2_i_1_0,
    ap_clk);
  output sel;
  output [3:0]S;
  output [11:0]out;
  output [0:0]D;
  output [3:0]ap_clk_0;
  output [2:0]ap_clk_1;
  output [3:0]DI;
  output [3:0]ap_clk_2;
  output [1:0]ap_clk_3;
  output [3:0]ap_clk_4;
  output [3:0]ap_clk_5;
  output [3:0]ap_clk_6;
  output [3:0]ap_clk_7;
  input dst_1_rows_channel_full_n;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input [11:0]icmp_ln104_fu_131_p2_carry__0;
  input [3:0]Q;
  input [31:0]icmp_ln104_fu_131_p2_carry__2_i_1_0;
  input ap_clk;

  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]Q;
  wire [3:0]S;
  wire [2:0]addr;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [2:0]ap_clk_1;
  wire [3:0]ap_clk_2;
  wire [1:0]ap_clk_3;
  wire [3:0]ap_clk_4;
  wire [3:0]ap_clk_5;
  wire [3:0]ap_clk_6;
  wire [3:0]ap_clk_7;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire [31:12]dst_1_rows_channel_dout;
  wire dst_1_rows_channel_full_n;
  wire [11:0]icmp_ln104_fu_131_p2_carry__0;
  wire [31:0]icmp_ln104_fu_131_p2_carry__2_i_1_0;
  wire [11:0]out;
  wire sel;

  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h0000AA08)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(dst_1_rows_channel_full_n),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_dst_1_rows_channel),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[12]),
        .Q(dst_1_rows_channel_dout[12]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[13]),
        .Q(dst_1_rows_channel_dout[13]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[14]),
        .Q(dst_1_rows_channel_dout[14]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[15]),
        .Q(dst_1_rows_channel_dout[15]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[16]),
        .Q(dst_1_rows_channel_dout[16]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[17]),
        .Q(dst_1_rows_channel_dout[17]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[18]),
        .Q(dst_1_rows_channel_dout[18]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[19]),
        .Q(dst_1_rows_channel_dout[19]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[20]),
        .Q(dst_1_rows_channel_dout[20]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[21]),
        .Q(dst_1_rows_channel_dout[21]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[22]),
        .Q(dst_1_rows_channel_dout[22]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[23]),
        .Q(dst_1_rows_channel_dout[23]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[24]),
        .Q(dst_1_rows_channel_dout[24]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[25]),
        .Q(dst_1_rows_channel_dout[25]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[26]),
        .Q(dst_1_rows_channel_dout[26]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[27]),
        .Q(dst_1_rows_channel_dout[27]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[28]),
        .Q(dst_1_rows_channel_dout[28]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[29]),
        .Q(dst_1_rows_channel_dout[29]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[30]),
        .Q(dst_1_rows_channel_dout[30]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[31]),
        .Q(dst_1_rows_channel_dout[31]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__0_i_1
       (.I0(dst_1_rows_channel_dout[15]),
        .I1(dst_1_rows_channel_dout[14]),
        .O(ap_clk_2[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__0_i_2
       (.I0(dst_1_rows_channel_dout[13]),
        .I1(dst_1_rows_channel_dout[12]),
        .O(ap_clk_2[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln104_fu_131_p2_carry__0_i_3
       (.I0(out[11]),
        .I1(icmp_ln104_fu_131_p2_carry__0[11]),
        .I2(out[10]),
        .I3(icmp_ln104_fu_131_p2_carry__0[10]),
        .O(ap_clk_2[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln104_fu_131_p2_carry__0_i_4
       (.I0(out[9]),
        .I1(icmp_ln104_fu_131_p2_carry__0[9]),
        .I2(out[8]),
        .I3(icmp_ln104_fu_131_p2_carry__0[8]),
        .O(ap_clk_2[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__0_i_5
       (.I0(dst_1_rows_channel_dout[14]),
        .I1(dst_1_rows_channel_dout[15]),
        .O(ap_clk_3[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__0_i_6
       (.I0(dst_1_rows_channel_dout[12]),
        .I1(dst_1_rows_channel_dout[13]),
        .O(ap_clk_3[0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__1_i_1
       (.I0(dst_1_rows_channel_dout[23]),
        .I1(dst_1_rows_channel_dout[22]),
        .O(ap_clk_4[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__1_i_2
       (.I0(dst_1_rows_channel_dout[21]),
        .I1(dst_1_rows_channel_dout[20]),
        .O(ap_clk_4[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__1_i_3
       (.I0(dst_1_rows_channel_dout[19]),
        .I1(dst_1_rows_channel_dout[18]),
        .O(ap_clk_4[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__1_i_4
       (.I0(dst_1_rows_channel_dout[17]),
        .I1(dst_1_rows_channel_dout[16]),
        .O(ap_clk_4[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__1_i_5
       (.I0(dst_1_rows_channel_dout[22]),
        .I1(dst_1_rows_channel_dout[23]),
        .O(ap_clk_5[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__1_i_6
       (.I0(dst_1_rows_channel_dout[20]),
        .I1(dst_1_rows_channel_dout[21]),
        .O(ap_clk_5[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__1_i_7
       (.I0(dst_1_rows_channel_dout[18]),
        .I1(dst_1_rows_channel_dout[19]),
        .O(ap_clk_5[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__1_i_8
       (.I0(dst_1_rows_channel_dout[16]),
        .I1(dst_1_rows_channel_dout[17]),
        .O(ap_clk_5[0]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln104_fu_131_p2_carry__2_i_1
       (.I0(dst_1_rows_channel_dout[30]),
        .I1(dst_1_rows_channel_dout[31]),
        .O(ap_clk_6[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__2_i_2
       (.I0(dst_1_rows_channel_dout[29]),
        .I1(dst_1_rows_channel_dout[28]),
        .O(ap_clk_6[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__2_i_3
       (.I0(dst_1_rows_channel_dout[27]),
        .I1(dst_1_rows_channel_dout[26]),
        .O(ap_clk_6[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__2_i_4
       (.I0(dst_1_rows_channel_dout[25]),
        .I1(dst_1_rows_channel_dout[24]),
        .O(ap_clk_6[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__2_i_5
       (.I0(dst_1_rows_channel_dout[30]),
        .I1(dst_1_rows_channel_dout[31]),
        .O(ap_clk_7[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__2_i_6
       (.I0(dst_1_rows_channel_dout[28]),
        .I1(dst_1_rows_channel_dout[29]),
        .O(ap_clk_7[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__2_i_7
       (.I0(dst_1_rows_channel_dout[26]),
        .I1(dst_1_rows_channel_dout[27]),
        .O(ap_clk_7[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__2_i_8
       (.I0(dst_1_rows_channel_dout[24]),
        .I1(dst_1_rows_channel_dout[25]),
        .O(ap_clk_7[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln104_fu_131_p2_carry_i_1
       (.I0(out[7]),
        .I1(icmp_ln104_fu_131_p2_carry__0[7]),
        .I2(out[6]),
        .I3(icmp_ln104_fu_131_p2_carry__0[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln104_fu_131_p2_carry_i_2
       (.I0(out[5]),
        .I1(icmp_ln104_fu_131_p2_carry__0[5]),
        .I2(out[4]),
        .I3(icmp_ln104_fu_131_p2_carry__0[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln104_fu_131_p2_carry_i_3
       (.I0(out[3]),
        .I1(icmp_ln104_fu_131_p2_carry__0[3]),
        .I2(out[2]),
        .I3(icmp_ln104_fu_131_p2_carry__0[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln104_fu_131_p2_carry_i_4
       (.I0(out[1]),
        .I1(icmp_ln104_fu_131_p2_carry__0[1]),
        .I2(out[0]),
        .I3(icmp_ln104_fu_131_p2_carry__0[0]),
        .O(DI[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry__0_i_1
       (.I0(out[8]),
        .O(ap_clk_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry__0_i_2
       (.I0(out[7]),
        .O(ap_clk_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry__0_i_3
       (.I0(out[6]),
        .O(ap_clk_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry__0_i_4
       (.I0(out[5]),
        .O(ap_clk_0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry__1_i_1
       (.I0(out[11]),
        .O(ap_clk_1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry__1_i_2
       (.I0(out[10]),
        .O(ap_clk_1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry__1_i_3
       (.I0(out[9]),
        .O(ap_clk_1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry_i_1
       (.I0(out[4]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry_i_2
       (.I0(out[3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry_i_3
       (.I0(out[2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry_i_4
       (.I0(out[1]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[0]_i_1 
       (.I0(out[0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d6_S_ShiftReg" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg_18
   (sel,
    S,
    out,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    DI,
    ap_clk_3,
    ap_clk_4,
    ap_clk_5,
    ap_clk_6,
    ap_clk_7,
    ap_clk_8,
    ap_clk_9,
    ap_clk_10,
    ap_clk_11,
    D,
    ap_sync_reg_channel_write_dst_1_cols_channel,
    empty_n_reg,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    Q,
    in,
    ap_clk);
  output sel;
  output [3:0]S;
  output [30:0]out;
  output [3:0]ap_clk_0;
  output [3:0]ap_clk_1;
  output [3:0]ap_clk_2;
  output [1:0]DI;
  output [1:0]ap_clk_3;
  output [3:0]ap_clk_4;
  output [3:0]ap_clk_5;
  output [3:0]ap_clk_6;
  output [3:0]ap_clk_7;
  output [3:0]ap_clk_8;
  output [3:0]ap_clk_9;
  output [3:0]ap_clk_10;
  output [2:0]ap_clk_11;
  output [0:0]D;
  input ap_sync_reg_channel_write_dst_1_cols_channel;
  input empty_n_reg;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [3:0]Q;
  input [31:0]in;
  input ap_clk;

  wire [0:0]D;
  wire [1:0]DI;
  wire [3:0]Q;
  wire [3:0]S;
  wire [2:0]addr;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [3:0]ap_clk_1;
  wire [3:0]ap_clk_10;
  wire [2:0]ap_clk_11;
  wire [3:0]ap_clk_2;
  wire [1:0]ap_clk_3;
  wire [3:0]ap_clk_4;
  wire [3:0]ap_clk_5;
  wire [3:0]ap_clk_6;
  wire [3:0]ap_clk_7;
  wire [3:0]ap_clk_8;
  wire [3:0]ap_clk_9;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire [31:31]dst_1_cols_channel_dout;
  wire empty_n_reg;
  wire [31:0]in;
  wire [30:0]out;
  wire sel;

  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h44440040)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__0 
       (.I0(ap_sync_reg_channel_write_dst_1_cols_channel),
        .I1(empty_n_reg),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(dst_1_cols_channel_dout));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__0_i_1
       (.I0(out[15]),
        .I1(out[14]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__0_i_2
       (.I0(out[13]),
        .I1(out[12]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__0_i_5
       (.I0(out[14]),
        .I1(out[15]),
        .O(ap_clk_3[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__0_i_6
       (.I0(out[12]),
        .I1(out[13]),
        .O(ap_clk_3[0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__1_i_1
       (.I0(out[23]),
        .I1(out[22]),
        .O(ap_clk_5[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__1_i_2
       (.I0(out[21]),
        .I1(out[20]),
        .O(ap_clk_5[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__1_i_3
       (.I0(out[19]),
        .I1(out[18]),
        .O(ap_clk_5[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__1_i_4
       (.I0(out[17]),
        .I1(out[16]),
        .O(ap_clk_5[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__1_i_5
       (.I0(out[22]),
        .I1(out[23]),
        .O(ap_clk_6[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__1_i_6
       (.I0(out[20]),
        .I1(out[21]),
        .O(ap_clk_6[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__1_i_7
       (.I0(out[18]),
        .I1(out[19]),
        .O(ap_clk_6[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__1_i_8
       (.I0(out[16]),
        .I1(out[17]),
        .O(ap_clk_6[0]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln106_fu_149_p2_carry__2_i_1
       (.I0(out[30]),
        .I1(dst_1_cols_channel_dout),
        .O(ap_clk_9[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__2_i_2
       (.I0(out[29]),
        .I1(out[28]),
        .O(ap_clk_9[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__2_i_3
       (.I0(out[27]),
        .I1(out[26]),
        .O(ap_clk_9[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__2_i_4
       (.I0(out[25]),
        .I1(out[24]),
        .O(ap_clk_9[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__2_i_5
       (.I0(out[30]),
        .I1(dst_1_cols_channel_dout),
        .O(ap_clk_10[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__2_i_6
       (.I0(out[28]),
        .I1(out[29]),
        .O(ap_clk_10[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__2_i_7
       (.I0(out[26]),
        .I1(out[27]),
        .O(ap_clk_10[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__2_i_8
       (.I0(out[24]),
        .I1(out[25]),
        .O(ap_clk_10[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__0_i_1
       (.I0(out[8]),
        .O(ap_clk_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__0_i_2
       (.I0(out[7]),
        .O(ap_clk_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__0_i_3
       (.I0(out[6]),
        .O(ap_clk_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__0_i_4
       (.I0(out[5]),
        .O(ap_clk_0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__1_i_1
       (.I0(out[12]),
        .O(ap_clk_1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__1_i_2
       (.I0(out[11]),
        .O(ap_clk_1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__1_i_3
       (.I0(out[10]),
        .O(ap_clk_1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__1_i_4
       (.I0(out[9]),
        .O(ap_clk_1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__2_i_1
       (.I0(out[16]),
        .O(ap_clk_2[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__2_i_2
       (.I0(out[15]),
        .O(ap_clk_2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__2_i_3
       (.I0(out[14]),
        .O(ap_clk_2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__2_i_4
       (.I0(out[13]),
        .O(ap_clk_2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__3_i_1
       (.I0(out[20]),
        .O(ap_clk_4[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__3_i_2
       (.I0(out[19]),
        .O(ap_clk_4[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__3_i_3
       (.I0(out[18]),
        .O(ap_clk_4[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__3_i_4
       (.I0(out[17]),
        .O(ap_clk_4[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__4_i_1
       (.I0(out[24]),
        .O(ap_clk_7[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__4_i_2
       (.I0(out[23]),
        .O(ap_clk_7[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__4_i_3
       (.I0(out[22]),
        .O(ap_clk_7[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__4_i_4
       (.I0(out[21]),
        .O(ap_clk_7[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__5_i_1
       (.I0(out[28]),
        .O(ap_clk_8[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__5_i_2
       (.I0(out[27]),
        .O(ap_clk_8[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__5_i_3
       (.I0(out[26]),
        .O(ap_clk_8[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__5_i_4
       (.I0(out[25]),
        .O(ap_clk_8[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__6_i_1
       (.I0(dst_1_cols_channel_dout),
        .O(ap_clk_11[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__6_i_2
       (.I0(out[30]),
        .O(ap_clk_11[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__6_i_3
       (.I0(out[29]),
        .O(ap_clk_11[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry_i_1
       (.I0(out[4]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry_i_2
       (.I0(out[3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry_i_3
       (.I0(out[2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry_i_4
       (.I0(out[1]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[0]_i_1 
       (.I0(out[0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w8_d2_S" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S
   (dst_1_data_empty_n,
    dst_1_data_full_n,
    D,
    SS,
    ap_clk,
    B_V_data_1_sel_wr01_out,
    push,
    ap_enable_reg_pp0_iter3,
    ap_block_pp0_stage0_subdone,
    Q,
    ap_enable_reg_pp0_iter1,
    img_out_TREADY_int_regslice,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0][7] ,
    icmp_ln104_reg_211,
    ap_enable_reg_pp0_iter1_0,
    p_dst_data_empty_n);
  output dst_1_data_empty_n;
  output dst_1_data_full_n;
  output [7:0]D;
  input [0:0]SS;
  input ap_clk;
  input B_V_data_1_sel_wr01_out;
  input push;
  input ap_enable_reg_pp0_iter3;
  input ap_block_pp0_stage0_subdone;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input img_out_TREADY_int_regslice;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input icmp_ln104_reg_211;
  input ap_enable_reg_pp0_iter1_0;
  input p_dst_data_empty_n;

  wire B_V_data_1_sel_wr01_out;
  wire [7:0]D;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter3;
  wire dst_1_data_empty_n;
  wire dst_1_data_full_n;
  wire empty_n_i_1__14_n_9;
  wire full_n_i_1__14_n_9;
  wire icmp_ln104_reg_211;
  wire img_out_TREADY_int_regslice;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire p_dst_data_empty_n;
  wire push;

  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg_17 U_scharr_accel_fifo_w8_d2_S_ShiftReg
       (.\B_V_data_1_payload_B_reg[0] (\mOutPtr_reg_n_9_[1] ),
        .\B_V_data_1_payload_B_reg[0]_0 (\mOutPtr_reg_n_9_[0] ),
        .D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .dst_1_data_full_n(dst_1_data_full_n),
        .icmp_ln104_reg_211(icmp_ln104_reg_211),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .push(push));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    empty_n_i_1__14
       (.I0(\mOutPtr_reg_n_9_[1] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(B_V_data_1_sel_wr01_out),
        .I3(push),
        .I4(dst_1_data_empty_n),
        .O(empty_n_i_1__14_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__14_n_9),
        .Q(dst_1_data_empty_n),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    full_n_i_1__14
       (.I0(\mOutPtr_reg_n_9_[1] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(push),
        .I3(B_V_data_1_sel_wr01_out),
        .I4(dst_1_data_full_n),
        .O(full_n_i_1__14_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_9),
        .Q(dst_1_data_full_n),
        .S(SS));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    \mOutPtr[0]_i_1 
       (.I0(push),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(img_out_TREADY_int_regslice),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(dst_1_data_empty_n),
        .I5(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hDBBBBBBB24444444)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(B_V_data_1_sel_wr01_out),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q),
        .I5(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w8_d2_S" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_6
   (p_dstgx_data_empty_n,
    p_dstgx_data_full_n,
    \SRL_SIG_reg[0][7] ,
    SS,
    ap_clk,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
    full_n_reg_0,
    E,
    D);
  output p_dstgx_data_empty_n;
  output p_dstgx_data_full_n;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input [0:0]SS;
  input ap_clk;
  input Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  input full_n_reg_0;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  wire ap_clk;
  wire empty_n_i_1__15_n_9;
  wire full_n_i_1__15_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__11_n_9 ;
  wire \mOutPtr[1]_i_1__11_n_9 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire p_dstgx_data_empty_n;
  wire p_dstgx_data_full_n;

  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg_10 U_scharr_accel_fifo_w8_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .p_reg_reg(\mOutPtr_reg_n_9_[1] ),
        .p_reg_reg_0(\mOutPtr_reg_n_9_[0] ));
  LUT6 #(
    .INIT(64'hFFF8FFFF00008888)) 
    empty_n_i_1__15
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgx_data_full_n),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .I4(full_n_reg_0),
        .I5(p_dstgx_data_empty_n),
        .O(empty_n_i_1__15_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__15_n_9),
        .Q(p_dstgx_data_empty_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFFFFCCC4)) 
    full_n_i_1__15
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgx_data_full_n),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .I4(full_n_reg_0),
        .O(full_n_i_1__15_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_9),
        .Q(p_dstgx_data_full_n),
        .S(SS));
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__11 
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgx_data_full_n),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hF87F0780)) 
    \mOutPtr[1]_i_1__11 
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgx_data_full_n),
        .I2(\mOutPtr_reg_n_9_[0] ),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w8_d2_S" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_8
   (p_dstgy_data_empty_n,
    p_dstgy_data_full_n,
    full_n_reg_0,
    B,
    SS,
    ap_clk,
    p_dstgx_data_full_n,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
    full_n_reg_1,
    E,
    D);
  output p_dstgy_data_empty_n;
  output p_dstgy_data_full_n;
  output full_n_reg_0;
  output [7:0]B;
  input [0:0]SS;
  input ap_clk;
  input p_dstgx_data_full_n;
  input Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  input full_n_reg_1;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]B;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  wire ap_clk;
  wire empty_n_i_1__16_n_9;
  wire full_n_i_1__16_n_9;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[0]_i_1__12_n_9 ;
  wire \mOutPtr[1]_i_1__12_n_9 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_empty_n;
  wire p_dstgy_data_full_n;

  scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg U_scharr_accel_fifo_w8_d2_S_ShiftReg
       (.B(B),
        .D(D),
        .E(E),
        .\ap_CS_fsm_reg[8] (p_dstgy_data_full_n),
        .ap_clk(ap_clk),
        .full_n_reg(full_n_reg_0),
        .mul_ln78_reg_194_reg(\mOutPtr_reg_n_9_[1] ),
        .mul_ln78_reg_194_reg_0(\mOutPtr_reg_n_9_[0] ),
        .p_dstgx_data_full_n(p_dstgx_data_full_n));
  LUT6 #(
    .INIT(64'hFFF8FFFF00008888)) 
    empty_n_i_1__16
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgy_data_full_n),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .I4(full_n_reg_1),
        .I5(p_dstgy_data_empty_n),
        .O(empty_n_i_1__16_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__16_n_9),
        .Q(p_dstgy_data_empty_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hFFFFCCC4)) 
    full_n_i_1__16
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgy_data_full_n),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .I4(full_n_reg_1),
        .O(full_n_i_1__16_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_9),
        .Q(p_dstgy_data_full_n),
        .S(SS));
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__12 
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgy_data_full_n),
        .I2(full_n_reg_1),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hF87F0780)) 
    \mOutPtr[1]_i_1__12 
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgy_data_full_n),
        .I2(\mOutPtr_reg_n_9_[0] ),
        .I3(full_n_reg_1),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__12_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w8_d2_S_ShiftReg" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg
   (full_n_reg,
    B,
    \ap_CS_fsm_reg[8] ,
    p_dstgx_data_full_n,
    mul_ln78_reg_194_reg,
    mul_ln78_reg_194_reg_0,
    E,
    D,
    ap_clk);
  output full_n_reg;
  output [7:0]B;
  input \ap_CS_fsm_reg[8] ;
  input p_dstgx_data_full_n;
  input mul_ln78_reg_194_reg;
  input mul_ln78_reg_194_reg_0;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]B;
  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg_n_9_[0][0] ;
  wire \SRL_SIG_reg_n_9_[0][1] ;
  wire \SRL_SIG_reg_n_9_[0][2] ;
  wire \SRL_SIG_reg_n_9_[0][3] ;
  wire \SRL_SIG_reg_n_9_[0][4] ;
  wire \SRL_SIG_reg_n_9_[0][5] ;
  wire \SRL_SIG_reg_n_9_[0][6] ;
  wire \SRL_SIG_reg_n_9_[0][7] ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire \SRL_SIG_reg_n_9_[1][1] ;
  wire \SRL_SIG_reg_n_9_[1][2] ;
  wire \SRL_SIG_reg_n_9_[1][3] ;
  wire \SRL_SIG_reg_n_9_[1][4] ;
  wire \SRL_SIG_reg_n_9_[1][5] ;
  wire \SRL_SIG_reg_n_9_[1][6] ;
  wire \SRL_SIG_reg_n_9_[1][7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire full_n_reg;
  wire mul_ln78_reg_194_reg;
  wire mul_ln78_reg_194_reg_0;
  wire p_dstgx_data_full_n;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_9_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_9_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_9_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_9_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_9_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_9_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_9_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_9_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][0] ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][1] ),
        .Q(\SRL_SIG_reg_n_9_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][2] ),
        .Q(\SRL_SIG_reg_n_9_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][3] ),
        .Q(\SRL_SIG_reg_n_9_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][4] ),
        .Q(\SRL_SIG_reg_n_9_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][5] ),
        .Q(\SRL_SIG_reg_n_9_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][6] ),
        .Q(\SRL_SIG_reg_n_9_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][7] ),
        .Q(\SRL_SIG_reg_n_9_[1][7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(p_dstgx_data_full_n),
        .O(full_n_reg));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln78_reg_194_reg_i_2
       (.I0(\SRL_SIG_reg_n_9_[0][7] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[1][7] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln78_reg_194_reg_i_3
       (.I0(\SRL_SIG_reg_n_9_[0][6] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[1][6] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln78_reg_194_reg_i_4
       (.I0(\SRL_SIG_reg_n_9_[0][5] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[1][5] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln78_reg_194_reg_i_5
       (.I0(\SRL_SIG_reg_n_9_[0][4] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[1][4] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln78_reg_194_reg_i_6
       (.I0(\SRL_SIG_reg_n_9_[0][3] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[1][3] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln78_reg_194_reg_i_7
       (.I0(\SRL_SIG_reg_n_9_[0][2] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[1][2] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln78_reg_194_reg_i_8
       (.I0(\SRL_SIG_reg_n_9_[0][1] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[1][1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln78_reg_194_reg_i_9
       (.I0(\SRL_SIG_reg_n_9_[0][0] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w8_d2_S_ShiftReg" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg_10
   (\SRL_SIG_reg[0][7]_0 ,
    p_reg_reg,
    p_reg_reg_0,
    E,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input p_reg_reg;
  input p_reg_reg_0;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1] ;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0] [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [0]),
        .Q(\SRL_SIG_reg[1] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [1]),
        .Q(\SRL_SIG_reg[1] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [2]),
        .Q(\SRL_SIG_reg[1] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [3]),
        .Q(\SRL_SIG_reg[1] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [4]),
        .Q(\SRL_SIG_reg[1] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [5]),
        .Q(\SRL_SIG_reg[1] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [6]),
        .Q(\SRL_SIG_reg[1] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [7]),
        .Q(\SRL_SIG_reg[1] [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_1
       (.I0(\SRL_SIG_reg[0] [7]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1] [7]),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2
       (.I0(\SRL_SIG_reg[0] [6]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1] [6]),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3
       (.I0(\SRL_SIG_reg[0] [5]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1] [5]),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4
       (.I0(\SRL_SIG_reg[0] [4]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1] [4]),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5
       (.I0(\SRL_SIG_reg[0] [3]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1] [3]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6
       (.I0(\SRL_SIG_reg[0] [2]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1] [2]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7
       (.I0(\SRL_SIG_reg[0] [1]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1] [1]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8
       (.I0(\SRL_SIG_reg[0] [0]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1] [0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w8_d2_S_ShiftReg" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg_17
   (D,
    \B_V_data_1_payload_B_reg[0] ,
    \B_V_data_1_payload_B_reg[0]_0 ,
    push,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    icmp_ln104_reg_211,
    ap_enable_reg_pp0_iter3,
    dst_1_data_full_n,
    ap_enable_reg_pp0_iter1_0,
    p_dst_data_empty_n,
    Q);
  output [7:0]D;
  input \B_V_data_1_payload_B_reg[0] ;
  input \B_V_data_1_payload_B_reg[0]_0 ;
  input push;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input icmp_ln104_reg_211;
  input ap_enable_reg_pp0_iter3;
  input dst_1_data_full_n;
  input ap_enable_reg_pp0_iter1_0;
  input p_dst_data_empty_n;
  input [0:0]Q;

  wire \B_V_data_1_payload_B_reg[0] ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire [7:0]D;
  wire [0:0]Q;
  wire \SRL_SIG[0][7]_i_1_n_9 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg_n_9_[0][0] ;
  wire \SRL_SIG_reg_n_9_[0][1] ;
  wire \SRL_SIG_reg_n_9_[0][2] ;
  wire \SRL_SIG_reg_n_9_[0][3] ;
  wire \SRL_SIG_reg_n_9_[0][4] ;
  wire \SRL_SIG_reg_n_9_[0][5] ;
  wire \SRL_SIG_reg_n_9_[0][6] ;
  wire \SRL_SIG_reg_n_9_[0][7] ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire \SRL_SIG_reg_n_9_[1][1] ;
  wire \SRL_SIG_reg_n_9_[1][2] ;
  wire \SRL_SIG_reg_n_9_[1][3] ;
  wire \SRL_SIG_reg_n_9_[1][4] ;
  wire \SRL_SIG_reg_n_9_[1][5] ;
  wire \SRL_SIG_reg_n_9_[1][6] ;
  wire \SRL_SIG_reg_n_9_[1][7] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter3;
  wire dst_1_data_full_n;
  wire icmp_ln104_reg_211;
  wire p_dst_data_empty_n;
  wire push;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[0][0] ),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[0][1] ),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_9_[1][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[0][2] ),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_9_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[0][3] ),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_9_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[0][4] ),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_9_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[0][5] ),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_9_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[0][6] ),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_9_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[7]_i_2 
       (.I0(\SRL_SIG_reg_n_9_[0][7] ),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_9_[1][7] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h8080008000000000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(icmp_ln104_reg_211),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(dst_1_data_full_n),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(p_dst_data_empty_n),
        .I5(Q),
        .O(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg_n_9_[0][0] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg_n_9_[0][1] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg_n_9_[0][2] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg_n_9_[0][3] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg_n_9_[0][4] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg_n_9_[0][5] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg_n_9_[0][6] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg_n_9_[0][7] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][0] ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][1] ),
        .Q(\SRL_SIG_reg_n_9_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][2] ),
        .Q(\SRL_SIG_reg_n_9_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][3] ),
        .Q(\SRL_SIG_reg_n_9_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][4] ),
        .Q(\SRL_SIG_reg_n_9_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][5] ),
        .Q(\SRL_SIG_reg_n_9_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][6] ),
        .Q(\SRL_SIG_reg_n_9_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][7] ),
        .Q(\SRL_SIG_reg_n_9_[1][7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_flow_control_loop_pipe_sequential_init" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init
   (ap_enable_reg_pp0_iter1_reg,
    SR,
    ap_done_reg1,
    D,
    DI,
    S,
    \sub_reg_164_reg[9] ,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg,
    \j_fu_72_reg[7] ,
    \j_fu_72_reg[11] ,
    SS,
    ap_clk,
    ap_rst_n,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    CO,
    clear,
    Q,
    \ap_CS_fsm_reg[2] ,
    ap_done_cache_reg_0,
    ap_done_cache_reg_1,
    dst_1_data_empty_n,
    out,
    \j_fu_72_reg[11]_0 ,
    icmp_ln111_fu_161_p2_carry);
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]SR;
  output ap_done_reg1;
  output [1:0]D;
  output [1:0]DI;
  output [1:0]S;
  output [3:0]\sub_reg_164_reg[9] ;
  output [3:0]grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  output [3:0]\j_fu_72_reg[7] ;
  output [11:0]\j_fu_72_reg[11] ;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input [0:0]CO;
  input clear;
  input [1:0]Q;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_done_cache_reg_0;
  input ap_done_cache_reg_1;
  input dst_1_data_empty_n;
  input [11:0]out;
  input [11:0]\j_fu_72_reg[11]_0 ;
  input [11:0]icmp_ln111_fu_161_p2_carry;

  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_9;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_9;
  wire ap_rst_n;
  wire clear;
  wire dst_1_data_empty_n;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire [3:0]grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  wire [11:0]icmp_ln111_fu_161_p2_carry;
  wire \j_fu_72[11]_i_5_n_9 ;
  wire \j_fu_72[11]_i_6_n_9 ;
  wire \j_fu_72[11]_i_7_n_9 ;
  wire \j_fu_72[4]_i_3_n_9 ;
  wire \j_fu_72[4]_i_4_n_9 ;
  wire \j_fu_72[4]_i_5_n_9 ;
  wire \j_fu_72[4]_i_6_n_9 ;
  wire \j_fu_72[8]_i_2_n_9 ;
  wire \j_fu_72[8]_i_3_n_9 ;
  wire \j_fu_72[8]_i_4_n_9 ;
  wire \j_fu_72[8]_i_5_n_9 ;
  wire [11:0]\j_fu_72_reg[11] ;
  wire [11:0]\j_fu_72_reg[11]_0 ;
  wire \j_fu_72_reg[11]_i_3_n_11 ;
  wire \j_fu_72_reg[11]_i_3_n_12 ;
  wire \j_fu_72_reg[4]_i_1_n_10 ;
  wire \j_fu_72_reg[4]_i_1_n_11 ;
  wire \j_fu_72_reg[4]_i_1_n_12 ;
  wire \j_fu_72_reg[4]_i_1_n_9 ;
  wire [3:0]\j_fu_72_reg[7] ;
  wire \j_fu_72_reg[8]_i_1_n_10 ;
  wire \j_fu_72_reg[8]_i_1_n_11 ;
  wire \j_fu_72_reg[8]_i_1_n_12 ;
  wire \j_fu_72_reg[8]_i_1_n_9 ;
  wire [11:0]out;
  wire [11:0]p_0_in;
  wire [3:0]\sub_reg_164_reg[9] ;
  wire [3:2]\NLW_j_fu_72_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_fu_72_reg[11]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(clear),
        .I1(ap_done_reg1),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8F888F8F88888888)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(Q[0]),
        .I2(ap_done_reg1),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__3
       (.I0(ap_done_reg1),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_9),
        .Q(ap_done_cache),
        .R(SS));
  LUT5 #(
    .INIT(32'hB3BBBFBB)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(CO),
        .O(ap_loop_init_int_i_1__5_n_9));
  LUT4 #(
    .INIT(16'h2AAA)) 
    ap_loop_init_int_i_2__0
       (.I0(ap_done_cache_reg_0),
        .I1(ap_done_cache_reg_1),
        .I2(Q[1]),
        .I3(dst_1_data_empty_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln106_fu_149_p2_carry__0_i_3
       (.I0(out[11]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_72_reg[11]_0 [11]),
        .I4(out[10]),
        .I5(\j_fu_72_reg[11]_0 [10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln106_fu_149_p2_carry__0_i_4
       (.I0(out[9]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_72_reg[11]_0 [9]),
        .I4(out[8]),
        .I5(\j_fu_72_reg[11]_0 [8]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln106_fu_149_p2_carry__0_i_7
       (.I0(\j_fu_72_reg[11]_0 [11]),
        .I1(out[11]),
        .I2(\j_fu_72_reg[11]_0 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[10]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln106_fu_149_p2_carry__0_i_8
       (.I0(\j_fu_72_reg[11]_0 [9]),
        .I1(out[9]),
        .I2(\j_fu_72_reg[11]_0 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[8]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln106_fu_149_p2_carry_i_1
       (.I0(out[7]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_72_reg[11]_0 [7]),
        .I4(out[6]),
        .I5(\j_fu_72_reg[11]_0 [6]),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln106_fu_149_p2_carry_i_2
       (.I0(out[5]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_72_reg[11]_0 [5]),
        .I4(out[4]),
        .I5(\j_fu_72_reg[11]_0 [4]),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln106_fu_149_p2_carry_i_3
       (.I0(out[3]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_72_reg[11]_0 [3]),
        .I4(out[2]),
        .I5(\j_fu_72_reg[11]_0 [2]),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln106_fu_149_p2_carry_i_4
       (.I0(out[1]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_72_reg[11]_0 [1]),
        .I4(out[0]),
        .I5(\j_fu_72_reg[11]_0 [0]),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln106_fu_149_p2_carry_i_5
       (.I0(\j_fu_72_reg[11]_0 [7]),
        .I1(out[7]),
        .I2(\j_fu_72_reg[11]_0 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[6]),
        .O(\j_fu_72_reg[7] [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln106_fu_149_p2_carry_i_6
       (.I0(\j_fu_72_reg[11]_0 [5]),
        .I1(out[5]),
        .I2(\j_fu_72_reg[11]_0 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[4]),
        .O(\j_fu_72_reg[7] [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln106_fu_149_p2_carry_i_7
       (.I0(\j_fu_72_reg[11]_0 [3]),
        .I1(out[3]),
        .I2(\j_fu_72_reg[11]_0 [2]),
        .I3(ap_loop_init_int),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[2]),
        .O(\j_fu_72_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln106_fu_149_p2_carry_i_8
       (.I0(\j_fu_72_reg[11]_0 [1]),
        .I1(out[1]),
        .I2(\j_fu_72_reg[11]_0 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[0]),
        .O(\j_fu_72_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln111_fu_161_p2_carry_i_1
       (.I0(icmp_ln111_fu_161_p2_carry[9]),
        .I1(p_0_in[9]),
        .I2(icmp_ln111_fu_161_p2_carry[11]),
        .I3(p_0_in[11]),
        .I4(p_0_in[10]),
        .I5(icmp_ln111_fu_161_p2_carry[10]),
        .O(\sub_reg_164_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_10
       (.I0(\j_fu_72_reg[11]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_11
       (.I0(\j_fu_72_reg[11]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_12
       (.I0(\j_fu_72_reg[11]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_13
       (.I0(\j_fu_72_reg[11]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_14
       (.I0(\j_fu_72_reg[11]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_15
       (.I0(\j_fu_72_reg[11]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln111_fu_161_p2_carry_i_2
       (.I0(icmp_ln111_fu_161_p2_carry[6]),
        .I1(p_0_in[6]),
        .I2(icmp_ln111_fu_161_p2_carry[8]),
        .I3(p_0_in[8]),
        .I4(p_0_in[7]),
        .I5(icmp_ln111_fu_161_p2_carry[7]),
        .O(\sub_reg_164_reg[9] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln111_fu_161_p2_carry_i_3
       (.I0(icmp_ln111_fu_161_p2_carry[3]),
        .I1(p_0_in[3]),
        .I2(icmp_ln111_fu_161_p2_carry[5]),
        .I3(p_0_in[5]),
        .I4(p_0_in[4]),
        .I5(icmp_ln111_fu_161_p2_carry[4]),
        .O(\sub_reg_164_reg[9] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln111_fu_161_p2_carry_i_4
       (.I0(p_0_in[0]),
        .I1(icmp_ln111_fu_161_p2_carry[0]),
        .I2(icmp_ln111_fu_161_p2_carry[1]),
        .I3(p_0_in[1]),
        .I4(icmp_ln111_fu_161_p2_carry[2]),
        .I5(p_0_in[2]),
        .O(\sub_reg_164_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_5
       (.I0(\j_fu_72_reg[11]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_6
       (.I0(\j_fu_72_reg[11]_0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_7
       (.I0(\j_fu_72_reg[11]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_8
       (.I0(\j_fu_72_reg[11]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_9
       (.I0(\j_fu_72_reg[11]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[8]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_72[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_72_reg[11]_0 [0]),
        .O(\j_fu_72_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_72[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_done_reg1),
        .O(SR));
  LUT6 #(
    .INIT(64'h00000000D5550000)) 
    \j_fu_72[11]_i_4 
       (.I0(ap_done_cache_reg_0),
        .I1(ap_done_cache_reg_1),
        .I2(Q[1]),
        .I3(dst_1_data_empty_n),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(CO),
        .O(ap_done_reg1));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[11]_i_5 
       (.I0(\j_fu_72_reg[11]_0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[11]_i_5_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[11]_i_6 
       (.I0(\j_fu_72_reg[11]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[11]_i_6_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[11]_i_7 
       (.I0(\j_fu_72_reg[11]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[11]_i_7_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[4]_i_2 
       (.I0(\j_fu_72_reg[11]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[4]_i_3 
       (.I0(\j_fu_72_reg[11]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[4]_i_3_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[4]_i_4 
       (.I0(\j_fu_72_reg[11]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[4]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[4]_i_5 
       (.I0(\j_fu_72_reg[11]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[4]_i_5_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[4]_i_6 
       (.I0(\j_fu_72_reg[11]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[4]_i_6_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[8]_i_2 
       (.I0(\j_fu_72_reg[11]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[8]_i_2_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[8]_i_3 
       (.I0(\j_fu_72_reg[11]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[8]_i_3_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[8]_i_4 
       (.I0(\j_fu_72_reg[11]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[8]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[8]_i_5 
       (.I0(\j_fu_72_reg[11]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[8]_i_5_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_72_reg[11]_i_3 
       (.CI(\j_fu_72_reg[8]_i_1_n_9 ),
        .CO({\NLW_j_fu_72_reg[11]_i_3_CO_UNCONNECTED [3:2],\j_fu_72_reg[11]_i_3_n_11 ,\j_fu_72_reg[11]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_fu_72_reg[11]_i_3_O_UNCONNECTED [3],\j_fu_72_reg[11] [11:9]}),
        .S({1'b0,\j_fu_72[11]_i_5_n_9 ,\j_fu_72[11]_i_6_n_9 ,\j_fu_72[11]_i_7_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_72_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_fu_72_reg[4]_i_1_n_9 ,\j_fu_72_reg[4]_i_1_n_10 ,\j_fu_72_reg[4]_i_1_n_11 ,\j_fu_72_reg[4]_i_1_n_12 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_fu_72_reg[11] [4:1]),
        .S({\j_fu_72[4]_i_3_n_9 ,\j_fu_72[4]_i_4_n_9 ,\j_fu_72[4]_i_5_n_9 ,\j_fu_72[4]_i_6_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_72_reg[8]_i_1 
       (.CI(\j_fu_72_reg[4]_i_1_n_9 ),
        .CO({\j_fu_72_reg[8]_i_1_n_9 ,\j_fu_72_reg[8]_i_1_n_10 ,\j_fu_72_reg[8]_i_1_n_11 ,\j_fu_72_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_fu_72_reg[11] [8:5]),
        .S({\j_fu_72[8]_i_2_n_9 ,\j_fu_72[8]_i_3_n_9 ,\j_fu_72[8]_i_4_n_9 ,\j_fu_72[8]_i_5_n_9 }));
endmodule

(* ORIG_REF_NAME = "scharr_accel_flow_control_loop_pipe_sequential_init" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_19
   (ap_rst_n_0,
    empty_n_reg,
    D,
    E,
    SR,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready,
    DI,
    S,
    \width_reg_160_reg[13] ,
    \width_reg_160_reg[13]_0 ,
    \col_fu_58_reg[12] ,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg,
    SS,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg,
    CO,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
    ap_loop_exit_ready_pp0_iter2_reg,
    Q,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg_0,
    shift_c_empty_n,
    p_dst_cols_channel_empty_n,
    p_dst_rows_channel_empty_n,
    p_dst_data_empty_n,
    dst_1_data_full_n,
    \col_fu_58_reg[0] ,
    icmp_ln81_fu_111_p2_carry__0,
    \col_fu_58_reg[12]_0 );
  output ap_rst_n_0;
  output empty_n_reg;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready;
  output [3:0]DI;
  output [3:0]S;
  output [2:0]\width_reg_160_reg[13] ;
  output [2:0]\width_reg_160_reg[13]_0 ;
  output [12:0]\col_fu_58_reg[12] ;
  output grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg;
  input [0:0]CO;
  input grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input [2:0]Q;
  input [0:0]grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg_0;
  input shift_c_empty_n;
  input p_dst_cols_channel_empty_n;
  input p_dst_rows_channel_empty_n;
  input p_dst_data_empty_n;
  input dst_1_data_full_n;
  input \col_fu_58_reg[0] ;
  input [13:0]icmp_ln81_fu_111_p2_carry__0;
  input [12:0]\col_fu_58_reg[12]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_2__0_n_9 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_9;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_9;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [12:0]ap_sig_allocacmp_col_5;
  wire \col_fu_58_reg[0] ;
  wire [12:0]\col_fu_58_reg[12] ;
  wire [12:0]\col_fu_58_reg[12]_0 ;
  wire \col_fu_58_reg[12]_i_3_n_10 ;
  wire \col_fu_58_reg[12]_i_3_n_11 ;
  wire \col_fu_58_reg[12]_i_3_n_12 ;
  wire \col_fu_58_reg[4]_i_1_n_10 ;
  wire \col_fu_58_reg[4]_i_1_n_11 ;
  wire \col_fu_58_reg[4]_i_1_n_12 ;
  wire \col_fu_58_reg[4]_i_1_n_9 ;
  wire \col_fu_58_reg[8]_i_1_n_10 ;
  wire \col_fu_58_reg[8]_i_1_n_11 ;
  wire \col_fu_58_reg[8]_i_1_n_12 ;
  wire \col_fu_58_reg[8]_i_1_n_9 ;
  wire dst_1_data_full_n;
  wire empty_n_reg;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg;
  wire [0:0]grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg_0;
  wire [13:0]icmp_ln81_fu_111_p2_carry__0;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_data_empty_n;
  wire p_dst_rows_channel_empty_n;
  wire shift_c_empty_n;
  wire [2:0]\width_reg_160_reg[13] ;
  wire [2:0]\width_reg_160_reg[13]_0 ;
  wire [3:3]\NLW_col_fu_58_reg[12]_i_3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0080008000FF0000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(shift_c_empty_n),
        .I1(p_dst_cols_channel_empty_n),
        .I2(p_dst_rows_channel_empty_n),
        .I3(Q[1]),
        .I4(\ap_CS_fsm[2]_i_2__0_n_9 ),
        .I5(Q[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h00D1)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_9 ),
        .I1(Q[1]),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg_0),
        .I3(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(Q[2]),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(empty_n_reg),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_done_cache),
        .O(\ap_CS_fsm[2]_i_2__0_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__2
       (.I0(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I1(empty_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_9),
        .Q(ap_done_cache),
        .R(SS));
  LUT5 #(
    .INIT(32'hA0008888)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(CO),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(empty_n_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h00000000B0BB0000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(p_dst_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(dst_1_data_full_n),
        .I3(\col_fu_58_reg[0] ),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(CO),
        .O(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready));
  LUT5 #(
    .INIT(32'hBBF3FBF3)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(empty_n_reg),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_loop_init_int_i_1__4_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB0BB)) 
    \buf_reg_201[9]_i_1 
       (.I0(p_dst_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(dst_1_data_full_n),
        .I3(\col_fu_58_reg[0] ),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_58[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_fu_58_reg[12]_0 [0]),
        .O(\col_fu_58_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \col_fu_58[12]_i_1 
       (.I0(ap_loop_init_int),
        .I1(CO),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I3(empty_n_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'h8A008A8A00000000)) 
    \col_fu_58[12]_i_2 
       (.I0(CO),
        .I1(p_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(dst_1_data_full_n),
        .I4(\col_fu_58_reg[0] ),
        .I5(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[12]_i_4 
       (.I0(\col_fu_58_reg[12]_0 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[12]_i_5 
       (.I0(\col_fu_58_reg[12]_0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[12]_i_6 
       (.I0(\col_fu_58_reg[12]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[12]_i_7 
       (.I0(\col_fu_58_reg[12]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_2 
       (.I0(\col_fu_58_reg[12]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_3 
       (.I0(\col_fu_58_reg[12]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_4 
       (.I0(\col_fu_58_reg[12]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_5 
       (.I0(\col_fu_58_reg[12]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_6 
       (.I0(\col_fu_58_reg[12]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[8]_i_2 
       (.I0(\col_fu_58_reg[12]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[8]_i_3 
       (.I0(\col_fu_58_reg[12]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[8]_i_4 
       (.I0(\col_fu_58_reg[12]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[8]_i_5 
       (.I0(\col_fu_58_reg[12]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_58_reg[12]_i_3 
       (.CI(\col_fu_58_reg[8]_i_1_n_9 ),
        .CO({\NLW_col_fu_58_reg[12]_i_3_CO_UNCONNECTED [3],\col_fu_58_reg[12]_i_3_n_10 ,\col_fu_58_reg[12]_i_3_n_11 ,\col_fu_58_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_58_reg[12] [12:9]),
        .S(ap_sig_allocacmp_col_5[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_58_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\col_fu_58_reg[4]_i_1_n_9 ,\col_fu_58_reg[4]_i_1_n_10 ,\col_fu_58_reg[4]_i_1_n_11 ,\col_fu_58_reg[4]_i_1_n_12 }),
        .CYINIT(ap_sig_allocacmp_col_5[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_58_reg[12] [4:1]),
        .S(ap_sig_allocacmp_col_5[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_58_reg[8]_i_1 
       (.CI(\col_fu_58_reg[4]_i_1_n_9 ),
        .CO({\col_fu_58_reg[8]_i_1_n_9 ,\col_fu_58_reg[8]_i_1_n_10 ,\col_fu_58_reg[8]_i_1_n_11 ,\col_fu_58_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_58_reg[12] [8:5]),
        .S(ap_sig_allocacmp_col_5[8:5]));
  LUT5 #(
    .INIT(32'hFF8C8C8C)) 
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_i_1
       (.I0(CO),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(empty_n_reg),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg_0),
        .I4(Q[1]),
        .O(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'hFBBBAAAA)) 
    icmp_ln81_fu_111_p2_carry__0_i_2
       (.I0(icmp_ln81_fu_111_p2_carry__0[13]),
        .I1(\col_fu_58_reg[12]_0 [12]),
        .I2(ap_loop_init_int),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(icmp_ln81_fu_111_p2_carry__0[12]),
        .O(\width_reg_160_reg[13] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_111_p2_carry__0_i_3
       (.I0(icmp_ln81_fu_111_p2_carry__0[11]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\col_fu_58_reg[12]_0 [11]),
        .I4(icmp_ln81_fu_111_p2_carry__0[10]),
        .I5(\col_fu_58_reg[12]_0 [10]),
        .O(\width_reg_160_reg[13] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_111_p2_carry__0_i_4
       (.I0(icmp_ln81_fu_111_p2_carry__0[9]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\col_fu_58_reg[12]_0 [9]),
        .I4(icmp_ln81_fu_111_p2_carry__0[8]),
        .I5(\col_fu_58_reg[12]_0 [8]),
        .O(\width_reg_160_reg[13] [0]));
  LUT5 #(
    .INIT(32'h04445111)) 
    icmp_ln81_fu_111_p2_carry__0_i_6
       (.I0(icmp_ln81_fu_111_p2_carry__0[13]),
        .I1(\col_fu_58_reg[12]_0 [12]),
        .I2(ap_loop_init_int),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(icmp_ln81_fu_111_p2_carry__0[12]),
        .O(\width_reg_160_reg[13]_0 [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln81_fu_111_p2_carry__0_i_7
       (.I0(\col_fu_58_reg[12]_0 [11]),
        .I1(icmp_ln81_fu_111_p2_carry__0[11]),
        .I2(\col_fu_58_reg[12]_0 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(icmp_ln81_fu_111_p2_carry__0[10]),
        .O(\width_reg_160_reg[13]_0 [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln81_fu_111_p2_carry__0_i_8
       (.I0(\col_fu_58_reg[12]_0 [9]),
        .I1(icmp_ln81_fu_111_p2_carry__0[9]),
        .I2(\col_fu_58_reg[12]_0 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(icmp_ln81_fu_111_p2_carry__0[8]),
        .O(\width_reg_160_reg[13]_0 [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_111_p2_carry_i_1
       (.I0(icmp_ln81_fu_111_p2_carry__0[7]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\col_fu_58_reg[12]_0 [7]),
        .I4(icmp_ln81_fu_111_p2_carry__0[6]),
        .I5(\col_fu_58_reg[12]_0 [6]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_111_p2_carry_i_2
       (.I0(icmp_ln81_fu_111_p2_carry__0[5]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\col_fu_58_reg[12]_0 [5]),
        .I4(icmp_ln81_fu_111_p2_carry__0[4]),
        .I5(\col_fu_58_reg[12]_0 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_111_p2_carry_i_3
       (.I0(icmp_ln81_fu_111_p2_carry__0[3]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\col_fu_58_reg[12]_0 [3]),
        .I4(icmp_ln81_fu_111_p2_carry__0[2]),
        .I5(\col_fu_58_reg[12]_0 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_111_p2_carry_i_4
       (.I0(icmp_ln81_fu_111_p2_carry__0[1]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\col_fu_58_reg[12]_0 [1]),
        .I4(icmp_ln81_fu_111_p2_carry__0[0]),
        .I5(\col_fu_58_reg[12]_0 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln81_fu_111_p2_carry_i_5
       (.I0(\col_fu_58_reg[12]_0 [7]),
        .I1(icmp_ln81_fu_111_p2_carry__0[7]),
        .I2(\col_fu_58_reg[12]_0 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(icmp_ln81_fu_111_p2_carry__0[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln81_fu_111_p2_carry_i_6
       (.I0(\col_fu_58_reg[12]_0 [5]),
        .I1(icmp_ln81_fu_111_p2_carry__0[5]),
        .I2(\col_fu_58_reg[12]_0 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(icmp_ln81_fu_111_p2_carry__0[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln81_fu_111_p2_carry_i_7
       (.I0(\col_fu_58_reg[12]_0 [3]),
        .I1(icmp_ln81_fu_111_p2_carry__0[3]),
        .I2(\col_fu_58_reg[12]_0 [2]),
        .I3(ap_loop_init_int),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(icmp_ln81_fu_111_p2_carry__0[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln81_fu_111_p2_carry_i_8
       (.I0(\col_fu_58_reg[12]_0 [1]),
        .I1(icmp_ln81_fu_111_p2_carry__0[1]),
        .I2(\col_fu_58_reg[12]_0 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(icmp_ln81_fu_111_p2_carry__0[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_flow_control_loop_pipe_sequential_init" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_20
   (ap_loop_init_int_reg_0,
    D,
    DI,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0,
    \j_2_fu_60_reg[11] ,
    SR,
    SS,
    ap_clk,
    ap_rst_n,
    ap_block_pp0_stage0_subdone,
    ap_loop_init_int_reg_1,
    CO,
    Q,
    \ap_CS_fsm_reg[2] ,
    push_0,
    icmp_ln81_fu_107_p2_carry__0,
    \j_2_fu_60_reg[11]_0 ,
    \j_2_fu_60_reg[0] ,
    in_mat_data_full_n);
  output ap_loop_init_int_reg_0;
  output [1:0]D;
  output [3:0]DI;
  output [1:0]grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  output grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0;
  output [11:0]\j_2_fu_60_reg[11] ;
  output [0:0]SR;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input ap_block_pp0_stage0_subdone;
  input ap_loop_init_int_reg_1;
  input [0:0]CO;
  input [2:0]Q;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input push_0;
  input [11:0]icmp_ln81_fu_107_p2_carry__0;
  input [11:0]\j_2_fu_60_reg[11]_0 ;
  input \j_2_fu_60_reg[0] ;
  input in_mat_data_full_n;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_2__1_n_9 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_9;
  wire ap_loop_init_int_i_1__2_n_9;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire [1:0]grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0;
  wire [11:0]icmp_ln81_fu_107_p2_carry__0;
  wire in_mat_data_full_n;
  wire \j_2_fu_60_reg[0] ;
  wire [11:0]\j_2_fu_60_reg[11] ;
  wire [11:0]\j_2_fu_60_reg[11]_0 ;
  wire \j_2_fu_60_reg[11]_i_3_n_11 ;
  wire \j_2_fu_60_reg[11]_i_3_n_12 ;
  wire \j_2_fu_60_reg[4]_i_1_n_10 ;
  wire \j_2_fu_60_reg[4]_i_1_n_11 ;
  wire \j_2_fu_60_reg[4]_i_1_n_12 ;
  wire \j_2_fu_60_reg[4]_i_1_n_9 ;
  wire \j_2_fu_60_reg[8]_i_1_n_10 ;
  wire \j_2_fu_60_reg[8]_i_1_n_11 ;
  wire \j_2_fu_60_reg[8]_i_1_n_12 ;
  wire \j_2_fu_60_reg[8]_i_1_n_9 ;
  wire [11:0]p_0_in;
  wire push_0;
  wire [3:2]\NLW_j_2_fu_60_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_2_fu_60_reg[11]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h2230)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(push_0),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[2]_i_2__1_n_9 ),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h00D1)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm[2]_i_2__1_n_9 ),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h55DF0000008A0000)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(ap_loop_init_int_reg_1),
        .I1(in_mat_data_full_n),
        .I2(\j_2_fu_60_reg[0] ),
        .I3(CO),
        .I4(Q[2]),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm[2]_i_2__1_n_9 ));
  LUT5 #(
    .INIT(32'h0BFF0B00)) 
    ap_done_cache_i_1__4
       (.I0(in_mat_data_full_n),
        .I1(\j_2_fu_60_reg[0] ),
        .I2(CO),
        .I3(ap_loop_init_int_reg_1),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_9),
        .Q(ap_done_cache),
        .R(SS));
  LUT5 #(
    .INIT(32'h3BBBFBBB)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_rst_n),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_loop_init_int_reg_1),
        .I4(CO),
        .O(ap_loop_init_int_i_1__2_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_9),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_107_p2_carry__0_i_3
       (.I0(icmp_ln81_fu_107_p2_carry__0[11]),
        .I1(ap_loop_init_int_reg_1),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_2_fu_60_reg[11]_0 [11]),
        .I4(icmp_ln81_fu_107_p2_carry__0[10]),
        .I5(\j_2_fu_60_reg[11]_0 [10]),
        .O(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_107_p2_carry__0_i_4
       (.I0(icmp_ln81_fu_107_p2_carry__0[9]),
        .I1(ap_loop_init_int_reg_1),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_2_fu_60_reg[11]_0 [9]),
        .I4(icmp_ln81_fu_107_p2_carry__0[8]),
        .I5(\j_2_fu_60_reg[11]_0 [8]),
        .O(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_107_p2_carry_i_1
       (.I0(icmp_ln81_fu_107_p2_carry__0[7]),
        .I1(ap_loop_init_int_reg_1),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_2_fu_60_reg[11]_0 [7]),
        .I4(icmp_ln81_fu_107_p2_carry__0[6]),
        .I5(\j_2_fu_60_reg[11]_0 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln81_fu_107_p2_carry_i_10
       (.I0(ap_loop_init_int_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .O(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_107_p2_carry_i_2
       (.I0(icmp_ln81_fu_107_p2_carry__0[5]),
        .I1(ap_loop_init_int_reg_1),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_2_fu_60_reg[11]_0 [5]),
        .I4(icmp_ln81_fu_107_p2_carry__0[4]),
        .I5(\j_2_fu_60_reg[11]_0 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_107_p2_carry_i_3
       (.I0(icmp_ln81_fu_107_p2_carry__0[3]),
        .I1(ap_loop_init_int_reg_1),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_2_fu_60_reg[11]_0 [3]),
        .I4(icmp_ln81_fu_107_p2_carry__0[2]),
        .I5(\j_2_fu_60_reg[11]_0 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA8080FFFF80AA)) 
    icmp_ln81_fu_107_p2_carry_i_4
       (.I0(icmp_ln81_fu_107_p2_carry__0[0]),
        .I1(ap_loop_init_int_reg_1),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_2_fu_60_reg[11]_0 [0]),
        .I4(icmp_ln81_fu_107_p2_carry__0[1]),
        .I5(\j_2_fu_60_reg[11]_0 [1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_2_fu_60[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\j_2_fu_60_reg[11]_0 [0]),
        .O(\j_2_fu_60_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h22020000)) 
    \j_2_fu_60[11]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(CO),
        .I2(\j_2_fu_60_reg[0] ),
        .I3(in_mat_data_full_n),
        .I4(ap_loop_init_int_reg_1),
        .O(SR));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[11]_i_4 
       (.I0(\j_2_fu_60_reg[11]_0 [11]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[11]_i_5 
       (.I0(\j_2_fu_60_reg[11]_0 [10]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[11]_i_6 
       (.I0(\j_2_fu_60_reg[11]_0 [9]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_2 
       (.I0(\j_2_fu_60_reg[11]_0 [0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_3 
       (.I0(\j_2_fu_60_reg[11]_0 [4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_4 
       (.I0(\j_2_fu_60_reg[11]_0 [3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_5 
       (.I0(\j_2_fu_60_reg[11]_0 [2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_6 
       (.I0(\j_2_fu_60_reg[11]_0 [1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[8]_i_2 
       (.I0(\j_2_fu_60_reg[11]_0 [8]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[8]_i_3 
       (.I0(\j_2_fu_60_reg[11]_0 [7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[8]_i_4 
       (.I0(\j_2_fu_60_reg[11]_0 [6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[8]_i_5 
       (.I0(\j_2_fu_60_reg[11]_0 [5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_2_fu_60_reg[11]_i_3 
       (.CI(\j_2_fu_60_reg[8]_i_1_n_9 ),
        .CO({\NLW_j_2_fu_60_reg[11]_i_3_CO_UNCONNECTED [3:2],\j_2_fu_60_reg[11]_i_3_n_11 ,\j_2_fu_60_reg[11]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_2_fu_60_reg[11]_i_3_O_UNCONNECTED [3],\j_2_fu_60_reg[11] [11:9]}),
        .S({1'b0,p_0_in[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_2_fu_60_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_2_fu_60_reg[4]_i_1_n_9 ,\j_2_fu_60_reg[4]_i_1_n_10 ,\j_2_fu_60_reg[4]_i_1_n_11 ,\j_2_fu_60_reg[4]_i_1_n_12 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_2_fu_60_reg[11] [4:1]),
        .S(p_0_in[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_2_fu_60_reg[8]_i_1 
       (.CI(\j_2_fu_60_reg[4]_i_1_n_9 ),
        .CO({\j_2_fu_60_reg[8]_i_1_n_9 ,\j_2_fu_60_reg[8]_i_1_n_10 ,\j_2_fu_60_reg[8]_i_1_n_11 ,\j_2_fu_60_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_2_fu_60_reg[11] [8:5]),
        .S(p_0_in[8:5]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_flow_control_loop_pipe_sequential_init" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_22
   (ap_rst_n_0,
    E,
    SR,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready,
    ap_loop_exit_ready_pp0_iter3_reg_reg__0,
    S,
    ap_sig_allocacmp_j_load,
    \empty_reg_439_reg[15] ,
    D,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg,
    SS,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
    CO,
    ap_loop_exit_ready_pp0_iter3_reg,
    Q,
    sel,
    p_dstgx_data_empty_n,
    p_dstgy_data_empty_n,
    p_dst_data_full_n,
    ap_enable_reg_pp0_iter4,
    \j_fu_52_reg[15] ,
    icmp_ln64_fu_109_p2_carry__0,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0);
  output ap_rst_n_0;
  output [0:0]E;
  output [0:0]SR;
  output grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready;
  output [1:0]ap_loop_exit_ready_pp0_iter3_reg_reg__0;
  output [3:0]S;
  output [15:0]ap_sig_allocacmp_j_load;
  output [1:0]\empty_reg_439_reg[15] ;
  output [0:0]D;
  output grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  input [0:0]CO;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input [2:0]Q;
  input sel;
  input p_dstgx_data_empty_n;
  input p_dstgy_data_empty_n;
  input p_dst_data_full_n;
  input ap_enable_reg_pp0_iter4;
  input [15:0]\j_fu_52_reg[15] ;
  input [15:0]icmp_ln64_fu_109_p2_carry__0;
  input [0:0]grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[9]_i_2_n_9 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_9;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire [1:0]ap_loop_exit_ready_pp0_iter3_reg_reg__0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_9;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [15:0]ap_sig_allocacmp_j_load;
  wire [1:0]\empty_reg_439_reg[15] ;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg;
  wire [0:0]grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0;
  wire [15:0]icmp_ln64_fu_109_p2_carry__0;
  wire icmp_ln64_fu_109_p2_carry__0_i_3_n_9;
  wire icmp_ln64_fu_109_p2_carry_i_5_n_9;
  wire icmp_ln64_fu_109_p2_carry_i_6_n_9;
  wire icmp_ln64_fu_109_p2_carry_i_7_n_9;
  wire icmp_ln64_fu_109_p2_carry_i_8_n_9;
  wire [15:0]\j_fu_52_reg[15] ;
  wire p_dst_data_full_n;
  wire p_dstgx_data_empty_n;
  wire p_dstgy_data_empty_n;
  wire sel;

  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__0_i_1
       (.I0(\j_fu_52_reg[15] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__0_i_2
       (.I0(\j_fu_52_reg[15] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__0_i_3
       (.I0(\j_fu_52_reg[15] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__0_i_4
       (.I0(\j_fu_52_reg[15] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__1_i_1
       (.I0(\j_fu_52_reg[15] [12]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__1_i_2
       (.I0(\j_fu_52_reg[15] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__1_i_3
       (.I0(\j_fu_52_reg[15] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__1_i_4
       (.I0(\j_fu_52_reg[15] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__2_i_1
       (.I0(\j_fu_52_reg[15] [15]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__2_i_2
       (.I0(\j_fu_52_reg[15] [14]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__2_i_3
       (.I0(\j_fu_52_reg[15] [13]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_1
       (.I0(\j_fu_52_reg[15] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_2
       (.I0(\j_fu_52_reg[15] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_3
       (.I0(\j_fu_52_reg[15] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_4
       (.I0(\j_fu_52_reg[15] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_5
       (.I0(\j_fu_52_reg[15] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[1]));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[9]_i_2_n_9 ),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[2]),
        .O(ap_loop_exit_ready_pp0_iter3_reg_reg__0[0]));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(sel),
        .I1(\ap_CS_fsm[9]_i_2_n_9 ),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[2]),
        .O(ap_loop_exit_ready_pp0_iter3_reg_reg__0[1]));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(p_dstgx_data_empty_n),
        .I1(p_dstgy_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_dst_data_full_n),
        .I4(ap_enable_reg_pp0_iter4),
        .O(\ap_CS_fsm[9]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__1
       (.I0(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I1(\ap_CS_fsm[9]_i_2_n_9 ),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_9),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h880088A0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I3(\ap_CS_fsm[9]_i_2_n_9 ),
        .I4(CO),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(CO),
        .I1(\ap_CS_fsm[9]_i_2_n_9 ),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready));
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm[9]_i_2_n_9 ),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_loop_init_int_i_1__3_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_i_1
       (.I0(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I1(\ap_CS_fsm[9]_i_2_n_9 ),
        .I2(CO),
        .I3(Q[1]),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0),
        .O(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln64_fu_109_p2_carry__0_i_1
       (.I0(icmp_ln64_fu_109_p2_carry__0[15]),
        .I1(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_52_reg[15] [15]),
        .O(\empty_reg_439_reg[15] [1]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln64_fu_109_p2_carry__0_i_2
       (.I0(icmp_ln64_fu_109_p2_carry__0_i_3_n_9),
        .I1(\j_fu_52_reg[15] [12]),
        .I2(ap_loop_init_int),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(icmp_ln64_fu_109_p2_carry__0[12]),
        .O(\empty_reg_439_reg[15] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln64_fu_109_p2_carry__0_i_3
       (.I0(\j_fu_52_reg[15] [14]),
        .I1(icmp_ln64_fu_109_p2_carry__0[14]),
        .I2(\j_fu_52_reg[15] [13]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[13]),
        .O(icmp_ln64_fu_109_p2_carry__0_i_3_n_9));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln64_fu_109_p2_carry_i_1
       (.I0(icmp_ln64_fu_109_p2_carry_i_5_n_9),
        .I1(\j_fu_52_reg[15] [9]),
        .I2(ap_loop_init_int),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(icmp_ln64_fu_109_p2_carry__0[9]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln64_fu_109_p2_carry_i_2
       (.I0(icmp_ln64_fu_109_p2_carry_i_6_n_9),
        .I1(\j_fu_52_reg[15] [6]),
        .I2(ap_loop_init_int),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(icmp_ln64_fu_109_p2_carry__0[6]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln64_fu_109_p2_carry_i_3
       (.I0(icmp_ln64_fu_109_p2_carry_i_7_n_9),
        .I1(\j_fu_52_reg[15] [3]),
        .I2(ap_loop_init_int),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(icmp_ln64_fu_109_p2_carry__0[3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h00002AD5)) 
    icmp_ln64_fu_109_p2_carry_i_4
       (.I0(\j_fu_52_reg[15] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I3(icmp_ln64_fu_109_p2_carry__0[0]),
        .I4(icmp_ln64_fu_109_p2_carry_i_8_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln64_fu_109_p2_carry_i_5
       (.I0(\j_fu_52_reg[15] [11]),
        .I1(icmp_ln64_fu_109_p2_carry__0[11]),
        .I2(\j_fu_52_reg[15] [10]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[10]),
        .O(icmp_ln64_fu_109_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln64_fu_109_p2_carry_i_6
       (.I0(\j_fu_52_reg[15] [8]),
        .I1(icmp_ln64_fu_109_p2_carry__0[8]),
        .I2(\j_fu_52_reg[15] [7]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[7]),
        .O(icmp_ln64_fu_109_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln64_fu_109_p2_carry_i_7
       (.I0(\j_fu_52_reg[15] [5]),
        .I1(icmp_ln64_fu_109_p2_carry__0[5]),
        .I2(\j_fu_52_reg[15] [4]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[4]),
        .O(icmp_ln64_fu_109_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    icmp_ln64_fu_109_p2_carry_i_8
       (.I0(\j_fu_52_reg[15] [2]),
        .I1(icmp_ln64_fu_109_p2_carry__0[2]),
        .I2(\j_fu_52_reg[15] [1]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[1]),
        .O(icmp_ln64_fu_109_p2_carry_i_8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_52[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_52_reg[15] [0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \j_fu_52[15]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I2(\ap_CS_fsm[9]_i_2_n_9 ),
        .I3(CO),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_52[15]_i_2 
       (.I0(\ap_CS_fsm[9]_i_2_n_9 ),
        .I1(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I2(CO),
        .O(E));
endmodule

(* ORIG_REF_NAME = "scharr_accel_flow_control_loop_pipe_sequential_init" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_27
   (ap_done_cache,
    D,
    \ap_CS_fsm_reg[6] ,
    \ref_tmp1_reg_775_reg[7] ,
    \ref_tmp_reg_770_reg[7] ,
    E,
    \i_fu_76_reg[0] ,
    icmp_ln466_fu_188_p2,
    i_fu_760,
    ap_loop_init_int_reg_0,
    grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready,
    i_4_fu_194_p2,
    q_1_fu_679_p2,
    p_0_in,
    SS,
    ap_done_cache_reg_0,
    ap_clk,
    Q,
    grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[8] ,
    \trunc_ln469_reg_743_reg[7] ,
    \trunc_ln469_reg_743_reg[7]_0 ,
    ref_tmp1_reg_775,
    \GradientValuesY_fu_68_reg[7] ,
    ref_tmp_reg_770,
    \GradientValuesX_fu_72_reg[7] ,
    ap_enable_reg_pp0_iter6,
    ap_rst_n,
    q_fu_80);
  output ap_done_cache;
  output [1:0]D;
  output \ap_CS_fsm_reg[6] ;
  output [7:0]\ref_tmp1_reg_775_reg[7] ;
  output [7:0]\ref_tmp_reg_770_reg[7] ;
  output [0:0]E;
  output [0:0]\i_fu_76_reg[0] ;
  output icmp_ln466_fu_188_p2;
  output i_fu_760;
  output ap_loop_init_int_reg_0;
  output grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready;
  output [1:0]i_4_fu_194_p2;
  output [0:0]q_1_fu_679_p2;
  output [0:0]p_0_in;
  input [0:0]SS;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [2:0]Q;
  input grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg;
  input \ap_CS_fsm_reg[7] ;
  input \ap_CS_fsm_reg[8] ;
  input \trunc_ln469_reg_743_reg[7] ;
  input \trunc_ln469_reg_743_reg[7]_0 ;
  input [7:0]ref_tmp1_reg_775;
  input [7:0]\GradientValuesY_fu_68_reg[7] ;
  input [7:0]ref_tmp_reg_770;
  input [7:0]\GradientValuesX_fu_72_reg[7] ;
  input ap_enable_reg_pp0_iter6;
  input ap_rst_n;
  input [1:0]q_fu_80;

  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]\GradientValuesX_fu_72_reg[7] ;
  wire [7:0]\GradientValuesY_fu_68_reg[7] ;
  wire [2:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter6;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_9;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready;
  wire grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg;
  wire [1:0]i_4_fu_194_p2;
  wire i_fu_760;
  wire [0:0]\i_fu_76_reg[0] ;
  wire icmp_ln466_fu_188_p2;
  wire [0:0]p_0_in;
  wire [0:0]q_1_fu_679_p2;
  wire [1:0]q_fu_80;
  wire [7:0]ref_tmp1_reg_775;
  wire [7:0]\ref_tmp1_reg_775_reg[7] ;
  wire [7:0]ref_tmp_reg_770;
  wire [7:0]\ref_tmp_reg_770_reg[7] ;
  wire \trunc_ln469_reg_743_reg[7] ;
  wire \trunc_ln469_reg_743_reg[7]_0 ;

  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[0]_i_1 
       (.I0(ref_tmp_reg_770[0]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesX_fu_72_reg[7] [0]),
        .O(\ref_tmp_reg_770_reg[7] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[1]_i_1 
       (.I0(ref_tmp_reg_770[1]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesX_fu_72_reg[7] [1]),
        .O(\ref_tmp_reg_770_reg[7] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[2]_i_1 
       (.I0(ref_tmp_reg_770[2]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesX_fu_72_reg[7] [2]),
        .O(\ref_tmp_reg_770_reg[7] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[3]_i_1 
       (.I0(ref_tmp_reg_770[3]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesX_fu_72_reg[7] [3]),
        .O(\ref_tmp_reg_770_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[4]_i_1 
       (.I0(ref_tmp_reg_770[4]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesX_fu_72_reg[7] [4]),
        .O(\ref_tmp_reg_770_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[5]_i_1 
       (.I0(ref_tmp_reg_770[5]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesX_fu_72_reg[7] [5]),
        .O(\ref_tmp_reg_770_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[6]_i_1 
       (.I0(ref_tmp_reg_770[6]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesX_fu_72_reg[7] [6]),
        .O(\ref_tmp_reg_770_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \GradientValuesX_fu_72[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(E));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[7]_i_2 
       (.I0(ref_tmp_reg_770[7]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesX_fu_72_reg[7] [7]),
        .O(\ref_tmp_reg_770_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[0]_i_1 
       (.I0(ref_tmp1_reg_775[0]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesY_fu_68_reg[7] [0]),
        .O(\ref_tmp1_reg_775_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[1]_i_1 
       (.I0(ref_tmp1_reg_775[1]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesY_fu_68_reg[7] [1]),
        .O(\ref_tmp1_reg_775_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[2]_i_1 
       (.I0(ref_tmp1_reg_775[2]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesY_fu_68_reg[7] [2]),
        .O(\ref_tmp1_reg_775_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[3]_i_1 
       (.I0(ref_tmp1_reg_775[3]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesY_fu_68_reg[7] [3]),
        .O(\ref_tmp1_reg_775_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[4]_i_1 
       (.I0(ref_tmp1_reg_775[4]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesY_fu_68_reg[7] [4]),
        .O(\ref_tmp1_reg_775_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[5]_i_1 
       (.I0(ref_tmp1_reg_775[5]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesY_fu_68_reg[7] [5]),
        .O(\ref_tmp1_reg_775_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[6]_i_1 
       (.I0(ref_tmp1_reg_775[6]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesY_fu_68_reg[7] [6]),
        .O(\ref_tmp1_reg_775_reg[7] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[7]_i_1 
       (.I0(ref_tmp1_reg_775[7]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesY_fu_68_reg[7] [7]),
        .O(\ref_tmp1_reg_775_reg[7] [7]));
  LUT5 #(
    .INIT(32'hFFFF0B00)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I1(ap_done_cache),
        .I2(\ap_CS_fsm_reg[7] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAA20FFFFAA20AA20)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[1]),
        .I1(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[7] ),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(Q[2]),
        .O(D[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I2(\trunc_ln469_reg_743_reg[7]_0 ),
        .I3(\trunc_ln469_reg_743_reg[7] ),
        .O(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready));
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFAABFAA)) 
    grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\trunc_ln469_reg_743_reg[7] ),
        .I2(\trunc_ln469_reg_743_reg[7]_0 ),
        .I3(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_76[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\trunc_ln469_reg_743_reg[7] ),
        .O(i_4_fu_194_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hF070)) 
    \i_fu_76[1]_i_1 
       (.I0(\trunc_ln469_reg_743_reg[7] ),
        .I1(\trunc_ln469_reg_743_reg[7]_0 ),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(i_fu_760));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \i_fu_76[1]_i_2 
       (.I0(ap_loop_init_int),
        .I1(\trunc_ln469_reg_743_reg[7] ),
        .I2(\trunc_ln469_reg_743_reg[7]_0 ),
        .O(i_4_fu_194_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\trunc_ln469_reg_743_reg[7]_0 ),
        .I3(\trunc_ln469_reg_743_reg[7] ),
        .O(icmp_ln466_fu_188_p2));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \q_fu_80[3]_i_1 
       (.I0(ap_loop_init_int),
        .I1(q_fu_80[0]),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'h12)) 
    \q_fu_80[4]_i_1 
       (.I0(q_fu_80[1]),
        .I1(ap_loop_init_int),
        .I2(q_fu_80[0]),
        .O(q_1_fu_679_p2));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF777)) 
    \trunc_ln469_reg_743[7]_i_1 
       (.I0(\trunc_ln469_reg_743_reg[7] ),
        .I1(\trunc_ln469_reg_743_reg[7]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .O(\i_fu_76_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln469_reg_743[7]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_flow_control_loop_pipe_sequential_init" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_28
   (D,
    \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ,
    \cmp_i_i603_i_reg_614_reg[0] ,
    SR,
    \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_0 ,
    E,
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg,
    \GradientValuesX_reg_750_reg[7] ,
    \GradientValuesY_reg_756_reg[7] ,
    S,
    DI,
    \col_fu_104_reg[6] ,
    \col_fu_104_reg[6]_0 ,
    \col_fu_104_reg[12] ,
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready,
    \col_fu_104_reg[12]_0 ,
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0,
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1,
    SS,
    ap_clk,
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
    Q,
    ap_loop_exit_ready_pp0_iter9_reg,
    CO,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    ap_rst_n,
    \src_buf1_fu_108_reg[0] ,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    \src_buf1_fu_108_reg[0]_0 ,
    ap_done_cache_reg_0,
    ap_enable_reg_pp0_iter1,
    icmp_ln272_reg_682,
    in_mat_data_empty_n,
    GradientValuesX_reg_750,
    \P0_fu_120_reg[7] ,
    GradientValuesY_reg_756,
    \P1_fu_124_reg[7] ,
    \col_1_reg_674_reg[12] ,
    \icmp_ln272_reg_682_reg[0] ,
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_2,
    ap_block_pp0_stage0_subdone);
  output [1:0]D;
  output \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ;
  output \cmp_i_i603_i_reg_614_reg[0] ;
  output [0:0]SR;
  output [0:0]\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_0 ;
  output [0:0]E;
  output [0:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg;
  output [7:0]\GradientValuesX_reg_750_reg[7] ;
  output [7:0]\GradientValuesY_reg_756_reg[7] ;
  output [2:0]S;
  output [2:0]DI;
  output [3:0]\col_fu_104_reg[6] ;
  output [3:0]\col_fu_104_reg[6]_0 ;
  output [1:0]\col_fu_104_reg[12] ;
  output grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready;
  output [12:0]\col_fu_104_reg[12]_0 ;
  output grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0;
  output grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1;
  input [0:0]SS;
  input ap_clk;
  input grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg;
  input [1:0]Q;
  input ap_loop_exit_ready_pp0_iter9_reg;
  input [0:0]CO;
  input \ap_CS_fsm_reg[5] ;
  input \ap_CS_fsm_reg[5]_0 ;
  input ap_rst_n;
  input \src_buf1_fu_108_reg[0] ;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input \src_buf1_fu_108_reg[0]_0 ;
  input ap_done_cache_reg_0;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln272_reg_682;
  input in_mat_data_empty_n;
  input [7:0]GradientValuesX_reg_750;
  input [7:0]\P0_fu_120_reg[7] ;
  input [7:0]GradientValuesY_reg_756;
  input [7:0]\P1_fu_124_reg[7] ;
  input [12:0]\col_1_reg_674_reg[12] ;
  input [13:0]\icmp_ln272_reg_682_reg[0] ;
  input [0:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_2;
  input ap_block_pp0_stage0_subdone;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [7:0]GradientValuesX_reg_750;
  wire [7:0]\GradientValuesX_reg_750_reg[7] ;
  wire [7:0]GradientValuesY_reg_756;
  wire [7:0]\GradientValuesY_reg_756_reg[7] ;
  wire [7:0]\P0_fu_120_reg[7] ;
  wire \P1_fu_124[7]_i_3_n_9 ;
  wire [7:0]\P1_fu_124_reg[7] ;
  wire [1:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter9_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_9;
  wire ap_rst_n;
  wire [11:1]ap_sig_allocacmp_col_1;
  wire \cmp_i_i603_i_reg_614_reg[0] ;
  wire [12:0]\col_1_reg_674_reg[12] ;
  wire \col_fu_104[12]_i_4_n_9 ;
  wire [1:0]\col_fu_104_reg[12] ;
  wire [12:0]\col_fu_104_reg[12]_0 ;
  wire \col_fu_104_reg[12]_i_3_n_10 ;
  wire \col_fu_104_reg[12]_i_3_n_11 ;
  wire \col_fu_104_reg[12]_i_3_n_12 ;
  wire \col_fu_104_reg[4]_i_1_n_10 ;
  wire \col_fu_104_reg[4]_i_1_n_11 ;
  wire \col_fu_104_reg[4]_i_1_n_12 ;
  wire \col_fu_104_reg[4]_i_1_n_9 ;
  wire [3:0]\col_fu_104_reg[6] ;
  wire [3:0]\col_fu_104_reg[6]_0 ;
  wire \col_fu_104_reg[8]_i_1_n_10 ;
  wire \col_fu_104_reg[8]_i_1_n_11 ;
  wire \col_fu_104_reg[8]_i_1_n_12 ;
  wire \col_fu_104_reg[8]_i_1_n_9 ;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg;
  wire [0:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1;
  wire [0:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_2;
  wire icmp_ln272_reg_682;
  wire [13:0]\icmp_ln272_reg_682_reg[0] ;
  wire \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ;
  wire [0:0]\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_0 ;
  wire in_mat_data_empty_n;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire \src_buf1_fu_108_reg[0] ;
  wire \src_buf1_fu_108_reg[0]_0 ;
  wire [3:3]\NLW_col_fu_104_reg[12]_i_3_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[0]_i_1 
       (.I0(GradientValuesX_reg_750[0]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P0_fu_120_reg[7] [0]),
        .O(\GradientValuesX_reg_750_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[1]_i_1 
       (.I0(GradientValuesX_reg_750[1]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P0_fu_120_reg[7] [1]),
        .O(\GradientValuesX_reg_750_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[2]_i_1 
       (.I0(GradientValuesX_reg_750[2]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P0_fu_120_reg[7] [2]),
        .O(\GradientValuesX_reg_750_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[3]_i_1 
       (.I0(GradientValuesX_reg_750[3]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P0_fu_120_reg[7] [3]),
        .O(\GradientValuesX_reg_750_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[4]_i_1 
       (.I0(GradientValuesX_reg_750[4]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P0_fu_120_reg[7] [4]),
        .O(\GradientValuesX_reg_750_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[5]_i_1 
       (.I0(GradientValuesX_reg_750[5]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P0_fu_120_reg[7] [5]),
        .O(\GradientValuesX_reg_750_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[6]_i_1 
       (.I0(GradientValuesX_reg_750[6]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P0_fu_120_reg[7] [6]),
        .O(\GradientValuesX_reg_750_reg[7] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[7]_i_1 
       (.I0(GradientValuesX_reg_750[7]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P0_fu_120_reg[7] [7]),
        .O(\GradientValuesX_reg_750_reg[7] [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[0]_i_1 
       (.I0(GradientValuesY_reg_756[0]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P1_fu_124_reg[7] [0]),
        .O(\GradientValuesY_reg_756_reg[7] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[1]_i_1 
       (.I0(GradientValuesY_reg_756[1]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P1_fu_124_reg[7] [1]),
        .O(\GradientValuesY_reg_756_reg[7] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[2]_i_1 
       (.I0(GradientValuesY_reg_756[2]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P1_fu_124_reg[7] [2]),
        .O(\GradientValuesY_reg_756_reg[7] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[3]_i_1 
       (.I0(GradientValuesY_reg_756[3]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P1_fu_124_reg[7] [3]),
        .O(\GradientValuesY_reg_756_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[4]_i_1 
       (.I0(GradientValuesY_reg_756[4]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P1_fu_124_reg[7] [4]),
        .O(\GradientValuesY_reg_756_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[5]_i_1 
       (.I0(GradientValuesY_reg_756[5]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P1_fu_124_reg[7] [5]),
        .O(\GradientValuesY_reg_756_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[6]_i_1 
       (.I0(GradientValuesY_reg_756[6]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P1_fu_124_reg[7] [6]),
        .O(\GradientValuesY_reg_756_reg[7] [6]));
  LUT6 #(
    .INIT(64'hEA00EA000000FF00)) 
    \P1_fu_124[7]_i_1 
       (.I0(\src_buf1_fu_108_reg[0] ),
        .I1(p_dstgy_data_full_n),
        .I2(p_dstgx_data_full_n),
        .I3(\cmp_i_i603_i_reg_614_reg[0] ),
        .I4(\P1_fu_124[7]_i_3_n_9 ),
        .I5(\src_buf1_fu_108_reg[0]_0 ),
        .O(E));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[7]_i_2 
       (.I0(GradientValuesY_reg_756[7]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P1_fu_124_reg[7] [7]),
        .O(\GradientValuesY_reg_756_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \P1_fu_124[7]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(\P1_fu_124[7]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBB0B0000)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_loop_exit_ready_pp0_iter9_reg),
        .I2(ap_done_cache),
        .I3(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I4(Q[1]),
        .I5(\ap_CS_fsm_reg[5]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF400440044004400)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_done_cache),
        .I2(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ),
        .I3(Q[1]),
        .I4(\cmp_i_i603_i_reg_614_reg[0] ),
        .I5(ap_loop_exit_ready_pp0_iter9_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    ap_done_cache_i_1__0
       (.I0(\cmp_i_i603_i_reg_614_reg[0] ),
        .I1(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ),
        .I2(ap_loop_exit_ready_pp0_iter9_reg),
        .I3(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_9),
        .Q(ap_done_cache),
        .R(SS));
  LUT3 #(
    .INIT(8'h40)) 
    ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_i_1
       (.I0(CO),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I2(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ),
        .O(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready));
  LUT6 #(
    .INIT(64'hFFDDDDDD5DDDDDDD)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\cmp_i_i603_i_reg_614_reg[0] ),
        .I4(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ),
        .I5(ap_loop_exit_ready_pp0_iter9_reg),
        .O(ap_loop_init_int_i_1__1_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_1_reg_674[0]_i_1 
       (.I0(\col_1_reg_674_reg[12] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(\col_fu_104_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \col_1_reg_674[11]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_1_reg_674[12]_i_1 
       (.I0(\col_1_reg_674_reg[12] [12]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(\col_fu_104_reg[12] [1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_104[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_1_reg_674_reg[12] [0]),
        .O(\col_fu_104_reg[12]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \col_fu_104[12]_i_1 
       (.I0(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(CO),
        .I4(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \col_fu_104[12]_i_2 
       (.I0(CO),
        .I1(\cmp_i_i603_i_reg_614_reg[0] ),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ),
        .O(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_104[12]_i_4 
       (.I0(\col_1_reg_674_reg[12] [12]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(\col_fu_104[12]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[12]_i_5 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [11]),
        .O(ap_sig_allocacmp_col_1[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[12]_i_6 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [10]),
        .O(ap_sig_allocacmp_col_1[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[12]_i_7 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [9]),
        .O(ap_sig_allocacmp_col_1[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[4]_i_2 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [4]),
        .O(ap_sig_allocacmp_col_1[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[4]_i_3 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [3]),
        .O(ap_sig_allocacmp_col_1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[4]_i_4 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [2]),
        .O(ap_sig_allocacmp_col_1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[4]_i_5 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [1]),
        .O(ap_sig_allocacmp_col_1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[8]_i_2 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [8]),
        .O(ap_sig_allocacmp_col_1[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[8]_i_3 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [7]),
        .O(ap_sig_allocacmp_col_1[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[8]_i_4 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [6]),
        .O(ap_sig_allocacmp_col_1[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[8]_i_5 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [5]),
        .O(ap_sig_allocacmp_col_1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_104_reg[12]_i_3 
       (.CI(\col_fu_104_reg[8]_i_1_n_9 ),
        .CO({\NLW_col_fu_104_reg[12]_i_3_CO_UNCONNECTED [3],\col_fu_104_reg[12]_i_3_n_10 ,\col_fu_104_reg[12]_i_3_n_11 ,\col_fu_104_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_104_reg[12]_0 [12:9]),
        .S({\col_fu_104[12]_i_4_n_9 ,ap_sig_allocacmp_col_1[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_104_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\col_fu_104_reg[4]_i_1_n_9 ,\col_fu_104_reg[4]_i_1_n_10 ,\col_fu_104_reg[4]_i_1_n_11 ,\col_fu_104_reg[4]_i_1_n_12 }),
        .CYINIT(\col_fu_104_reg[12] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_104_reg[12]_0 [4:1]),
        .S(ap_sig_allocacmp_col_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_104_reg[8]_i_1 
       (.CI(\col_fu_104_reg[4]_i_1_n_9 ),
        .CO({\col_fu_104_reg[8]_i_1_n_9 ,\col_fu_104_reg[8]_i_1_n_10 ,\col_fu_104_reg[8]_i_1_n_11 ,\col_fu_104_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_104_reg[12]_0 [8:5]),
        .S(ap_sig_allocacmp_col_1[8:5]));
  LUT6 #(
    .INIT(64'hCC4CFFFFCC4CCC4C)) 
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1
       (.I0(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I2(\cmp_i_i603_i_reg_614_reg[0] ),
        .I3(CO),
        .I4(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_2),
        .I5(Q[0]),
        .O(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0));
  LUT5 #(
    .INIT(32'hFFFF80AA)) 
    icmp_ln272_fu_426_p2_carry__0_i_2
       (.I0(\icmp_ln272_reg_682_reg[0] [12]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\col_1_reg_674_reg[12] [12]),
        .I4(\icmp_ln272_reg_682_reg[0] [13]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln272_fu_426_p2_carry__0_i_3
       (.I0(\col_1_reg_674_reg[12] [10]),
        .I1(\icmp_ln272_reg_682_reg[0] [10]),
        .I2(\col_1_reg_674_reg[12] [11]),
        .I3(\icmp_ln272_reg_682_reg[0] [11]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln272_fu_426_p2_carry__0_i_4
       (.I0(\col_1_reg_674_reg[12] [8]),
        .I1(\icmp_ln272_reg_682_reg[0] [8]),
        .I2(\col_1_reg_674_reg[12] [9]),
        .I3(\icmp_ln272_reg_682_reg[0] [9]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h0000708F)) 
    icmp_ln272_fu_426_p2_carry__0_i_6
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [12]),
        .I3(\icmp_ln272_reg_682_reg[0] [12]),
        .I4(\icmp_ln272_reg_682_reg[0] [13]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln272_fu_426_p2_carry__0_i_7
       (.I0(\col_1_reg_674_reg[12] [10]),
        .I1(\col_1_reg_674_reg[12] [11]),
        .I2(\icmp_ln272_reg_682_reg[0] [10]),
        .I3(\icmp_ln272_reg_682_reg[0] [11]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln272_fu_426_p2_carry__0_i_8
       (.I0(\col_1_reg_674_reg[12] [8]),
        .I1(\col_1_reg_674_reg[12] [9]),
        .I2(\icmp_ln272_reg_682_reg[0] [8]),
        .I3(\icmp_ln272_reg_682_reg[0] [9]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln272_fu_426_p2_carry_i_1
       (.I0(\col_1_reg_674_reg[12] [6]),
        .I1(\icmp_ln272_reg_682_reg[0] [6]),
        .I2(\col_1_reg_674_reg[12] [7]),
        .I3(\icmp_ln272_reg_682_reg[0] [7]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_104_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln272_fu_426_p2_carry_i_2
       (.I0(\col_1_reg_674_reg[12] [4]),
        .I1(\icmp_ln272_reg_682_reg[0] [4]),
        .I2(\col_1_reg_674_reg[12] [5]),
        .I3(\icmp_ln272_reg_682_reg[0] [5]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_104_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln272_fu_426_p2_carry_i_3
       (.I0(\col_1_reg_674_reg[12] [2]),
        .I1(\icmp_ln272_reg_682_reg[0] [2]),
        .I2(\col_1_reg_674_reg[12] [3]),
        .I3(\icmp_ln272_reg_682_reg[0] [3]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_104_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln272_fu_426_p2_carry_i_4
       (.I0(\col_1_reg_674_reg[12] [0]),
        .I1(\icmp_ln272_reg_682_reg[0] [0]),
        .I2(\col_1_reg_674_reg[12] [1]),
        .I3(\icmp_ln272_reg_682_reg[0] [1]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_104_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln272_fu_426_p2_carry_i_5
       (.I0(\col_1_reg_674_reg[12] [6]),
        .I1(\col_1_reg_674_reg[12] [7]),
        .I2(\icmp_ln272_reg_682_reg[0] [6]),
        .I3(\icmp_ln272_reg_682_reg[0] [7]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(\col_fu_104_reg[6] [3]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln272_fu_426_p2_carry_i_6
       (.I0(\col_1_reg_674_reg[12] [4]),
        .I1(\col_1_reg_674_reg[12] [5]),
        .I2(\icmp_ln272_reg_682_reg[0] [4]),
        .I3(\icmp_ln272_reg_682_reg[0] [5]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(\col_fu_104_reg[6] [2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln272_fu_426_p2_carry_i_7
       (.I0(\col_1_reg_674_reg[12] [2]),
        .I1(\col_1_reg_674_reg[12] [3]),
        .I2(\icmp_ln272_reg_682_reg[0] [2]),
        .I3(\icmp_ln272_reg_682_reg[0] [3]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(\col_fu_104_reg[6] [1]));
  LUT6 #(
    .INIT(64'h1888122214441111)) 
    icmp_ln272_fu_426_p2_carry_i_8
       (.I0(\icmp_ln272_reg_682_reg[0] [1]),
        .I1(\icmp_ln272_reg_682_reg[0] [0]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\col_1_reg_674_reg[12] [0]),
        .I5(\col_1_reg_674_reg[12] [1]),
        .O(\col_fu_104_reg[6] [0]));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ram_reg_0_i_27
       (.I0(ap_done_cache_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln272_reg_682),
        .I3(in_mat_data_empty_n),
        .O(\cmp_i_i603_i_reg_614_reg[0] ));
  LUT4 #(
    .INIT(16'hEAFF)) 
    ram_reg_0_i_28
       (.I0(\src_buf1_fu_108_reg[0] ),
        .I1(p_dstgy_data_full_n),
        .I2(p_dstgx_data_full_n),
        .I3(\src_buf1_fu_108_reg[0]_0 ),
        .O(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'h5444555500000000)) 
    \src_buf3_fu_136[23]_i_1 
       (.I0(\P1_fu_124[7]_i_3_n_9 ),
        .I1(\src_buf1_fu_108_reg[0] ),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .I4(\src_buf1_fu_108_reg[0]_0 ),
        .I5(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_0 ));
endmodule

(* ORIG_REF_NAME = "scharr_accel_flow_control_loop_pipe_sequential_init" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_33
   (ap_rst_n_0,
    D,
    E,
    we1,
    p_1_in,
    SR,
    address1,
    S,
    DI,
    \col_fu_50_reg[6] ,
    \col_fu_50_reg[6]_0 ,
    ap_loop_init_int_reg_0,
    \col_fu_50_reg[12] ,
    \ap_CS_fsm_reg[1] ,
    empty_n_reg,
    SS,
    ap_clk,
    ap_rst_n,
    CO,
    \col_fu_50_reg[0] ,
    in_mat_data_empty_n,
    grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
    Q,
    ram_reg_2,
    ram_reg_2_0,
    ap_block_pp0_stage0_subdone,
    ADDRARDADDR,
    \col_fu_50_reg[12]_0 ,
    icmp_ln386_fu_114_p2_carry__0);
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output we1;
  output p_1_in;
  output [0:0]SR;
  output [11:0]address1;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]\col_fu_50_reg[6] ;
  output [3:0]\col_fu_50_reg[6]_0 ;
  output ap_loop_init_int_reg_0;
  output [12:0]\col_fu_50_reg[12] ;
  output \ap_CS_fsm_reg[1] ;
  output empty_n_reg;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input \col_fu_50_reg[0] ;
  input in_mat_data_empty_n;
  input grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  input [2:0]Q;
  input ram_reg_2;
  input ram_reg_2_0;
  input ap_block_pp0_stage0_subdone;
  input [11:0]ADDRARDADDR;
  input [12:0]\col_fu_50_reg[12]_0 ;
  input [15:0]icmp_ln386_fu_114_p2_carry__0;

  wire [11:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [11:0]address1;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_9;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_9;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [12:12]ap_sig_allocacmp_col_3;
  wire \col_fu_50_reg[0] ;
  wire [12:0]\col_fu_50_reg[12] ;
  wire [12:0]\col_fu_50_reg[12]_0 ;
  wire \col_fu_50_reg[12]_i_3_n_10 ;
  wire \col_fu_50_reg[12]_i_3_n_11 ;
  wire \col_fu_50_reg[12]_i_3_n_12 ;
  wire \col_fu_50_reg[4]_i_1_n_10 ;
  wire \col_fu_50_reg[4]_i_1_n_11 ;
  wire \col_fu_50_reg[4]_i_1_n_12 ;
  wire \col_fu_50_reg[4]_i_1_n_9 ;
  wire [3:0]\col_fu_50_reg[6] ;
  wire [3:0]\col_fu_50_reg[6]_0 ;
  wire \col_fu_50_reg[8]_i_1_n_10 ;
  wire \col_fu_50_reg[8]_i_1_n_11 ;
  wire \col_fu_50_reg[8]_i_1_n_12 ;
  wire \col_fu_50_reg[8]_i_1_n_9 ;
  wire empty_n_reg;
  wire grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  wire [11:0]grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1;
  wire [15:0]icmp_ln386_fu_114_p2_carry__0;
  wire in_mat_data_empty_n;
  wire p_1_in;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire we1;
  wire [3:3]\NLW_col_fu_50_reg[12]_i_3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFAFFAAAABBBBAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_cache),
        .I2(CO),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q[1]),
        .I5(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0B000B00FF000000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(in_mat_data_empty_n),
        .I1(\col_fu_50_reg[0] ),
        .I2(CO),
        .I3(Q[1]),
        .I4(ap_done_cache),
        .I5(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h51FF5100)) 
    ap_done_cache_i_1
       (.I0(CO),
        .I1(\col_fu_50_reg[0] ),
        .I2(in_mat_data_empty_n),
        .I3(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_9),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h88A800A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(\col_fu_50_reg[0] ),
        .I3(in_mat_data_empty_n),
        .I4(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h7777F377F3F3F3F3)) 
    ap_loop_init_int_i_1__0
       (.I0(CO),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\col_fu_50_reg[0] ),
        .I4(in_mat_data_empty_n),
        .I5(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(ap_loop_init_int_i_1__0_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_50[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_fu_50_reg[12]_0 [0]),
        .O(\col_fu_50_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0B000000)) 
    \col_fu_50[12]_i_1 
       (.I0(in_mat_data_empty_n),
        .I1(\col_fu_50_reg[0] ),
        .I2(CO),
        .I3(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \col_fu_50[12]_i_2 
       (.I0(CO),
        .I1(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I2(in_mat_data_empty_n),
        .I3(\col_fu_50_reg[0] ),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_50[12]_i_4 
       (.I0(\col_fu_50_reg[12]_0 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(ap_sig_allocacmp_col_3));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[12]_i_5 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [11]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[12]_i_6 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [10]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[12]_i_7 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [9]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_50[4]_i_2 
       (.I0(\col_fu_50_reg[12]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_3 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [4]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_4 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [3]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_5 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [2]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_6 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [1]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_2 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [8]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_3 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [7]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_4 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [6]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_5 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [5]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_50_reg[12]_i_3 
       (.CI(\col_fu_50_reg[8]_i_1_n_9 ),
        .CO({\NLW_col_fu_50_reg[12]_i_3_CO_UNCONNECTED [3],\col_fu_50_reg[12]_i_3_n_10 ,\col_fu_50_reg[12]_i_3_n_11 ,\col_fu_50_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_50_reg[12] [12:9]),
        .S({ap_sig_allocacmp_col_3,grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_50_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\col_fu_50_reg[4]_i_1_n_9 ,\col_fu_50_reg[4]_i_1_n_10 ,\col_fu_50_reg[4]_i_1_n_11 ,\col_fu_50_reg[4]_i_1_n_12 }),
        .CYINIT(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_50_reg[12] [4:1]),
        .S(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_50_reg[8]_i_1 
       (.CI(\col_fu_50_reg[4]_i_1_n_9 ),
        .CO({\col_fu_50_reg[8]_i_1_n_9 ,\col_fu_50_reg[8]_i_1_n_10 ,\col_fu_50_reg[8]_i_1_n_11 ,\col_fu_50_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_50_reg[12] [8:5]),
        .S(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[8:5]));
  LUT5 #(
    .INIT(32'hEEFEAAAA)) 
    grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(CO),
        .I2(\col_fu_50_reg[0] ),
        .I3(in_mat_data_empty_n),
        .I4(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln386_fu_114_p2_carry__0_i_1
       (.I0(icmp_ln386_fu_114_p2_carry__0[14]),
        .I1(icmp_ln386_fu_114_p2_carry__0[15]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFFFF80AA)) 
    icmp_ln386_fu_114_p2_carry__0_i_2
       (.I0(icmp_ln386_fu_114_p2_carry__0[12]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\col_fu_50_reg[12]_0 [12]),
        .I4(icmp_ln386_fu_114_p2_carry__0[13]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln386_fu_114_p2_carry__0_i_3
       (.I0(\col_fu_50_reg[12]_0 [10]),
        .I1(icmp_ln386_fu_114_p2_carry__0[10]),
        .I2(\col_fu_50_reg[12]_0 [11]),
        .I3(icmp_ln386_fu_114_p2_carry__0[11]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln386_fu_114_p2_carry__0_i_4
       (.I0(\col_fu_50_reg[12]_0 [8]),
        .I1(icmp_ln386_fu_114_p2_carry__0[8]),
        .I2(\col_fu_50_reg[12]_0 [9]),
        .I3(icmp_ln386_fu_114_p2_carry__0[9]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln386_fu_114_p2_carry__0_i_5
       (.I0(icmp_ln386_fu_114_p2_carry__0[14]),
        .I1(icmp_ln386_fu_114_p2_carry__0[15]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h0000708F)) 
    icmp_ln386_fu_114_p2_carry__0_i_6
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [12]),
        .I3(icmp_ln386_fu_114_p2_carry__0[12]),
        .I4(icmp_ln386_fu_114_p2_carry__0[13]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln386_fu_114_p2_carry__0_i_7
       (.I0(\col_fu_50_reg[12]_0 [10]),
        .I1(\col_fu_50_reg[12]_0 [11]),
        .I2(icmp_ln386_fu_114_p2_carry__0[10]),
        .I3(icmp_ln386_fu_114_p2_carry__0[11]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln386_fu_114_p2_carry__0_i_8
       (.I0(\col_fu_50_reg[12]_0 [8]),
        .I1(\col_fu_50_reg[12]_0 [9]),
        .I2(icmp_ln386_fu_114_p2_carry__0[8]),
        .I3(icmp_ln386_fu_114_p2_carry__0[9]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln386_fu_114_p2_carry_i_1
       (.I0(\col_fu_50_reg[12]_0 [6]),
        .I1(icmp_ln386_fu_114_p2_carry__0[6]),
        .I2(\col_fu_50_reg[12]_0 [7]),
        .I3(icmp_ln386_fu_114_p2_carry__0[7]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln386_fu_114_p2_carry_i_2
       (.I0(\col_fu_50_reg[12]_0 [4]),
        .I1(icmp_ln386_fu_114_p2_carry__0[4]),
        .I2(\col_fu_50_reg[12]_0 [5]),
        .I3(icmp_ln386_fu_114_p2_carry__0[5]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln386_fu_114_p2_carry_i_3
       (.I0(\col_fu_50_reg[12]_0 [2]),
        .I1(icmp_ln386_fu_114_p2_carry__0[2]),
        .I2(\col_fu_50_reg[12]_0 [3]),
        .I3(icmp_ln386_fu_114_p2_carry__0[3]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln386_fu_114_p2_carry_i_4
       (.I0(\col_fu_50_reg[12]_0 [0]),
        .I1(icmp_ln386_fu_114_p2_carry__0[0]),
        .I2(\col_fu_50_reg[12]_0 [1]),
        .I3(icmp_ln386_fu_114_p2_carry__0[1]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln386_fu_114_p2_carry_i_5
       (.I0(\col_fu_50_reg[12]_0 [6]),
        .I1(\col_fu_50_reg[12]_0 [7]),
        .I2(icmp_ln386_fu_114_p2_carry__0[6]),
        .I3(icmp_ln386_fu_114_p2_carry__0[7]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(\col_fu_50_reg[6] [3]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln386_fu_114_p2_carry_i_6
       (.I0(\col_fu_50_reg[12]_0 [4]),
        .I1(\col_fu_50_reg[12]_0 [5]),
        .I2(icmp_ln386_fu_114_p2_carry__0[4]),
        .I3(icmp_ln386_fu_114_p2_carry__0[5]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(\col_fu_50_reg[6] [2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln386_fu_114_p2_carry_i_7
       (.I0(\col_fu_50_reg[12]_0 [2]),
        .I1(\col_fu_50_reg[12]_0 [3]),
        .I2(icmp_ln386_fu_114_p2_carry__0[2]),
        .I3(icmp_ln386_fu_114_p2_carry__0[3]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(\col_fu_50_reg[6] [1]));
  LUT6 #(
    .INIT(64'h1888122214441111)) 
    icmp_ln386_fu_114_p2_carry_i_8
       (.I0(icmp_ln386_fu_114_p2_carry__0[1]),
        .I1(icmp_ln386_fu_114_p2_carry__0[0]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\col_fu_50_reg[12]_0 [0]),
        .I5(\col_fu_50_reg[12]_0 [1]),
        .O(\col_fu_50_reg[6] [0]));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    ram_reg_0_i_1
       (.I0(ram_reg_2),
        .I1(ram_reg_2_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(CO),
        .O(we1));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_10
       (.I0(ADDRARDADDR[4]),
        .I1(\col_fu_50_reg[12]_0 [4]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[4]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_11
       (.I0(ADDRARDADDR[3]),
        .I1(\col_fu_50_reg[12]_0 [3]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[3]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_12__0
       (.I0(ADDRARDADDR[2]),
        .I1(\col_fu_50_reg[12]_0 [2]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[2]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_13
       (.I0(ADDRARDADDR[1]),
        .I1(\col_fu_50_reg[12]_0 [1]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[1]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_14
       (.I0(ADDRARDADDR[0]),
        .I1(\col_fu_50_reg[12]_0 [0]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[0]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_3
       (.I0(ADDRARDADDR[11]),
        .I1(\col_fu_50_reg[12]_0 [11]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[11]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_4
       (.I0(ADDRARDADDR[10]),
        .I1(\col_fu_50_reg[12]_0 [10]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[10]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_5
       (.I0(ADDRARDADDR[9]),
        .I1(\col_fu_50_reg[12]_0 [9]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[9]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_6
       (.I0(ADDRARDADDR[8]),
        .I1(\col_fu_50_reg[12]_0 [8]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[8]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_7
       (.I0(ADDRARDADDR[7]),
        .I1(\col_fu_50_reg[12]_0 [7]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[7]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_8
       (.I0(ADDRARDADDR[6]),
        .I1(\col_fu_50_reg[12]_0 [6]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[6]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_9
       (.I0(ADDRARDADDR[5]),
        .I1(\col_fu_50_reg[12]_0 [5]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[5]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \zext_ln392_reg_146[0]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \zext_ln392_reg_146[11]_i_1 
       (.I0(CO),
        .I1(in_mat_data_empty_n),
        .I2(\col_fu_50_reg[0] ),
        .I3(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \zext_ln392_reg_146[11]_i_2 
       (.I0(\col_fu_50_reg[0] ),
        .I1(in_mat_data_empty_n),
        .I2(CO),
        .O(p_1_in));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1
   (D,
    ap_clk,
    Q);
  output [31:0]D;
  input ap_clk;
  input [31:0]Q;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]din0_buf1;

  FDRE \din0_buf1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(din0_buf1[0]),
        .R(1'b0));
  FDRE \din0_buf1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(din0_buf1[10]),
        .R(1'b0));
  FDRE \din0_buf1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(din0_buf1[11]),
        .R(1'b0));
  FDRE \din0_buf1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(din0_buf1[12]),
        .R(1'b0));
  FDRE \din0_buf1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(din0_buf1[13]),
        .R(1'b0));
  FDRE \din0_buf1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(din0_buf1[14]),
        .R(1'b0));
  FDRE \din0_buf1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(din0_buf1[15]),
        .R(1'b0));
  FDRE \din0_buf1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(din0_buf1[16]),
        .R(1'b0));
  FDRE \din0_buf1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(din0_buf1[17]),
        .R(1'b0));
  FDRE \din0_buf1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(din0_buf1[18]),
        .R(1'b0));
  FDRE \din0_buf1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(din0_buf1[19]),
        .R(1'b0));
  FDRE \din0_buf1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(din0_buf1[1]),
        .R(1'b0));
  FDRE \din0_buf1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(din0_buf1[20]),
        .R(1'b0));
  FDRE \din0_buf1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(din0_buf1[21]),
        .R(1'b0));
  FDRE \din0_buf1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(din0_buf1[22]),
        .R(1'b0));
  FDRE \din0_buf1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(din0_buf1[23]),
        .R(1'b0));
  FDRE \din0_buf1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(din0_buf1[24]),
        .R(1'b0));
  FDRE \din0_buf1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(din0_buf1[25]),
        .R(1'b0));
  FDRE \din0_buf1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(din0_buf1[26]),
        .R(1'b0));
  FDRE \din0_buf1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(din0_buf1[27]),
        .R(1'b0));
  FDRE \din0_buf1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(din0_buf1[28]),
        .R(1'b0));
  FDRE \din0_buf1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(din0_buf1[29]),
        .R(1'b0));
  FDRE \din0_buf1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(din0_buf1[2]),
        .R(1'b0));
  FDRE \din0_buf1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(din0_buf1[30]),
        .R(1'b0));
  FDRE \din0_buf1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(din0_buf1[31]),
        .R(1'b0));
  FDRE \din0_buf1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(din0_buf1[3]),
        .R(1'b0));
  FDRE \din0_buf1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(din0_buf1[4]),
        .R(1'b0));
  FDRE \din0_buf1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(din0_buf1[5]),
        .R(1'b0));
  FDRE \din0_buf1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(din0_buf1[6]),
        .R(1'b0));
  FDRE \din0_buf1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(din0_buf1[7]),
        .R(1'b0));
  FDRE \din0_buf1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(din0_buf1[8]),
        .R(1'b0));
  FDRE \din0_buf1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(din0_buf1[9]),
        .R(1'b0));
  (* X_CORE_INFO = "floating_point_v7_1_15,Vivado 2023.1" *) 
  scharr_design_scharr_accel_0_0_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u
       (.D(D),
        .Q(din0_buf1),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip
   (D,
    ap_clk,
    Q);
  output [31:0]D;
  input ap_clk;
  input [31:0]Q;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire NLW_inst_m_axis_result_tlast_UNCONNECTED;
  wire NLW_inst_m_axis_result_tvalid_UNCONNECTED;
  wire NLW_inst_s_axis_a_tready_UNCONNECTED;
  wire NLW_inst_s_axis_b_tready_UNCONNECTED;
  wire NLW_inst_s_axis_c_tready_UNCONNECTED;
  wire NLW_inst_s_axis_operation_tready_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_result_tuser_UNCONNECTED;

  (* C_ACCUM_INPUT_MSB = "32" *) 
  (* C_ACCUM_LSB = "-31" *) 
  (* C_ACCUM_MSB = "32" *) 
  (* C_A_FRACTION_WIDTH = "24" *) 
  (* C_A_TDATA_WIDTH = "32" *) 
  (* C_A_TUSER_WIDTH = "1" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_BRAM_USAGE = "0" *) 
  (* C_B_FRACTION_WIDTH = "24" *) 
  (* C_B_TDATA_WIDTH = "32" *) 
  (* C_B_TUSER_WIDTH = "1" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_COMPARE_OPERATION = "8" *) 
  (* C_C_FRACTION_WIDTH = "24" *) 
  (* C_C_TDATA_WIDTH = "32" *) 
  (* C_C_TUSER_WIDTH = "1" *) 
  (* C_C_WIDTH = "32" *) 
  (* C_FIXED_DATA_UNSIGNED = "0" *) 
  (* C_HAS_ABSOLUTE = "0" *) 
  (* C_HAS_ACCUMULATOR_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_S = "0" *) 
  (* C_HAS_ACCUMULATOR_S = "0" *) 
  (* C_HAS_ACCUM_INPUT_OVERFLOW = "0" *) 
  (* C_HAS_ACCUM_OVERFLOW = "0" *) 
  (* C_HAS_ACLKEN = "1" *) 
  (* C_HAS_ADD = "0" *) 
  (* C_HAS_ARESETN = "0" *) 
  (* C_HAS_A_TLAST = "0" *) 
  (* C_HAS_A_TUSER = "0" *) 
  (* C_HAS_B = "1" *) 
  (* C_HAS_B_TLAST = "0" *) 
  (* C_HAS_B_TUSER = "0" *) 
  (* C_HAS_C = "0" *) 
  (* C_HAS_COMPARE = "0" *) 
  (* C_HAS_C_TLAST = "0" *) 
  (* C_HAS_C_TUSER = "0" *) 
  (* C_HAS_DIVIDE = "0" *) 
  (* C_HAS_DIVIDE_BY_ZERO = "0" *) 
  (* C_HAS_EXPONENTIAL = "0" *) 
  (* C_HAS_FIX_TO_FLT = "0" *) 
  (* C_HAS_FLT_TO_FIX = "0" *) 
  (* C_HAS_FLT_TO_FLT = "0" *) 
  (* C_HAS_FMA = "0" *) 
  (* C_HAS_FMS = "0" *) 
  (* C_HAS_INVALID_OP = "0" *) 
  (* C_HAS_LOGARITHM = "0" *) 
  (* C_HAS_MULTIPLY = "1" *) 
  (* C_HAS_OPERATION = "0" *) 
  (* C_HAS_OPERATION_TLAST = "0" *) 
  (* C_HAS_OPERATION_TUSER = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_RECIP = "0" *) 
  (* C_HAS_RECIP_SQRT = "0" *) 
  (* C_HAS_RESULT_TLAST = "0" *) 
  (* C_HAS_RESULT_TUSER = "0" *) 
  (* C_HAS_SQRT = "0" *) 
  (* C_HAS_SUBTRACT = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ADD = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_SUB = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MULT_USAGE = "3" *) 
  (* C_OPERATION_TDATA_WIDTH = "8" *) 
  (* C_OPERATION_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZATION = "1" *) 
  (* C_PART = "xc7z020clg400-1" *) 
  (* C_RATE = "1" *) 
  (* C_RESULT_FRACTION_WIDTH = "24" *) 
  (* C_RESULT_TDATA_WIDTH = "32" *) 
  (* C_RESULT_TUSER_WIDTH = "1" *) 
  (* C_RESULT_WIDTH = "32" *) 
  (* C_THROTTLE_SCHEME = "3" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  scharr_design_scharr_accel_0_0_floating_point_v7_1_15 inst
       (.aclk(ap_clk),
        .aclken(1'b1),
        .aresetn(1'b1),
        .m_axis_result_tdata(D),
        .m_axis_result_tlast(NLW_inst_m_axis_result_tlast_UNCONNECTED),
        .m_axis_result_tready(1'b0),
        .m_axis_result_tuser(NLW_inst_m_axis_result_tuser_UNCONNECTED[0]),
        .m_axis_result_tvalid(NLW_inst_m_axis_result_tvalid_UNCONNECTED),
        .s_axis_a_tdata(Q),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(NLW_inst_s_axis_a_tready_UNCONNECTED),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(1'b1),
        .s_axis_b_tdata({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_inst_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(1'b1),
        .s_axis_c_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_c_tlast(1'b0),
        .s_axis_c_tready(NLW_inst_s_axis_c_tready_UNCONNECTED),
        .s_axis_c_tuser(1'b0),
        .s_axis_c_tvalid(1'b0),
        .s_axis_operation_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_operation_tlast(1'b0),
        .s_axis_operation_tready(NLW_inst_s_axis_operation_tready_UNCONNECTED),
        .s_axis_operation_tuser(1'b0),
        .s_axis_operation_tvalid(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0,
    P,
    ap_enable_reg_pp0_iter4,
    p_dst_data_full_n,
    ap_enable_reg_pp0_iter1,
    p_dstgy_data_empty_n,
    p_dstgx_data_empty_n);
  output [9:0]D;
  output ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]p_reg_reg;
  input [23:0]p_reg_reg_0;
  input [31:0]P;
  input ap_enable_reg_pp0_iter4;
  input p_dst_data_full_n;
  input ap_enable_reg_pp0_iter1;
  input p_dstgy_data_empty_n;
  input p_dstgx_data_empty_n;

  wire [9:0]D;
  wire [31:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter4;
  wire p_dst_data_full_n;
  wire p_dstgx_data_empty_n;
  wire p_dstgy_data_empty_n;
  wire [7:0]p_reg_reg;
  wire [23:0]p_reg_reg_0;

  scharr_design_scharr_accel_0_0_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0 scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0_U
       (.D(D),
        .P(P),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter4_reg(ap_block_pp0_stage0_subdone),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0
   (D,
    ap_enable_reg_pp0_iter4_reg,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1,
    P,
    ap_enable_reg_pp0_iter4,
    p_dst_data_full_n,
    ap_enable_reg_pp0_iter1,
    p_dstgy_data_empty_n,
    p_dstgx_data_empty_n);
  output [9:0]D;
  output ap_enable_reg_pp0_iter4_reg;
  input ap_clk;
  input [7:0]p_reg_reg_0;
  input [23:0]p_reg_reg_1;
  input [31:0]P;
  input ap_enable_reg_pp0_iter4;
  input p_dst_data_full_n;
  input ap_enable_reg_pp0_iter1;
  input p_dstgy_data_empty_n;
  input p_dstgx_data_empty_n;

  wire [9:0]D;
  wire [31:0]P;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_reg;
  wire p_dst_data_full_n;
  wire p_dstgx_data_empty_n;
  wire p_dstgy_data_empty_n;
  wire [7:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hDD0D0D0D)) 
    mul_ln78_reg_194_reg_i_1
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(p_dst_data_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_dstgy_data_empty_n),
        .I4(p_dstgx_data_empty_n),
        .O(ap_enable_reg_pp0_iter4_reg));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_enable_reg_pp0_iter4_reg),
        .CEA2(ap_enable_reg_pp0_iter4_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_enable_reg_pp0_iter4_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_enable_reg_pp0_iter4_reg),
        .CEP(ap_enable_reg_pp0_iter4_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],D,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "scharr_accel_regslice_both" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    B_V_data_1_sel,
    img_inp_TVALID_int_regslice,
    ap_rst_n_0,
    push,
    ap_block_pp0_stage0_subdone,
    \B_V_data_1_payload_B_reg[23]_0 ,
    SS,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    ap_rst_n,
    \SRL_SIG_reg[1][0] ,
    in_mat_data_full_n,
    ap_enable_reg_pp0_iter1,
    CO,
    img_inp_TVALID,
    j_2_fu_60,
    Q,
    img_inp_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output B_V_data_1_sel;
  output img_inp_TVALID_int_regslice;
  output ap_rst_n_0;
  output push;
  output ap_block_pp0_stage0_subdone;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input [0:0]SS;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input ap_rst_n;
  input \SRL_SIG_reg[1][0] ;
  input in_mat_data_full_n;
  input ap_enable_reg_pp0_iter1;
  input [0:0]CO;
  input img_inp_TVALID;
  input j_2_fu_60;
  input [0:0]Q;
  input [23:0]img_inp_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_9_[0] ;
  wire \B_V_data_1_payload_A_reg_n_9_[10] ;
  wire \B_V_data_1_payload_A_reg_n_9_[11] ;
  wire \B_V_data_1_payload_A_reg_n_9_[12] ;
  wire \B_V_data_1_payload_A_reg_n_9_[13] ;
  wire \B_V_data_1_payload_A_reg_n_9_[14] ;
  wire \B_V_data_1_payload_A_reg_n_9_[15] ;
  wire \B_V_data_1_payload_A_reg_n_9_[16] ;
  wire \B_V_data_1_payload_A_reg_n_9_[17] ;
  wire \B_V_data_1_payload_A_reg_n_9_[18] ;
  wire \B_V_data_1_payload_A_reg_n_9_[19] ;
  wire \B_V_data_1_payload_A_reg_n_9_[1] ;
  wire \B_V_data_1_payload_A_reg_n_9_[20] ;
  wire \B_V_data_1_payload_A_reg_n_9_[21] ;
  wire \B_V_data_1_payload_A_reg_n_9_[22] ;
  wire \B_V_data_1_payload_A_reg_n_9_[23] ;
  wire \B_V_data_1_payload_A_reg_n_9_[2] ;
  wire \B_V_data_1_payload_A_reg_n_9_[3] ;
  wire \B_V_data_1_payload_A_reg_n_9_[4] ;
  wire \B_V_data_1_payload_A_reg_n_9_[5] ;
  wire \B_V_data_1_payload_A_reg_n_9_[6] ;
  wire \B_V_data_1_payload_A_reg_n_9_[7] ;
  wire \B_V_data_1_payload_A_reg_n_9_[8] ;
  wire \B_V_data_1_payload_A_reg_n_9_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_9_[0] ;
  wire \B_V_data_1_payload_B_reg_n_9_[10] ;
  wire \B_V_data_1_payload_B_reg_n_9_[11] ;
  wire \B_V_data_1_payload_B_reg_n_9_[12] ;
  wire \B_V_data_1_payload_B_reg_n_9_[13] ;
  wire \B_V_data_1_payload_B_reg_n_9_[14] ;
  wire \B_V_data_1_payload_B_reg_n_9_[15] ;
  wire \B_V_data_1_payload_B_reg_n_9_[16] ;
  wire \B_V_data_1_payload_B_reg_n_9_[17] ;
  wire \B_V_data_1_payload_B_reg_n_9_[18] ;
  wire \B_V_data_1_payload_B_reg_n_9_[19] ;
  wire \B_V_data_1_payload_B_reg_n_9_[1] ;
  wire \B_V_data_1_payload_B_reg_n_9_[20] ;
  wire \B_V_data_1_payload_B_reg_n_9_[21] ;
  wire \B_V_data_1_payload_B_reg_n_9_[22] ;
  wire \B_V_data_1_payload_B_reg_n_9_[23] ;
  wire \B_V_data_1_payload_B_reg_n_9_[2] ;
  wire \B_V_data_1_payload_B_reg_n_9_[3] ;
  wire \B_V_data_1_payload_B_reg_n_9_[4] ;
  wire \B_V_data_1_payload_B_reg_n_9_[5] ;
  wire \B_V_data_1_payload_B_reg_n_9_[6] ;
  wire \B_V_data_1_payload_B_reg_n_9_[7] ;
  wire \B_V_data_1_payload_B_reg_n_9_[8] ;
  wire \B_V_data_1_payload_B_reg_n_9_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_9;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_9 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [0:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TVALID;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_data_full_n;
  wire j_2_fu_60;
  wire push;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(img_inp_TVALID_int_regslice),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(img_inp_TVALID_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[9] ),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(img_inp_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_9));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_9),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT6 #(
    .INIT(64'h8A80AA80AA80AA80)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(img_inp_TVALID),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(img_inp_TVALID_int_regslice),
        .I4(j_2_fu_60),
        .I5(Q),
        .O(\B_V_data_1_state[0]_i_1__0_n_9 ));
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(img_inp_TVALID_int_regslice),
        .I1(Q),
        .I2(j_2_fu_60),
        .I3(img_inp_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_9 ),
        .Q(img_inp_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  LUT6 #(
    .INIT(64'hAA2A000000000000)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(Q),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(CO),
        .I3(img_inp_TVALID_int_regslice),
        .I4(in_mat_data_full_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(push));
  LUT6 #(
    .INIT(64'h88AA808000AA0000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(img_inp_TVALID_int_regslice),
        .I3(in_mat_data_full_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hF700F7F7)) 
    ap_loop_init_int_i_2
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(CO),
        .I2(img_inp_TVALID_int_regslice),
        .I3(in_mat_data_full_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[10] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[11] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[12] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[13] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[14] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[15] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[16] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[17] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[18] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[19] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[20] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[21] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[22] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[23]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[23] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[8] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[9] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_regslice_both" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_regslice_both__parameterized1
   (img_out_TLAST,
    SS,
    ap_clk,
    ap_rst_n,
    img_out_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    axi_last_reg_194,
    ap_enable_reg_pp0_iter1,
    img_out_TREADY_int_regslice,
    Q,
    dst_1_data_empty_n);
  output [0:0]img_out_TLAST;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input img_out_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input axi_last_reg_194;
  input ap_enable_reg_pp0_iter1;
  input img_out_TREADY_int_regslice;
  input [0:0]Q;
  input dst_1_data_empty_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_9 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_9 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_9;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_9 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_9_[0] ;
  wire \B_V_data_1_state_reg_n_9_[1] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire axi_last_reg_194;
  wire dst_1_data_empty_n;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(axi_last_reg_194),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_9_[1] ),
        .I3(\B_V_data_1_state_reg_n_9_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_9 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_9 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(axi_last_reg_194),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_9_[1] ),
        .I3(\B_V_data_1_state_reg_n_9_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_9 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_9 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\B_V_data_1_state_reg_n_9_[0] ),
        .I1(img_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_9));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_9),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_9_[1] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(img_out_TREADY_int_regslice),
        .I3(Q),
        .I4(dst_1_data_empty_n),
        .I5(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_9));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_9),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_9_[0] ),
        .I2(\B_V_data_1_state_reg_n_9_[1] ),
        .I3(img_out_TREADY),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[0]_i_1__1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg_n_9_[1] ),
        .I3(\B_V_data_1_state_reg_n_9_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_9 ),
        .Q(\B_V_data_1_state_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_9_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \img_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(img_out_TLAST));
endmodule

(* ORIG_REF_NAME = "scharr_accel_regslice_both" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_regslice_both__parameterized2
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_1 ,
    E,
    \B_V_data_1_state_reg[0]_2 ,
    \B_V_data_1_state_reg[0]_3 ,
    empty_n_reg,
    empty_n_reg_0,
    D,
    \B_V_data_1_state_reg[0]_4 ,
    img_out_TDATA,
    SS,
    ap_clk,
    img_out_TREADY,
    Q,
    dst_1_rows_channel_empty_n,
    push,
    dst_1_cols_channel_empty_n,
    push_0,
    CO,
    ap_rst_n,
    \B_V_data_1_state_reg[0]_5 ,
    dst_1_data_empty_n,
    B_V_data_1_sel_wr_reg_0,
    \B_V_data_1_payload_B_reg[7]_0 );
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output \B_V_data_1_state_reg[0]_1 ;
  output [0:0]E;
  output \B_V_data_1_state_reg[0]_2 ;
  output [0:0]\B_V_data_1_state_reg[0]_3 ;
  output empty_n_reg;
  output empty_n_reg_0;
  output [1:0]D;
  output \B_V_data_1_state_reg[0]_4 ;
  output [7:0]img_out_TDATA;
  input [0:0]SS;
  input ap_clk;
  input img_out_TREADY;
  input [3:0]Q;
  input dst_1_rows_channel_empty_n;
  input push;
  input dst_1_cols_channel_empty_n;
  input push_0;
  input [0:0]CO;
  input ap_rst_n;
  input \B_V_data_1_state_reg[0]_5 ;
  input dst_1_data_empty_n;
  input B_V_data_1_sel_wr_reg_0;
  input [7:0]\B_V_data_1_payload_B_reg[7]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_9_[0] ;
  wire \B_V_data_1_payload_A_reg_n_9_[1] ;
  wire \B_V_data_1_payload_A_reg_n_9_[2] ;
  wire \B_V_data_1_payload_A_reg_n_9_[3] ;
  wire \B_V_data_1_payload_A_reg_n_9_[4] ;
  wire \B_V_data_1_payload_A_reg_n_9_[5] ;
  wire \B_V_data_1_payload_A_reg_n_9_[6] ;
  wire \B_V_data_1_payload_A_reg_n_9_[7] ;
  wire [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg_n_9_[0] ;
  wire \B_V_data_1_payload_B_reg_n_9_[1] ;
  wire \B_V_data_1_payload_B_reg_n_9_[2] ;
  wire \B_V_data_1_payload_B_reg_n_9_[3] ;
  wire \B_V_data_1_payload_B_reg_n_9_[4] ;
  wire \B_V_data_1_payload_B_reg_n_9_[5] ;
  wire \B_V_data_1_payload_B_reg_n_9_[6] ;
  wire \B_V_data_1_payload_B_reg_n_9_[7] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_9;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_9 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[0]_2 ;
  wire [0:0]\B_V_data_1_state_reg[0]_3 ;
  wire \B_V_data_1_state_reg[0]_4 ;
  wire \B_V_data_1_state_reg[0]_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_data_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [7:0]img_out_TDATA;
  wire img_out_TREADY;
  wire push;
  wire push_0;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[7]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_9));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_9),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(dst_1_data_empty_n),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(B_V_data_1_sel_wr_reg_0),
        .I4(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_9));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_9),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'h8AAA8888)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[0]_5 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(img_out_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBFFFBBBBFFFFBBBB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(dst_1_data_empty_n),
        .I3(Q[2]),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(B_V_data_1_sel_wr_reg_0),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_9 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  LUT4 #(
    .INIT(16'h2AFF)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[0]),
        .I1(dst_1_rows_channel_empty_n),
        .I2(dst_1_cols_channel_empty_n),
        .I3(\B_V_data_1_state_reg[0]_4 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h44F4F4F444444444)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(CO),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(img_out_TREADY),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h80008888)) 
    full_n_i_2__2
       (.I0(dst_1_rows_channel_empty_n),
        .I1(Q[3]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(img_out_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'h80008888)) 
    full_n_i_2__3
       (.I0(dst_1_cols_channel_empty_n),
        .I1(Q[3]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(img_out_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h2AFF)) 
    \int_isr[0]_i_3 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[3]),
        .O(\B_V_data_1_state_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h5999AAAAAAAAAAAA)) 
    \mOutPtr[3]_i_1 
       (.I0(push),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(img_out_TREADY),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(Q[3]),
        .I5(dst_1_rows_channel_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h5999AAAAAAAAAAAA)) 
    \mOutPtr[3]_i_1__1 
       (.I0(push_0),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(img_out_TREADY),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(Q[3]),
        .I5(dst_1_cols_channel_empty_n),
        .O(\B_V_data_1_state_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hD5000000FFFFFFFF)) 
    \mOutPtr[3]_i_3 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[3]),
        .I4(dst_1_rows_channel_empty_n),
        .I5(push),
        .O(\B_V_data_1_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hD5000000FFFFFFFF)) 
    \mOutPtr[3]_i_3__1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[3]),
        .I4(dst_1_cols_channel_empty_n),
        .I5(push_0),
        .O(\B_V_data_1_state_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "scharr_accel_start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0
   (Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start,
    start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n,
    empty_n_reg_0,
    push,
    empty_n_reg_1,
    SS,
    ap_clk,
    in_mat_cols_c_empty_n,
    \mOutPtr_reg[0]_0 ,
    in_mat_rows_c_empty_n,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    in_mat_cols_c_full_n,
    in_mat_rows_c_full_n,
    Q,
    start_once_reg,
    in_mat_cols_c15_channel_empty_n,
    in_mat_rows_c14_channel_empty_n,
    full_n_reg_0);
  output Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  output start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n;
  output empty_n_reg_0;
  output push;
  output empty_n_reg_1;
  input [0:0]SS;
  input ap_clk;
  input in_mat_cols_c_empty_n;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input in_mat_rows_c_empty_n;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input [0:0]\mOutPtr_reg[0]_2 ;
  input in_mat_cols_c_full_n;
  input in_mat_rows_c_full_n;
  input [0:0]Q;
  input start_once_reg;
  input in_mat_cols_c15_channel_empty_n;
  input in_mat_rows_c14_channel_empty_n;
  input full_n_reg_0;

  wire [0:0]Q;
  wire \SRL_SIG[0][15]_i_3_n_9 ;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  wire ap_clk;
  wire empty_n_i_1__0_n_9;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__0_n_9;
  wire full_n_reg_0;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_rows_c14_channel_empty_n;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire [0:0]\mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire push;
  wire start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG[0][15]_i_3_n_9 ),
        .I1(in_mat_cols_c_full_n),
        .I2(in_mat_rows_c_full_n),
        .I3(Q),
        .O(push));
  LUT4 #(
    .INIT(16'hE000)) 
    \SRL_SIG[0][15]_i_3 
       (.I0(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
        .I1(start_once_reg),
        .I2(in_mat_cols_c15_channel_empty_n),
        .I3(in_mat_rows_c14_channel_empty_n),
        .O(\SRL_SIG[0][15]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFF4F04040404)) 
    empty_n_i_1__0
       (.I0(start_once_reg),
        .I1(\SRL_SIG[0][15]_i_3_n_9 ),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(\mOutPtr_reg_n_9_[0] ),
        .I5(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .O(empty_n_i_1__0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_9),
        .Q(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFEFFF0FF0000)) 
    full_n_i_1__0
       (.I0(\mOutPtr_reg_n_9_[1] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(start_once_reg),
        .I3(\SRL_SIG[0][15]_i_3_n_9 ),
        .I4(full_n_reg_0),
        .I5(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
        .O(full_n_i_1__0_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_9),
        .Q(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
        .S(SS));
  LUT6 #(
    .INIT(64'h55559555AAAA6AAA)) 
    \mOutPtr[0]_i_1 
       (.I0(full_n_reg_0),
        .I1(in_mat_rows_c14_channel_empty_n),
        .I2(in_mat_cols_c15_channel_empty_n),
        .I3(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__2 
       (.I0(in_mat_cols_c_empty_n),
        .I1(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(in_mat_rows_c_empty_n),
        .I4(push),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__3 
       (.I0(in_mat_rows_c_empty_n),
        .I1(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(in_mat_cols_c_empty_n),
        .I4(push),
        .I5(\mOutPtr_reg[0]_2 ),
        .O(empty_n_reg_1));
  LUT5 #(
    .INIT(32'hBADF4520)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(start_once_reg),
        .I2(\SRL_SIG[0][15]_i_3_n_9 ),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFGradientX_16_0_s" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s
   (vt0_val_int_reg,
    \vb0_val_int_reg_reg[6]_0 ,
    vb0_val_read_reg_305,
    \vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 ,
    \S00_2_reg_346_reg[15]_0 ,
    S,
    \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0 ,
    \S00_2_reg_346_reg[15]_1 ,
    \S00_2_reg_346_reg[15]_2 ,
    \S00_2_reg_346_reg[15]_3 ,
    \S00_2_reg_346_reg[15]_4 ,
    \S00_2_reg_346_reg[15]_5 ,
    \S00_2_reg_346_reg[15]_6 ,
    \S00_2_reg_346_reg[15]_7 ,
    \S00_2_reg_346_reg[15]_8 ,
    DI,
    \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1 ,
    \S00_2_reg_346_reg[13]_0 ,
    ap_clk,
    Q,
    \vb0_val_int_reg_reg[7]_0 ,
    \ref_tmp_reg_770_reg[0] ,
    \ref_tmp_reg_770_reg[0]_0 ,
    trunc_ln162_reg_369,
    temp_g_2_reg_364,
    \vm0_val_int_reg_reg[7]_0 );
  output [7:0]vt0_val_int_reg;
  output [6:0]\vb0_val_int_reg_reg[6]_0 ;
  output [7:0]vb0_val_read_reg_305;
  output [1:0]\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 ;
  output \S00_2_reg_346_reg[15]_0 ;
  output [2:0]S;
  output [3:0]\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0 ;
  output \S00_2_reg_346_reg[15]_1 ;
  output \S00_2_reg_346_reg[15]_2 ;
  output \S00_2_reg_346_reg[15]_3 ;
  output \S00_2_reg_346_reg[15]_4 ;
  output \S00_2_reg_346_reg[15]_5 ;
  output \S00_2_reg_346_reg[15]_6 ;
  output \S00_2_reg_346_reg[15]_7 ;
  output \S00_2_reg_346_reg[15]_8 ;
  output [2:0]DI;
  output [3:0]\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1 ;
  output [5:0]\S00_2_reg_346_reg[13]_0 ;
  input ap_clk;
  input [7:0]Q;
  input [7:0]\vb0_val_int_reg_reg[7]_0 ;
  input \ref_tmp_reg_770_reg[0] ;
  input \ref_tmp_reg_770_reg[0]_0 ;
  input [5:0]trunc_ln162_reg_369;
  input [0:0]temp_g_2_reg_364;
  input [7:0]\vm0_val_int_reg_reg[7]_0 ;

  wire [15:0]A00_fu_170_p21_out;
  wire A00_fu_170_p2_carry__0_i_1__1_n_9;
  wire A00_fu_170_p2_carry__0_i_2__1_n_9;
  wire A00_fu_170_p2_carry__0_i_3__1_n_9;
  wire A00_fu_170_p2_carry__0_i_4__1_n_9;
  wire A00_fu_170_p2_carry__0_i_5__1_n_9;
  wire A00_fu_170_p2_carry__0_i_6__1_n_9;
  wire A00_fu_170_p2_carry__0_i_7__1_n_9;
  wire A00_fu_170_p2_carry__0_i_8__1_n_9;
  wire A00_fu_170_p2_carry__0_n_10;
  wire A00_fu_170_p2_carry__0_n_11;
  wire A00_fu_170_p2_carry__0_n_12;
  wire A00_fu_170_p2_carry__0_n_9;
  wire A00_fu_170_p2_carry__1_i_1__1_n_9;
  wire A00_fu_170_p2_carry__1_i_2__1_n_9;
  wire A00_fu_170_p2_carry__1_i_3__1_n_9;
  wire A00_fu_170_p2_carry__1_i_4__1_n_9;
  wire A00_fu_170_p2_carry__1_i_5__1_n_9;
  wire A00_fu_170_p2_carry__1_i_6__1_n_9;
  wire A00_fu_170_p2_carry__1_i_7__1_n_9;
  wire A00_fu_170_p2_carry__1_n_10;
  wire A00_fu_170_p2_carry__1_n_11;
  wire A00_fu_170_p2_carry__1_n_12;
  wire A00_fu_170_p2_carry__1_n_9;
  wire A00_fu_170_p2_carry__2_i_1__1_n_9;
  wire A00_fu_170_p2_carry__2_i_2__1_n_9;
  wire A00_fu_170_p2_carry__2_i_3__1_n_9;
  wire A00_fu_170_p2_carry__2_i_4__1_n_9;
  wire A00_fu_170_p2_carry__2_n_10;
  wire A00_fu_170_p2_carry__2_n_11;
  wire A00_fu_170_p2_carry__2_n_12;
  wire A00_fu_170_p2_carry_i_1__1_n_9;
  wire A00_fu_170_p2_carry_i_2__1_n_9;
  wire A00_fu_170_p2_carry_i_3__1_n_9;
  wire A00_fu_170_p2_carry_i_4__1_n_9;
  wire A00_fu_170_p2_carry_n_10;
  wire A00_fu_170_p2_carry_n_11;
  wire A00_fu_170_p2_carry_n_12;
  wire A00_fu_170_p2_carry_n_9;
  wire [15:0]A00_reg_336;
  wire [12:0]A01_fu_146_p2;
  wire A01_fu_146_p2_carry__0_i_1_n_9;
  wire A01_fu_146_p2_carry__0_i_2_n_9;
  wire A01_fu_146_p2_carry__0_i_3_n_9;
  wire A01_fu_146_p2_carry__0_i_4_n_9;
  wire A01_fu_146_p2_carry__0_i_5_n_9;
  wire A01_fu_146_p2_carry__0_i_6_n_9;
  wire A01_fu_146_p2_carry__0_i_7_n_9;
  wire A01_fu_146_p2_carry__0_i_8_n_9;
  wire A01_fu_146_p2_carry__0_n_10;
  wire A01_fu_146_p2_carry__0_n_11;
  wire A01_fu_146_p2_carry__0_n_12;
  wire A01_fu_146_p2_carry__0_n_9;
  wire A01_fu_146_p2_carry__1_i_1_n_9;
  wire A01_fu_146_p2_carry__1_i_2_n_9;
  wire A01_fu_146_p2_carry__1_i_3_n_9;
  wire A01_fu_146_p2_carry__1_n_11;
  wire A01_fu_146_p2_carry__1_n_12;
  wire A01_fu_146_p2_carry_i_1_n_9;
  wire A01_fu_146_p2_carry_i_2_n_9;
  wire A01_fu_146_p2_carry_i_4_n_9;
  wire A01_fu_146_p2_carry_i_5_n_9;
  wire A01_fu_146_p2_carry_i_6_n_9;
  wire A01_fu_146_p2_carry_i_7_n_9;
  wire A01_fu_146_p2_carry_n_10;
  wire A01_fu_146_p2_carry_n_11;
  wire A01_fu_146_p2_carry_n_12;
  wire A01_fu_146_p2_carry_n_9;
  wire [12:0]A01_reg_326;
  wire [2:0]DI;
  wire [7:0]Q;
  wire [2:0]S;
  wire S00_2_fu_196_p2_carry__0_i_1__1_n_9;
  wire S00_2_fu_196_p2_carry__0_i_2__1_n_9;
  wire S00_2_fu_196_p2_carry__0_i_3__1_n_9;
  wire S00_2_fu_196_p2_carry__0_i_4__1_n_9;
  wire S00_2_fu_196_p2_carry__0_i_5__1_n_9;
  wire S00_2_fu_196_p2_carry__0_i_6__1_n_9;
  wire S00_2_fu_196_p2_carry__0_i_7__1_n_9;
  wire S00_2_fu_196_p2_carry__0_i_8__1_n_9;
  wire S00_2_fu_196_p2_carry__0_n_10;
  wire S00_2_fu_196_p2_carry__0_n_11;
  wire S00_2_fu_196_p2_carry__0_n_12;
  wire S00_2_fu_196_p2_carry__0_n_13;
  wire S00_2_fu_196_p2_carry__0_n_14;
  wire S00_2_fu_196_p2_carry__0_n_15;
  wire S00_2_fu_196_p2_carry__0_n_16;
  wire S00_2_fu_196_p2_carry__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_1__1_n_9;
  wire S00_2_fu_196_p2_carry__1_i_2__1_n_9;
  wire S00_2_fu_196_p2_carry__1_i_3__1_n_9;
  wire S00_2_fu_196_p2_carry__1_i_4__1_n_9;
  wire S00_2_fu_196_p2_carry__1_i_5__1_n_9;
  wire S00_2_fu_196_p2_carry__1_i_6__1_n_9;
  wire S00_2_fu_196_p2_carry__1_i_7__1_n_9;
  wire S00_2_fu_196_p2_carry__1_i_8__1_n_9;
  wire S00_2_fu_196_p2_carry__1_n_10;
  wire S00_2_fu_196_p2_carry__1_n_11;
  wire S00_2_fu_196_p2_carry__1_n_12;
  wire S00_2_fu_196_p2_carry__1_n_13;
  wire S00_2_fu_196_p2_carry__1_n_14;
  wire S00_2_fu_196_p2_carry__1_n_15;
  wire S00_2_fu_196_p2_carry__1_n_16;
  wire S00_2_fu_196_p2_carry__1_n_9;
  wire S00_2_fu_196_p2_carry__2_i_1__1_n_9;
  wire S00_2_fu_196_p2_carry__2_i_2__1_n_9;
  wire S00_2_fu_196_p2_carry__2_i_3__1_n_9;
  wire S00_2_fu_196_p2_carry__2_i_4__1_n_9;
  wire S00_2_fu_196_p2_carry__2_i_5__1_n_9;
  wire S00_2_fu_196_p2_carry__2_n_11;
  wire S00_2_fu_196_p2_carry__2_n_12;
  wire S00_2_fu_196_p2_carry__2_n_14;
  wire S00_2_fu_196_p2_carry__2_n_15;
  wire S00_2_fu_196_p2_carry__2_n_16;
  wire S00_2_fu_196_p2_carry_i_1__1_n_9;
  wire S00_2_fu_196_p2_carry_i_2__1_n_9;
  wire S00_2_fu_196_p2_carry_i_3__1_n_9;
  wire S00_2_fu_196_p2_carry_i_4__1_n_9;
  wire S00_2_fu_196_p2_carry_i_5__1_n_9;
  wire S00_2_fu_196_p2_carry_i_6__1_n_9;
  wire S00_2_fu_196_p2_carry_i_7__1_n_9;
  wire S00_2_fu_196_p2_carry_n_10;
  wire S00_2_fu_196_p2_carry_n_11;
  wire S00_2_fu_196_p2_carry_n_12;
  wire S00_2_fu_196_p2_carry_n_13;
  wire S00_2_fu_196_p2_carry_n_14;
  wire S00_2_fu_196_p2_carry_n_15;
  wire S00_2_fu_196_p2_carry_n_16;
  wire S00_2_fu_196_p2_carry_n_9;
  wire [15:14]S00_2_reg_346;
  wire [5:0]\S00_2_reg_346_reg[13]_0 ;
  wire \S00_2_reg_346_reg[15]_0 ;
  wire \S00_2_reg_346_reg[15]_1 ;
  wire \S00_2_reg_346_reg[15]_2 ;
  wire \S00_2_reg_346_reg[15]_3 ;
  wire \S00_2_reg_346_reg[15]_4 ;
  wire \S00_2_reg_346_reg[15]_5 ;
  wire \S00_2_reg_346_reg[15]_6 ;
  wire \S00_2_reg_346_reg[15]_7 ;
  wire \S00_2_reg_346_reg[15]_8 ;
  wire [15:1]add_ln90_reg_331_pp0_iter1_reg;
  wire \add_ln90_reg_331_reg[13]_i_1__1_n_10 ;
  wire \add_ln90_reg_331_reg[13]_i_1__1_n_11 ;
  wire \add_ln90_reg_331_reg[13]_i_1__1_n_12 ;
  wire \add_ln90_reg_331_reg[13]_i_1__1_n_9 ;
  wire \add_ln90_reg_331_reg[15]_i_1__1_n_12 ;
  wire \add_ln90_reg_331_reg[5]_i_1__1_n_10 ;
  wire \add_ln90_reg_331_reg[5]_i_1__1_n_11 ;
  wire \add_ln90_reg_331_reg[5]_i_1__1_n_12 ;
  wire \add_ln90_reg_331_reg[5]_i_1__1_n_9 ;
  wire \add_ln90_reg_331_reg[9]_i_1__1_n_10 ;
  wire \add_ln90_reg_331_reg[9]_i_1__1_n_11 ;
  wire \add_ln90_reg_331_reg[9]_i_1__1_n_12 ;
  wire \add_ln90_reg_331_reg[9]_i_1__1_n_9 ;
  wire \add_ln90_reg_331_reg_n_9_[10] ;
  wire \add_ln90_reg_331_reg_n_9_[11] ;
  wire \add_ln90_reg_331_reg_n_9_[12] ;
  wire \add_ln90_reg_331_reg_n_9_[13] ;
  wire \add_ln90_reg_331_reg_n_9_[14] ;
  wire \add_ln90_reg_331_reg_n_9_[15] ;
  wire \add_ln90_reg_331_reg_n_9_[2] ;
  wire \add_ln90_reg_331_reg_n_9_[3] ;
  wire \add_ln90_reg_331_reg_n_9_[4] ;
  wire \add_ln90_reg_331_reg_n_9_[5] ;
  wire \add_ln90_reg_331_reg_n_9_[6] ;
  wire \add_ln90_reg_331_reg_n_9_[7] ;
  wire \add_ln90_reg_331_reg_n_9_[8] ;
  wire \add_ln90_reg_331_reg_n_9_[9] ;
  wire ap_clk;
  wire [14:1]p_0_in;
  wire [1:1]p_1_in;
  wire \ref_tmp_reg_770_reg[0] ;
  wire \ref_tmp_reg_770_reg[0]_0 ;
  wire [0:0]temp_g_2_reg_364;
  wire [11:1]tmp311_fu_126_p2;
  wire tmp311_fu_126_p2_carry__0_i_1_n_9;
  wire tmp311_fu_126_p2_carry__0_i_2_n_9;
  wire tmp311_fu_126_p2_carry__0_i_3_n_9;
  wire tmp311_fu_126_p2_carry__0_n_10;
  wire tmp311_fu_126_p2_carry__0_n_11;
  wire tmp311_fu_126_p2_carry__0_n_12;
  wire tmp311_fu_126_p2_carry_i_1_n_9;
  wire tmp311_fu_126_p2_carry_i_2_n_9;
  wire tmp311_fu_126_p2_carry_i_3_n_9;
  wire tmp311_fu_126_p2_carry_i_4_n_9;
  wire tmp311_fu_126_p2_carry_i_5_n_9;
  wire tmp311_fu_126_p2_carry_n_10;
  wire tmp311_fu_126_p2_carry_n_11;
  wire tmp311_fu_126_p2_carry_n_12;
  wire tmp311_fu_126_p2_carry_n_9;
  wire [5:0]trunc_ln162_reg_369;
  wire [7:0]trunc_ln80_reg_316;
  wire [7:0]trunc_ln88_reg_351;
  wire [7:7]vb0_val_int_reg;
  wire [6:0]\vb0_val_int_reg_reg[6]_0 ;
  wire [7:0]\vb0_val_int_reg_reg[7]_0 ;
  wire [7:0]vb0_val_read_reg_305;
  wire [6:1]vb0_val_read_reg_305_pp0_iter1_reg;
  wire [3:0]\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0 ;
  wire [3:0]\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1 ;
  wire [1:0]\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]vm0_val_int_reg;
  wire [7:0]\vm0_val_int_reg_reg[7]_0 ;
  wire [7:0]vt0_val_int_reg;
  wire [3:3]NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_A01_fu_146_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_A01_fu_146_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_add_ln90_reg_331_reg[15]_i_1__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln90_reg_331_reg[15]_i_1__1_O_UNCONNECTED ;
  wire [3:3]NLW_tmp311_fu_126_p2_carry__0_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry
       (.CI(1'b0),
        .CO({A00_fu_170_p2_carry_n_9,A00_fu_170_p2_carry_n_10,A00_fu_170_p2_carry_n_11,A00_fu_170_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI(A01_reg_326[3:0]),
        .O(A00_fu_170_p21_out[3:0]),
        .S({A00_fu_170_p2_carry_i_1__1_n_9,A00_fu_170_p2_carry_i_2__1_n_9,A00_fu_170_p2_carry_i_3__1_n_9,A00_fu_170_p2_carry_i_4__1_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__0
       (.CI(A00_fu_170_p2_carry_n_9),
        .CO({A00_fu_170_p2_carry__0_n_9,A00_fu_170_p2_carry__0_n_10,A00_fu_170_p2_carry__0_n_11,A00_fu_170_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({A00_fu_170_p2_carry__0_i_1__1_n_9,A00_fu_170_p2_carry__0_i_2__1_n_9,A00_fu_170_p2_carry__0_i_3__1_n_9,A00_fu_170_p2_carry__0_i_4__1_n_9}),
        .O(A00_fu_170_p21_out[7:4]),
        .S({A00_fu_170_p2_carry__0_i_5__1_n_9,A00_fu_170_p2_carry__0_i_6__1_n_9,A00_fu_170_p2_carry__0_i_7__1_n_9,A00_fu_170_p2_carry__0_i_8__1_n_9}));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_1__1
       (.I0(A01_reg_326[6]),
        .I1(trunc_ln80_reg_316[3]),
        .I2(vb0_val_read_reg_305[6]),
        .O(A00_fu_170_p2_carry__0_i_1__1_n_9));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_2__1
       (.I0(A01_reg_326[5]),
        .I1(trunc_ln80_reg_316[2]),
        .I2(vb0_val_read_reg_305[5]),
        .O(A00_fu_170_p2_carry__0_i_2__1_n_9));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_3__1
       (.I0(A01_reg_326[4]),
        .I1(trunc_ln80_reg_316[1]),
        .I2(vb0_val_read_reg_305[4]),
        .O(A00_fu_170_p2_carry__0_i_3__1_n_9));
  (* HLUTNM = "lutpair54" *) 
  LUT2 #(
    .INIT(4'h7)) 
    A00_fu_170_p2_carry__0_i_4__1
       (.I0(vb0_val_read_reg_305[3]),
        .I1(trunc_ln80_reg_316[0]),
        .O(A00_fu_170_p2_carry__0_i_4__1_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_5__1
       (.I0(A00_fu_170_p2_carry__0_i_1__1_n_9),
        .I1(A01_reg_326[7]),
        .I2(trunc_ln80_reg_316[4]),
        .I3(vb0_val_read_reg_305[7]),
        .O(A00_fu_170_p2_carry__0_i_5__1_n_9));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_6__1
       (.I0(A01_reg_326[6]),
        .I1(trunc_ln80_reg_316[3]),
        .I2(vb0_val_read_reg_305[6]),
        .I3(A00_fu_170_p2_carry__0_i_2__1_n_9),
        .O(A00_fu_170_p2_carry__0_i_6__1_n_9));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_7__1
       (.I0(A01_reg_326[5]),
        .I1(trunc_ln80_reg_316[2]),
        .I2(vb0_val_read_reg_305[5]),
        .I3(A00_fu_170_p2_carry__0_i_3__1_n_9),
        .O(A00_fu_170_p2_carry__0_i_7__1_n_9));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_8__1
       (.I0(A01_reg_326[4]),
        .I1(trunc_ln80_reg_316[1]),
        .I2(vb0_val_read_reg_305[4]),
        .I3(A00_fu_170_p2_carry__0_i_4__1_n_9),
        .O(A00_fu_170_p2_carry__0_i_8__1_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__1
       (.CI(A00_fu_170_p2_carry__0_n_9),
        .CO({A00_fu_170_p2_carry__1_n_9,A00_fu_170_p2_carry__1_n_10,A00_fu_170_p2_carry__1_n_11,A00_fu_170_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({A01_reg_326[12],A00_fu_170_p2_carry__1_i_1__1_n_9,A00_fu_170_p2_carry__1_i_2__1_n_9,A00_fu_170_p2_carry__1_i_3__1_n_9}),
        .O(A00_fu_170_p21_out[11:8]),
        .S({A00_fu_170_p2_carry__1_i_4__1_n_9,A00_fu_170_p2_carry__1_i_5__1_n_9,A00_fu_170_p2_carry__1_i_6__1_n_9,A00_fu_170_p2_carry__1_i_7__1_n_9}));
  LUT2 #(
    .INIT(4'hB)) 
    A00_fu_170_p2_carry__1_i_1__1
       (.I0(A01_reg_326[9]),
        .I1(trunc_ln80_reg_316[6]),
        .O(A00_fu_170_p2_carry__1_i_1__1_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    A00_fu_170_p2_carry__1_i_2__1
       (.I0(A01_reg_326[8]),
        .I1(trunc_ln80_reg_316[5]),
        .O(A00_fu_170_p2_carry__1_i_2__1_n_9));
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__1_i_3__1
       (.I0(A01_reg_326[7]),
        .I1(trunc_ln80_reg_316[4]),
        .I2(vb0_val_read_reg_305[7]),
        .O(A00_fu_170_p2_carry__1_i_3__1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    A00_fu_170_p2_carry__1_i_4__1
       (.I0(trunc_ln80_reg_316[7]),
        .I1(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__1_i_4__1_n_9));
  LUT4 #(
    .INIT(16'hD22D)) 
    A00_fu_170_p2_carry__1_i_5__1
       (.I0(trunc_ln80_reg_316[6]),
        .I1(A01_reg_326[9]),
        .I2(A01_reg_326[12]),
        .I3(trunc_ln80_reg_316[7]),
        .O(A00_fu_170_p2_carry__1_i_5__1_n_9));
  LUT4 #(
    .INIT(16'hD22D)) 
    A00_fu_170_p2_carry__1_i_6__1
       (.I0(trunc_ln80_reg_316[5]),
        .I1(A01_reg_326[8]),
        .I2(A01_reg_326[9]),
        .I3(trunc_ln80_reg_316[6]),
        .O(A00_fu_170_p2_carry__1_i_6__1_n_9));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    A00_fu_170_p2_carry__1_i_7__1
       (.I0(vb0_val_read_reg_305[7]),
        .I1(trunc_ln80_reg_316[4]),
        .I2(A01_reg_326[7]),
        .I3(A01_reg_326[8]),
        .I4(trunc_ln80_reg_316[5]),
        .O(A00_fu_170_p2_carry__1_i_7__1_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__2
       (.CI(A00_fu_170_p2_carry__1_n_9),
        .CO({NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED[3],A00_fu_170_p2_carry__2_n_10,A00_fu_170_p2_carry__2_n_11,A00_fu_170_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(A00_fu_170_p21_out[15:12]),
        .S({A00_fu_170_p2_carry__2_i_1__1_n_9,A00_fu_170_p2_carry__2_i_2__1_n_9,A00_fu_170_p2_carry__2_i_3__1_n_9,A00_fu_170_p2_carry__2_i_4__1_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_1__1
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_1__1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_2__1
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_2__1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_3__1
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_3__1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_4__1
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_4__1_n_9));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'h69)) 
    A00_fu_170_p2_carry_i_1__1
       (.I0(vb0_val_read_reg_305[3]),
        .I1(trunc_ln80_reg_316[0]),
        .I2(A01_reg_326[3]),
        .O(A00_fu_170_p2_carry_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_2__1
       (.I0(A01_reg_326[2]),
        .I1(vb0_val_read_reg_305[2]),
        .O(A00_fu_170_p2_carry_i_2__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_3__1
       (.I0(A01_reg_326[1]),
        .I1(vb0_val_read_reg_305[1]),
        .O(A00_fu_170_p2_carry_i_3__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_4__1
       (.I0(A01_reg_326[0]),
        .I1(vb0_val_read_reg_305[0]),
        .O(A00_fu_170_p2_carry_i_4__1_n_9));
  FDRE \A00_reg_336_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[0]),
        .Q(A00_reg_336[0]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[10]),
        .Q(A00_reg_336[10]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[11]),
        .Q(A00_reg_336[11]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[12]),
        .Q(A00_reg_336[12]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[13]),
        .Q(A00_reg_336[13]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[14]),
        .Q(A00_reg_336[14]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[15]),
        .Q(A00_reg_336[15]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[1]),
        .Q(A00_reg_336[1]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[2]),
        .Q(A00_reg_336[2]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[3]),
        .Q(A00_reg_336[3]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[4]),
        .Q(A00_reg_336[4]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[5]),
        .Q(A00_reg_336[5]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[6]),
        .Q(A00_reg_336[6]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[7]),
        .Q(A00_reg_336[7]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[8]),
        .Q(A00_reg_336[8]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[9]),
        .Q(A00_reg_336[9]),
        .R(1'b0));
  CARRY4 A01_fu_146_p2_carry
       (.CI(1'b0),
        .CO({A01_fu_146_p2_carry_n_9,A01_fu_146_p2_carry_n_10,A01_fu_146_p2_carry_n_11,A01_fu_146_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({A01_fu_146_p2_carry_i_1_n_9,A01_fu_146_p2_carry_i_2_n_9,p_1_in,vt0_val_int_reg[0]}),
        .O(A01_fu_146_p2[3:0]),
        .S({A01_fu_146_p2_carry_i_4_n_9,A01_fu_146_p2_carry_i_5_n_9,A01_fu_146_p2_carry_i_6_n_9,A01_fu_146_p2_carry_i_7_n_9}));
  CARRY4 A01_fu_146_p2_carry__0
       (.CI(A01_fu_146_p2_carry_n_9),
        .CO({A01_fu_146_p2_carry__0_n_9,A01_fu_146_p2_carry__0_n_10,A01_fu_146_p2_carry__0_n_11,A01_fu_146_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({A01_fu_146_p2_carry__0_i_1_n_9,A01_fu_146_p2_carry__0_i_2_n_9,A01_fu_146_p2_carry__0_i_3_n_9,A01_fu_146_p2_carry__0_i_4_n_9}),
        .O(A01_fu_146_p2[7:4]),
        .S({A01_fu_146_p2_carry__0_i_5_n_9,A01_fu_146_p2_carry__0_i_6_n_9,A01_fu_146_p2_carry__0_i_7_n_9,A01_fu_146_p2_carry__0_i_8_n_9}));
  LUT2 #(
    .INIT(4'h1)) 
    A01_fu_146_p2_carry__0_i_1
       (.I0(vt0_val_int_reg[5]),
        .I1(vt0_val_int_reg[6]),
        .O(A01_fu_146_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    A01_fu_146_p2_carry__0_i_2
       (.I0(vt0_val_int_reg[4]),
        .I1(vt0_val_int_reg[5]),
        .O(A01_fu_146_p2_carry__0_i_2_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    A01_fu_146_p2_carry__0_i_3
       (.I0(vt0_val_int_reg[3]),
        .I1(vt0_val_int_reg[4]),
        .O(A01_fu_146_p2_carry__0_i_3_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    A01_fu_146_p2_carry__0_i_4
       (.I0(vt0_val_int_reg[2]),
        .I1(vt0_val_int_reg[3]),
        .O(A01_fu_146_p2_carry__0_i_4_n_9));
  LUT3 #(
    .INIT(8'h39)) 
    A01_fu_146_p2_carry__0_i_5
       (.I0(vt0_val_int_reg[5]),
        .I1(vt0_val_int_reg[7]),
        .I2(vt0_val_int_reg[6]),
        .O(A01_fu_146_p2_carry__0_i_5_n_9));
  LUT3 #(
    .INIT(8'h39)) 
    A01_fu_146_p2_carry__0_i_6
       (.I0(vt0_val_int_reg[4]),
        .I1(vt0_val_int_reg[6]),
        .I2(vt0_val_int_reg[5]),
        .O(A01_fu_146_p2_carry__0_i_6_n_9));
  LUT3 #(
    .INIT(8'h39)) 
    A01_fu_146_p2_carry__0_i_7
       (.I0(vt0_val_int_reg[3]),
        .I1(vt0_val_int_reg[5]),
        .I2(vt0_val_int_reg[4]),
        .O(A01_fu_146_p2_carry__0_i_7_n_9));
  LUT3 #(
    .INIT(8'h39)) 
    A01_fu_146_p2_carry__0_i_8
       (.I0(vt0_val_int_reg[2]),
        .I1(vt0_val_int_reg[4]),
        .I2(vt0_val_int_reg[3]),
        .O(A01_fu_146_p2_carry__0_i_8_n_9));
  CARRY4 A01_fu_146_p2_carry__1
       (.CI(A01_fu_146_p2_carry__0_n_9),
        .CO({NLW_A01_fu_146_p2_carry__1_CO_UNCONNECTED[3:2],A01_fu_146_p2_carry__1_n_11,A01_fu_146_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,A01_fu_146_p2_carry__1_i_1_n_9,vt0_val_int_reg[7]}),
        .O({NLW_A01_fu_146_p2_carry__1_O_UNCONNECTED[3],A01_fu_146_p2[12],A01_fu_146_p2[9:8]}),
        .S({1'b0,1'b1,A01_fu_146_p2_carry__1_i_2_n_9,A01_fu_146_p2_carry__1_i_3_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2_carry__1_i_1
       (.I0(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2_carry__1_i_1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2_carry__1_i_2
       (.I0(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2_carry__1_i_2_n_9));
  LUT2 #(
    .INIT(4'hD)) 
    A01_fu_146_p2_carry__1_i_3
       (.I0(vt0_val_int_reg[6]),
        .I1(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2_carry__1_i_3_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    A01_fu_146_p2_carry_i_1
       (.I0(vt0_val_int_reg[1]),
        .I1(vt0_val_int_reg[2]),
        .O(A01_fu_146_p2_carry_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    A01_fu_146_p2_carry_i_2
       (.I0(vt0_val_int_reg[0]),
        .I1(vt0_val_int_reg[1]),
        .O(A01_fu_146_p2_carry_i_2_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2_carry_i_3
       (.I0(vt0_val_int_reg[0]),
        .O(p_1_in));
  LUT3 #(
    .INIT(8'h39)) 
    A01_fu_146_p2_carry_i_4
       (.I0(vt0_val_int_reg[1]),
        .I1(vt0_val_int_reg[3]),
        .I2(vt0_val_int_reg[2]),
        .O(A01_fu_146_p2_carry_i_4_n_9));
  LUT3 #(
    .INIT(8'h39)) 
    A01_fu_146_p2_carry_i_5
       (.I0(vt0_val_int_reg[0]),
        .I1(vt0_val_int_reg[2]),
        .I2(vt0_val_int_reg[1]),
        .O(A01_fu_146_p2_carry_i_5_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2_carry_i_6
       (.I0(vt0_val_int_reg[1]),
        .O(A01_fu_146_p2_carry_i_6_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2_carry_i_7
       (.I0(vt0_val_int_reg[0]),
        .O(A01_fu_146_p2_carry_i_7_n_9));
  FDRE \A01_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[0]),
        .Q(A01_reg_326[0]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[12]),
        .Q(A01_reg_326[12]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[1]),
        .Q(A01_reg_326[1]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[2]),
        .Q(A01_reg_326[2]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[3]),
        .Q(A01_reg_326[3]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[4]),
        .Q(A01_reg_326[4]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[5]),
        .Q(A01_reg_326[5]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[6]),
        .Q(A01_reg_326[6]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[7]),
        .Q(A01_reg_326[7]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[8]),
        .Q(A01_reg_326[8]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[9]),
        .Q(A01_reg_326[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry
       (.CI(1'b0),
        .CO({S00_2_fu_196_p2_carry_n_9,S00_2_fu_196_p2_carry_n_10,S00_2_fu_196_p2_carry_n_11,S00_2_fu_196_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry_i_1__1_n_9,S00_2_fu_196_p2_carry_i_2__1_n_9,S00_2_fu_196_p2_carry_i_3__1_n_9,add_ln90_reg_331_pp0_iter1_reg[1]}),
        .O({S00_2_fu_196_p2_carry_n_13,S00_2_fu_196_p2_carry_n_14,S00_2_fu_196_p2_carry_n_15,S00_2_fu_196_p2_carry_n_16}),
        .S({S00_2_fu_196_p2_carry_i_4__1_n_9,S00_2_fu_196_p2_carry_i_5__1_n_9,S00_2_fu_196_p2_carry_i_6__1_n_9,S00_2_fu_196_p2_carry_i_7__1_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__0
       (.CI(S00_2_fu_196_p2_carry_n_9),
        .CO({S00_2_fu_196_p2_carry__0_n_9,S00_2_fu_196_p2_carry__0_n_10,S00_2_fu_196_p2_carry__0_n_11,S00_2_fu_196_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry__0_i_1__1_n_9,S00_2_fu_196_p2_carry__0_i_2__1_n_9,S00_2_fu_196_p2_carry__0_i_3__1_n_9,S00_2_fu_196_p2_carry__0_i_4__1_n_9}),
        .O({S00_2_fu_196_p2_carry__0_n_13,S00_2_fu_196_p2_carry__0_n_14,S00_2_fu_196_p2_carry__0_n_15,S00_2_fu_196_p2_carry__0_n_16}),
        .S({S00_2_fu_196_p2_carry__0_i_5__1_n_9,S00_2_fu_196_p2_carry__0_i_6__1_n_9,S00_2_fu_196_p2_carry__0_i_7__1_n_9,S00_2_fu_196_p2_carry__0_i_8__1_n_9}));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_1__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .I1(A00_reg_336[7]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[7]),
        .O(S00_2_fu_196_p2_carry__0_i_1__1_n_9));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_2__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .I1(A00_reg_336[6]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[6]),
        .O(S00_2_fu_196_p2_carry__0_i_2__1_n_9));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_3__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .I1(A00_reg_336[5]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[5]),
        .O(S00_2_fu_196_p2_carry__0_i_3__1_n_9));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_4__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .I1(A00_reg_336[4]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[4]),
        .O(S00_2_fu_196_p2_carry__0_i_4__1_n_9));
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_5__1
       (.I0(S00_2_fu_196_p2_carry__0_i_1__1_n_9),
        .I1(\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 [1]),
        .I2(A00_reg_336[8]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[8]),
        .O(S00_2_fu_196_p2_carry__0_i_5__1_n_9));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_6__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .I1(A00_reg_336[7]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[7]),
        .I3(S00_2_fu_196_p2_carry__0_i_2__1_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_6__1_n_9));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_7__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .I1(A00_reg_336[6]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[6]),
        .I3(S00_2_fu_196_p2_carry__0_i_3__1_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_7__1_n_9));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_8__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .I1(A00_reg_336[5]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[5]),
        .I3(S00_2_fu_196_p2_carry__0_i_4__1_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_8__1_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__1
       (.CI(S00_2_fu_196_p2_carry__0_n_9),
        .CO({S00_2_fu_196_p2_carry__1_n_9,S00_2_fu_196_p2_carry__1_n_10,S00_2_fu_196_p2_carry__1_n_11,S00_2_fu_196_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry__1_i_1__1_n_9,S00_2_fu_196_p2_carry__1_i_2__1_n_9,S00_2_fu_196_p2_carry__1_i_3__1_n_9,S00_2_fu_196_p2_carry__1_i_4__1_n_9}),
        .O({S00_2_fu_196_p2_carry__1_n_13,S00_2_fu_196_p2_carry__1_n_14,S00_2_fu_196_p2_carry__1_n_15,S00_2_fu_196_p2_carry__1_n_16}),
        .S({S00_2_fu_196_p2_carry__1_i_5__1_n_9,S00_2_fu_196_p2_carry__1_i_6__1_n_9,S00_2_fu_196_p2_carry__1_i_7__1_n_9,S00_2_fu_196_p2_carry__1_i_8__1_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_1__1
       (.I0(A00_reg_336[11]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[11]),
        .O(S00_2_fu_196_p2_carry__1_i_1__1_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_2__1
       (.I0(A00_reg_336[10]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[10]),
        .O(S00_2_fu_196_p2_carry__1_i_2__1_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_3__1
       (.I0(A00_reg_336[9]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[9]),
        .O(S00_2_fu_196_p2_carry__1_i_3__1_n_9));
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__1_i_4__1
       (.I0(\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 [1]),
        .I1(A00_reg_336[8]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[8]),
        .O(S00_2_fu_196_p2_carry__1_i_4__1_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_5__1
       (.I0(add_ln90_reg_331_pp0_iter1_reg[11]),
        .I1(A00_reg_336[11]),
        .I2(A00_reg_336[12]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[12]),
        .O(S00_2_fu_196_p2_carry__1_i_5__1_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_6__1
       (.I0(add_ln90_reg_331_pp0_iter1_reg[10]),
        .I1(A00_reg_336[10]),
        .I2(A00_reg_336[11]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[11]),
        .O(S00_2_fu_196_p2_carry__1_i_6__1_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_7__1
       (.I0(add_ln90_reg_331_pp0_iter1_reg[9]),
        .I1(A00_reg_336[9]),
        .I2(A00_reg_336[10]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[10]),
        .O(S00_2_fu_196_p2_carry__1_i_7__1_n_9));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    S00_2_fu_196_p2_carry__1_i_8__1
       (.I0(add_ln90_reg_331_pp0_iter1_reg[8]),
        .I1(A00_reg_336[8]),
        .I2(\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 [1]),
        .I3(A00_reg_336[9]),
        .I4(add_ln90_reg_331_pp0_iter1_reg[9]),
        .O(S00_2_fu_196_p2_carry__1_i_8__1_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__2
       (.CI(S00_2_fu_196_p2_carry__1_n_9),
        .CO({NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED[3:2],S00_2_fu_196_p2_carry__2_n_11,S00_2_fu_196_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,S00_2_fu_196_p2_carry__2_i_1__1_n_9,S00_2_fu_196_p2_carry__2_i_2__1_n_9}),
        .O({NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED[3],S00_2_fu_196_p2_carry__2_n_14,S00_2_fu_196_p2_carry__2_n_15,S00_2_fu_196_p2_carry__2_n_16}),
        .S({1'b0,S00_2_fu_196_p2_carry__2_i_3__1_n_9,S00_2_fu_196_p2_carry__2_i_4__1_n_9,S00_2_fu_196_p2_carry__2_i_5__1_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__2_i_1__1
       (.I0(A00_reg_336[13]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[13]),
        .O(S00_2_fu_196_p2_carry__2_i_1__1_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__2_i_2__1
       (.I0(A00_reg_336[12]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[12]),
        .O(S00_2_fu_196_p2_carry__2_i_2__1_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_3__1
       (.I0(add_ln90_reg_331_pp0_iter1_reg[14]),
        .I1(A00_reg_336[14]),
        .I2(A00_reg_336[15]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[15]),
        .O(S00_2_fu_196_p2_carry__2_i_3__1_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_4__1
       (.I0(add_ln90_reg_331_pp0_iter1_reg[13]),
        .I1(A00_reg_336[13]),
        .I2(A00_reg_336[14]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[14]),
        .O(S00_2_fu_196_p2_carry__2_i_4__1_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_5__1
       (.I0(add_ln90_reg_331_pp0_iter1_reg[12]),
        .I1(A00_reg_336[12]),
        .I2(A00_reg_336[13]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[13]),
        .O(S00_2_fu_196_p2_carry__2_i_5__1_n_9));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry_i_1__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .I1(A00_reg_336[3]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[3]),
        .O(S00_2_fu_196_p2_carry_i_1__1_n_9));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry_i_2__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(A00_reg_336[2]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[2]),
        .O(S00_2_fu_196_p2_carry_i_2__1_n_9));
  (* HLUTNM = "lutpair79" *) 
  LUT2 #(
    .INIT(4'hB)) 
    S00_2_fu_196_p2_carry_i_3__1
       (.I0(A00_reg_336[1]),
        .I1(\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 [0]),
        .O(S00_2_fu_196_p2_carry_i_3__1_n_9));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_4__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .I1(A00_reg_336[4]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[4]),
        .I3(S00_2_fu_196_p2_carry_i_1__1_n_9),
        .O(S00_2_fu_196_p2_carry_i_4__1_n_9));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_5__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .I1(A00_reg_336[3]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[3]),
        .I3(S00_2_fu_196_p2_carry_i_2__1_n_9),
        .O(S00_2_fu_196_p2_carry_i_5__1_n_9));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_6__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(A00_reg_336[2]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[2]),
        .I3(S00_2_fu_196_p2_carry_i_3__1_n_9),
        .O(S00_2_fu_196_p2_carry_i_6__1_n_9));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'h96)) 
    S00_2_fu_196_p2_carry_i_7__1
       (.I0(A00_reg_336[1]),
        .I1(\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 [0]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[1]),
        .O(S00_2_fu_196_p2_carry_i_7__1_n_9));
  FDRE \S00_2_reg_346_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__1_n_15),
        .Q(\S00_2_reg_346_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__1_n_14),
        .Q(\S00_2_reg_346_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__1_n_13),
        .Q(\S00_2_reg_346_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__2_n_16),
        .Q(\S00_2_reg_346_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__2_n_15),
        .Q(S00_2_reg_346[14]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__2_n_14),
        .Q(S00_2_reg_346[15]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__0_n_13),
        .Q(\S00_2_reg_346_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__1_n_16),
        .Q(\S00_2_reg_346_reg[13]_0 [1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_1__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .I1(trunc_ln162_reg_369[5]),
        .O(\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_2__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .I1(trunc_ln162_reg_369[4]),
        .O(\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_3__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .I1(trunc_ln162_reg_369[3]),
        .O(\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_4__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .I1(trunc_ln162_reg_369[2]),
        .O(\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1 [0]));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_5__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .I1(trunc_ln162_reg_369[5]),
        .I2(temp_g_2_reg_364),
        .I3(\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 [1]),
        .O(\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_6__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .I1(trunc_ln162_reg_369[4]),
        .I2(trunc_ln162_reg_369[5]),
        .I3(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .O(\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_7__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .I1(trunc_ln162_reg_369[3]),
        .I2(trunc_ln162_reg_369[4]),
        .I3(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .O(\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_8__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .I1(trunc_ln162_reg_369[2]),
        .I2(trunc_ln162_reg_369[3]),
        .I3(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .O(\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln166_2_fu_238_p2__0_carry_i_1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .I1(trunc_ln162_reg_369[1]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln166_2_fu_238_p2__0_carry_i_2__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(trunc_ln162_reg_369[0]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln166_2_fu_238_p2__0_carry_i_3__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(trunc_ln162_reg_369[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln166_2_fu_238_p2__0_carry_i_4
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .I1(trunc_ln162_reg_369[1]),
        .I2(trunc_ln162_reg_369[2]),
        .I3(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln166_2_fu_238_p2__0_carry_i_5__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(trunc_ln162_reg_369[0]),
        .I2(trunc_ln162_reg_369[1]),
        .I3(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln166_2_fu_238_p2__0_carry_i_6__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(trunc_ln162_reg_369[0]),
        .O(S[0]));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[10] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[11] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[12] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[13] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[14] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[14]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[15] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[15]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_reg_316[0]),
        .Q(add_ln90_reg_331_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[2] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[3] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[4] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[5] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[6] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[7] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[8] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[9] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(\add_ln90_reg_331_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(\add_ln90_reg_331_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(\add_ln90_reg_331_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(\add_ln90_reg_331_reg_n_9_[13] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[13]_i_1__1 
       (.CI(\add_ln90_reg_331_reg[9]_i_1__1_n_9 ),
        .CO({\add_ln90_reg_331_reg[13]_i_1__1_n_9 ,\add_ln90_reg_331_reg[13]_i_1__1_n_10 ,\add_ln90_reg_331_reg[13]_i_1__1_n_11 ,\add_ln90_reg_331_reg[13]_i_1__1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp311_fu_126_p2[11]}),
        .O(p_0_in[12:9]),
        .S({tmp311_fu_126_p2[11],tmp311_fu_126_p2[11],tmp311_fu_126_p2[11],tmp311_fu_126_p2[11]}));
  FDRE \add_ln90_reg_331_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(\add_ln90_reg_331_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(\add_ln90_reg_331_reg_n_9_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[15]_i_1__1 
       (.CI(\add_ln90_reg_331_reg[13]_i_1__1_n_9 ),
        .CO({\NLW_add_ln90_reg_331_reg[15]_i_1__1_CO_UNCONNECTED [3:1],\add_ln90_reg_331_reg[15]_i_1__1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln90_reg_331_reg[15]_i_1__1_O_UNCONNECTED [3:2],p_0_in[14:13]}),
        .S({1'b0,1'b0,tmp311_fu_126_p2[11],tmp311_fu_126_p2[11]}));
  FDRE \add_ln90_reg_331_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\add_ln90_reg_331_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\add_ln90_reg_331_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\add_ln90_reg_331_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\add_ln90_reg_331_reg_n_9_[5] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[5]_i_1__1 
       (.CI(1'b0),
        .CO({\add_ln90_reg_331_reg[5]_i_1__1_n_9 ,\add_ln90_reg_331_reg[5]_i_1__1_n_10 ,\add_ln90_reg_331_reg[5]_i_1__1_n_11 ,\add_ln90_reg_331_reg[5]_i_1__1_n_12 }),
        .CYINIT(1'b0),
        .DI({tmp311_fu_126_p2[4:2],1'b0}),
        .O(p_0_in[4:1]),
        .S(tmp311_fu_126_p2[4:1]));
  FDRE \add_ln90_reg_331_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\add_ln90_reg_331_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(\add_ln90_reg_331_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(\add_ln90_reg_331_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(\add_ln90_reg_331_reg_n_9_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[9]_i_1__1 
       (.CI(\add_ln90_reg_331_reg[5]_i_1__1_n_9 ),
        .CO({\add_ln90_reg_331_reg[9]_i_1__1_n_9 ,\add_ln90_reg_331_reg[9]_i_1__1_n_10 ,\add_ln90_reg_331_reg[9]_i_1__1_n_11 ,\add_ln90_reg_331_reg[9]_i_1__1_n_12 }),
        .CYINIT(1'b0),
        .DI({tmp311_fu_126_p2[11],tmp311_fu_126_p2[7:5]}),
        .O(p_0_in[8:5]),
        .S({tmp311_fu_126_p2[11],tmp311_fu_126_p2[7:5]}));
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp_reg_770[0]_i_1 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(trunc_ln88_reg_351[0]),
        .O(\S00_2_reg_346_reg[15]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp_reg_770[1]_i_1 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(trunc_ln88_reg_351[1]),
        .O(\S00_2_reg_346_reg[15]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp_reg_770[2]_i_1 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(trunc_ln88_reg_351[2]),
        .O(\S00_2_reg_346_reg[15]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp_reg_770[3]_i_1 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(trunc_ln88_reg_351[3]),
        .O(\S00_2_reg_346_reg[15]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp_reg_770[4]_i_1 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(trunc_ln88_reg_351[4]),
        .O(\S00_2_reg_346_reg[15]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp_reg_770[5]_i_1 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(trunc_ln88_reg_351[5]),
        .O(\S00_2_reg_346_reg[15]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp_reg_770[6]_i_1 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(trunc_ln88_reg_351[6]),
        .O(\S00_2_reg_346_reg[15]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    \ref_tmp_reg_770[7]_i_1 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(\ref_tmp_reg_770_reg[0]_0 ),
        .O(\S00_2_reg_346_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp_reg_770[7]_i_3 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(trunc_ln88_reg_351[7]),
        .O(\S00_2_reg_346_reg[15]_1 ));
  CARRY4 tmp311_fu_126_p2_carry
       (.CI(1'b0),
        .CO({tmp311_fu_126_p2_carry_n_9,tmp311_fu_126_p2_carry_n_10,tmp311_fu_126_p2_carry_n_11,tmp311_fu_126_p2_carry_n_12}),
        .CYINIT(tmp311_fu_126_p2_carry_i_1_n_9),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp311_fu_126_p2[4:1]),
        .S({tmp311_fu_126_p2_carry_i_2_n_9,tmp311_fu_126_p2_carry_i_3_n_9,tmp311_fu_126_p2_carry_i_4_n_9,tmp311_fu_126_p2_carry_i_5_n_9}));
  CARRY4 tmp311_fu_126_p2_carry__0
       (.CI(tmp311_fu_126_p2_carry_n_9),
        .CO({NLW_tmp311_fu_126_p2_carry__0_CO_UNCONNECTED[3],tmp311_fu_126_p2_carry__0_n_10,tmp311_fu_126_p2_carry__0_n_11,tmp311_fu_126_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp311_fu_126_p2[11],tmp311_fu_126_p2[7:5]}),
        .S({1'b1,tmp311_fu_126_p2_carry__0_i_1_n_9,tmp311_fu_126_p2_carry__0_i_2_n_9,tmp311_fu_126_p2_carry__0_i_3_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp311_fu_126_p2_carry__0_i_1
       (.I0(vm0_val_int_reg[7]),
        .O(tmp311_fu_126_p2_carry__0_i_1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    tmp311_fu_126_p2_carry__0_i_2
       (.I0(vm0_val_int_reg[6]),
        .O(tmp311_fu_126_p2_carry__0_i_2_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    tmp311_fu_126_p2_carry__0_i_3
       (.I0(vm0_val_int_reg[5]),
        .O(tmp311_fu_126_p2_carry__0_i_3_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    tmp311_fu_126_p2_carry_i_1
       (.I0(vm0_val_int_reg[0]),
        .O(tmp311_fu_126_p2_carry_i_1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    tmp311_fu_126_p2_carry_i_2
       (.I0(vm0_val_int_reg[4]),
        .O(tmp311_fu_126_p2_carry_i_2_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    tmp311_fu_126_p2_carry_i_3
       (.I0(vm0_val_int_reg[3]),
        .O(tmp311_fu_126_p2_carry_i_3_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    tmp311_fu_126_p2_carry_i_4
       (.I0(vm0_val_int_reg[2]),
        .O(tmp311_fu_126_p2_carry_i_4_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    tmp311_fu_126_p2_carry_i_5
       (.I0(vm0_val_int_reg[1]),
        .O(tmp311_fu_126_p2_carry_i_5_n_9));
  FDRE \trunc_ln80_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vm0_val_int_reg[0]),
        .Q(trunc_ln80_reg_316[0]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vm0_val_int_reg[1]),
        .Q(trunc_ln80_reg_316[1]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vm0_val_int_reg[2]),
        .Q(trunc_ln80_reg_316[2]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vm0_val_int_reg[3]),
        .Q(trunc_ln80_reg_316[3]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vm0_val_int_reg[4]),
        .Q(trunc_ln80_reg_316[4]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vm0_val_int_reg[5]),
        .Q(trunc_ln80_reg_316[5]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vm0_val_int_reg[6]),
        .Q(trunc_ln80_reg_316[6]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vm0_val_int_reg[7]),
        .Q(trunc_ln80_reg_316[7]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_reg_336[0]),
        .Q(trunc_ln88_reg_351[0]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry_n_16),
        .Q(trunc_ln88_reg_351[1]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry_n_15),
        .Q(trunc_ln88_reg_351[2]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry_n_14),
        .Q(trunc_ln88_reg_351[3]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry_n_13),
        .Q(trunc_ln88_reg_351[4]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__0_n_16),
        .Q(trunc_ln88_reg_351[5]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__0_n_15),
        .Q(trunc_ln88_reg_351[6]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__0_n_14),
        .Q(trunc_ln88_reg_351[7]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[7]_0 [0]),
        .Q(\vb0_val_int_reg_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[7]_0 [1]),
        .Q(\vb0_val_int_reg_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[7]_0 [2]),
        .Q(\vb0_val_int_reg_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[7]_0 [3]),
        .Q(\vb0_val_int_reg_reg[6]_0 [3]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[7]_0 [4]),
        .Q(\vb0_val_int_reg_reg[6]_0 [4]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[7]_0 [5]),
        .Q(\vb0_val_int_reg_reg[6]_0 [5]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[7]_0 [6]),
        .Q(\vb0_val_int_reg_reg[6]_0 [6]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[7]_0 [7]),
        .Q(vb0_val_int_reg),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_read_reg_305[0]),
        .Q(\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_read_reg_305[1]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_read_reg_305[2]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_read_reg_305[3]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_read_reg_305[4]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_read_reg_305[5]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_read_reg_305[6]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_read_reg_305[7]),
        .Q(\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[6]_0 [0]),
        .Q(vb0_val_read_reg_305[0]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[6]_0 [1]),
        .Q(vb0_val_read_reg_305[1]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[6]_0 [2]),
        .Q(vb0_val_read_reg_305[2]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[6]_0 [3]),
        .Q(vb0_val_read_reg_305[3]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[6]_0 [4]),
        .Q(vb0_val_read_reg_305[4]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[6]_0 [5]),
        .Q(vb0_val_read_reg_305[5]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[6]_0 [6]),
        .Q(vb0_val_read_reg_305[6]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_int_reg),
        .Q(vb0_val_read_reg_305[7]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm0_val_int_reg_reg[7]_0 [0]),
        .Q(vm0_val_int_reg[0]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm0_val_int_reg_reg[7]_0 [1]),
        .Q(vm0_val_int_reg[1]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm0_val_int_reg_reg[7]_0 [2]),
        .Q(vm0_val_int_reg[2]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm0_val_int_reg_reg[7]_0 [3]),
        .Q(vm0_val_int_reg[3]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm0_val_int_reg_reg[7]_0 [4]),
        .Q(vm0_val_int_reg[4]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm0_val_int_reg_reg[7]_0 [5]),
        .Q(vm0_val_int_reg[5]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm0_val_int_reg_reg[7]_0 [6]),
        .Q(vm0_val_int_reg[6]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm0_val_int_reg_reg[7]_0 [7]),
        .Q(vm0_val_int_reg[7]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(vt0_val_int_reg[0]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(vt0_val_int_reg[1]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(vt0_val_int_reg[2]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(vt0_val_int_reg[3]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(vt0_val_int_reg[4]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(vt0_val_int_reg[5]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(vt0_val_int_reg[6]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(vt0_val_int_reg[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFGradientX_16_0_s" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s_29
   (\vb2_val_int_reg_reg[7]_0 ,
    vb0_val_int_reg,
    vt0_val_int_reg,
    \vt2_val_int_reg_reg[7]_0 ,
    \vt2_val_int_reg_reg[6]_0 ,
    \vb2_val_int_reg_reg[6]_0 ,
    \vb2_val_int_reg_reg[4]_0 ,
    \vb2_val_int_reg_reg[3]_0 ,
    \vb2_val_int_reg_reg[2]_0 ,
    \vb2_val_int_reg_reg[0]_0 ,
    \vb2_val_int_reg_reg[1]_0 ,
    \vt2_val_int_reg_reg[0]_0 ,
    \vb2_val_int_reg_reg[5]_0 ,
    vb0_val_read_reg_305,
    vb2_val_read_reg_298_pp0_iter1_reg,
    O,
    \S00_2_reg_346_reg[15]_0 ,
    S,
    \vt1_val_int_reg_reg[3] ,
    \vt2_val_int_reg_reg[6]_1 ,
    \S00_2_reg_346_reg[10]_0 ,
    D,
    \S00_2_reg_346_reg[15]_1 ,
    ap_ce_reg_reg,
    ap_ce_reg_reg_0,
    ap_ce_reg_reg_1,
    ap_ce_reg_reg_2,
    ap_ce_reg_reg_3,
    ap_ce_reg_reg_4,
    ap_ce_reg_reg_5,
    \vb0_val_read_reg_305_reg[2]_0 ,
    DI,
    \vb2_val_read_reg_298_pp0_iter1_reg_reg[1]_0 ,
    trunc_ln166_fu_174_p1,
    \vt2_val_int_reg_reg[6]_2 ,
    \vt2_val_int_reg_reg[7]_1 ,
    \ap_return_int_reg_reg[0]_0 ,
    ap_clk,
    \vm2_val_int_reg_reg[0]_0 ,
    Q,
    \vb0_val_int_reg_reg[7]_0 ,
    \vt0_val_int_reg_reg[7]_0 ,
    \vt2_val_int_reg_reg[7]_2 ,
    \add_ln155_3_reg_354_reg[11] ,
    \ap_return_0_int_reg_reg[6] ,
    \GradientValuesX_reg_750_reg[6] ,
    temp_g_2_fu_213_p2__1_carry_i_4,
    trunc_ln162_reg_369,
    \add_ln168_reg_379_reg[3] ,
    \tmp3_reg_344_reg[3] ,
    \tmp3_reg_344_reg[7] ,
    \vm0_val_int_reg_reg[7]_0 ,
    \vm2_val_int_reg_reg[7]_0 );
  output \vb2_val_int_reg_reg[7]_0 ;
  output [7:0]vb0_val_int_reg;
  output [7:0]vt0_val_int_reg;
  output \vt2_val_int_reg_reg[7]_0 ;
  output \vt2_val_int_reg_reg[6]_0 ;
  output \vb2_val_int_reg_reg[6]_0 ;
  output \vb2_val_int_reg_reg[4]_0 ;
  output \vb2_val_int_reg_reg[3]_0 ;
  output \vb2_val_int_reg_reg[2]_0 ;
  output \vb2_val_int_reg_reg[0]_0 ;
  output \vb2_val_int_reg_reg[1]_0 ;
  output \vt2_val_int_reg_reg[0]_0 ;
  output \vb2_val_int_reg_reg[5]_0 ;
  output [7:0]vb0_val_read_reg_305;
  output [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  output [0:0]O;
  output [2:0]\S00_2_reg_346_reg[15]_0 ;
  output [2:0]S;
  output [3:0]\vt1_val_int_reg_reg[3] ;
  output [1:0]\vt2_val_int_reg_reg[6]_1 ;
  output \S00_2_reg_346_reg[10]_0 ;
  output [6:0]D;
  output \S00_2_reg_346_reg[15]_1 ;
  output ap_ce_reg_reg;
  output ap_ce_reg_reg_0;
  output ap_ce_reg_reg_1;
  output ap_ce_reg_reg_2;
  output ap_ce_reg_reg_3;
  output ap_ce_reg_reg_4;
  output ap_ce_reg_reg_5;
  output \vb0_val_read_reg_305_reg[2]_0 ;
  output [0:0]DI;
  output [1:0]\vb2_val_read_reg_298_pp0_iter1_reg_reg[1]_0 ;
  output [8:0]trunc_ln166_fu_174_p1;
  output [3:0]\vt2_val_int_reg_reg[6]_2 ;
  output [0:0]\vt2_val_int_reg_reg[7]_1 ;
  input \ap_return_int_reg_reg[0]_0 ;
  input ap_clk;
  input \vm2_val_int_reg_reg[0]_0 ;
  input [7:0]Q;
  input [7:0]\vb0_val_int_reg_reg[7]_0 ;
  input [7:0]\vt0_val_int_reg_reg[7]_0 ;
  input [7:0]\vt2_val_int_reg_reg[7]_2 ;
  input [6:0]\add_ln155_3_reg_354_reg[11] ;
  input \ap_return_0_int_reg_reg[6] ;
  input [6:0]\GradientValuesX_reg_750_reg[6] ;
  input [0:0]temp_g_2_fu_213_p2__1_carry_i_4;
  input [1:0]trunc_ln162_reg_369;
  input [0:0]\add_ln168_reg_379_reg[3] ;
  input [3:0]\tmp3_reg_344_reg[3] ;
  input [3:0]\tmp3_reg_344_reg[7] ;
  input [7:0]\vm0_val_int_reg_reg[7]_0 ;
  input [7:0]\vm2_val_int_reg_reg[7]_0 ;

  wire [15:0]A00_fu_170_p21_out;
  wire A00_fu_170_p2_carry__0_i_1_n_9;
  wire A00_fu_170_p2_carry__0_i_2_n_9;
  wire A00_fu_170_p2_carry__0_i_3_n_9;
  wire A00_fu_170_p2_carry__0_i_4_n_9;
  wire A00_fu_170_p2_carry__0_i_5_n_9;
  wire A00_fu_170_p2_carry__0_i_6_n_9;
  wire A00_fu_170_p2_carry__0_i_7_n_9;
  wire A00_fu_170_p2_carry__0_i_8_n_9;
  wire A00_fu_170_p2_carry__0_n_10;
  wire A00_fu_170_p2_carry__0_n_11;
  wire A00_fu_170_p2_carry__0_n_12;
  wire A00_fu_170_p2_carry__0_n_9;
  wire A00_fu_170_p2_carry__1_i_1_n_9;
  wire A00_fu_170_p2_carry__1_i_2_n_9;
  wire A00_fu_170_p2_carry__1_i_3_n_9;
  wire A00_fu_170_p2_carry__1_i_4_n_9;
  wire A00_fu_170_p2_carry__1_i_5_n_9;
  wire A00_fu_170_p2_carry__1_i_6_n_9;
  wire A00_fu_170_p2_carry__1_i_7_n_9;
  wire A00_fu_170_p2_carry__1_n_10;
  wire A00_fu_170_p2_carry__1_n_11;
  wire A00_fu_170_p2_carry__1_n_12;
  wire A00_fu_170_p2_carry__1_n_9;
  wire A00_fu_170_p2_carry__2_i_1_n_9;
  wire A00_fu_170_p2_carry__2_i_2_n_9;
  wire A00_fu_170_p2_carry__2_i_3_n_9;
  wire A00_fu_170_p2_carry__2_i_4_n_9;
  wire A00_fu_170_p2_carry__2_n_10;
  wire A00_fu_170_p2_carry__2_n_11;
  wire A00_fu_170_p2_carry__2_n_12;
  wire A00_fu_170_p2_carry_i_1_n_9;
  wire A00_fu_170_p2_carry_i_2_n_9;
  wire A00_fu_170_p2_carry_i_3_n_9;
  wire A00_fu_170_p2_carry_i_4_n_9;
  wire A00_fu_170_p2_carry_n_10;
  wire A00_fu_170_p2_carry_n_11;
  wire A00_fu_170_p2_carry_n_12;
  wire A00_fu_170_p2_carry_n_9;
  wire [15:0]A00_reg_336;
  wire [12:0]A01_fu_146_p2;
  wire A01_fu_146_p2__0_carry__0_i_1_n_9;
  wire A01_fu_146_p2__0_carry__0_i_2_n_9;
  wire A01_fu_146_p2__0_carry__0_i_3_n_9;
  wire A01_fu_146_p2__0_carry__0_i_4_n_9;
  wire A01_fu_146_p2__0_carry__0_i_5_n_9;
  wire A01_fu_146_p2__0_carry__0_i_6_n_9;
  wire A01_fu_146_p2__0_carry__0_i_7_n_9;
  wire A01_fu_146_p2__0_carry__0_i_8_n_9;
  wire A01_fu_146_p2__0_carry__0_n_10;
  wire A01_fu_146_p2__0_carry__0_n_11;
  wire A01_fu_146_p2__0_carry__0_n_12;
  wire A01_fu_146_p2__0_carry__0_n_9;
  wire A01_fu_146_p2__0_carry__1_i_1_n_9;
  wire A01_fu_146_p2__0_carry__1_i_2_n_9;
  wire A01_fu_146_p2__0_carry__1_i_3_n_9;
  wire A01_fu_146_p2__0_carry__1_n_11;
  wire A01_fu_146_p2__0_carry__1_n_12;
  wire A01_fu_146_p2__0_carry_i_1_n_9;
  wire A01_fu_146_p2__0_carry_i_2_n_9;
  wire A01_fu_146_p2__0_carry_i_3_n_9;
  wire A01_fu_146_p2__0_carry_i_4_n_9;
  wire A01_fu_146_p2__0_carry_i_5_n_9;
  wire A01_fu_146_p2__0_carry_i_6_n_9;
  wire A01_fu_146_p2__0_carry_i_7_n_9;
  wire A01_fu_146_p2__0_carry_i_8_n_9;
  wire A01_fu_146_p2__0_carry_n_10;
  wire A01_fu_146_p2__0_carry_n_11;
  wire A01_fu_146_p2__0_carry_n_12;
  wire A01_fu_146_p2__0_carry_n_9;
  wire [12:0]A01_reg_326;
  wire [6:0]D;
  wire [0:0]DI;
  wire [6:0]\GradientValuesX_reg_750_reg[6] ;
  wire [0:0]O;
  wire [7:0]Q;
  wire [2:0]S;
  wire S00_2_fu_196_p2_carry__0_i_1_n_9;
  wire S00_2_fu_196_p2_carry__0_i_2_n_9;
  wire S00_2_fu_196_p2_carry__0_i_3_n_9;
  wire S00_2_fu_196_p2_carry__0_i_4_n_9;
  wire S00_2_fu_196_p2_carry__0_i_5_n_9;
  wire S00_2_fu_196_p2_carry__0_i_6_n_9;
  wire S00_2_fu_196_p2_carry__0_i_7_n_9;
  wire S00_2_fu_196_p2_carry__0_i_8_n_9;
  wire S00_2_fu_196_p2_carry__0_n_10;
  wire S00_2_fu_196_p2_carry__0_n_11;
  wire S00_2_fu_196_p2_carry__0_n_12;
  wire S00_2_fu_196_p2_carry__0_n_13;
  wire S00_2_fu_196_p2_carry__0_n_14;
  wire S00_2_fu_196_p2_carry__0_n_15;
  wire S00_2_fu_196_p2_carry__0_n_16;
  wire S00_2_fu_196_p2_carry__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_1_n_9;
  wire S00_2_fu_196_p2_carry__1_i_2_n_9;
  wire S00_2_fu_196_p2_carry__1_i_3_n_9;
  wire S00_2_fu_196_p2_carry__1_i_4_n_9;
  wire S00_2_fu_196_p2_carry__1_i_5_n_9;
  wire S00_2_fu_196_p2_carry__1_i_6_n_9;
  wire S00_2_fu_196_p2_carry__1_i_7_n_9;
  wire S00_2_fu_196_p2_carry__1_i_8_n_9;
  wire S00_2_fu_196_p2_carry__1_n_10;
  wire S00_2_fu_196_p2_carry__1_n_11;
  wire S00_2_fu_196_p2_carry__1_n_12;
  wire S00_2_fu_196_p2_carry__1_n_13;
  wire S00_2_fu_196_p2_carry__1_n_14;
  wire S00_2_fu_196_p2_carry__1_n_15;
  wire S00_2_fu_196_p2_carry__1_n_16;
  wire S00_2_fu_196_p2_carry__1_n_9;
  wire S00_2_fu_196_p2_carry__2_i_1_n_9;
  wire S00_2_fu_196_p2_carry__2_i_2_n_9;
  wire S00_2_fu_196_p2_carry__2_i_3_n_9;
  wire S00_2_fu_196_p2_carry__2_i_4_n_9;
  wire S00_2_fu_196_p2_carry__2_i_5_n_9;
  wire S00_2_fu_196_p2_carry__2_n_11;
  wire S00_2_fu_196_p2_carry__2_n_12;
  wire S00_2_fu_196_p2_carry__2_n_14;
  wire S00_2_fu_196_p2_carry__2_n_15;
  wire S00_2_fu_196_p2_carry__2_n_16;
  wire S00_2_fu_196_p2_carry_i_1_n_9;
  wire S00_2_fu_196_p2_carry_i_2_n_9;
  wire S00_2_fu_196_p2_carry_i_3_n_9;
  wire S00_2_fu_196_p2_carry_i_4_n_9;
  wire S00_2_fu_196_p2_carry_i_5_n_9;
  wire S00_2_fu_196_p2_carry_i_6_n_9;
  wire S00_2_fu_196_p2_carry_i_7_n_9;
  wire S00_2_fu_196_p2_carry_n_10;
  wire S00_2_fu_196_p2_carry_n_11;
  wire S00_2_fu_196_p2_carry_n_12;
  wire S00_2_fu_196_p2_carry_n_13;
  wire S00_2_fu_196_p2_carry_n_14;
  wire S00_2_fu_196_p2_carry_n_15;
  wire S00_2_fu_196_p2_carry_n_16;
  wire S00_2_fu_196_p2_carry_n_9;
  wire [15:7]S00_2_reg_346;
  wire \S00_2_reg_346_reg[10]_0 ;
  wire [2:0]\S00_2_reg_346_reg[15]_0 ;
  wire \S00_2_reg_346_reg[15]_1 ;
  wire [6:0]\add_ln155_3_reg_354_reg[11] ;
  wire [0:0]\add_ln168_reg_379_reg[3] ;
  wire \add_ln90_reg_331[13]_i_2_n_9 ;
  wire \add_ln90_reg_331[5]_i_2_n_9 ;
  wire \add_ln90_reg_331[5]_i_3_n_9 ;
  wire \add_ln90_reg_331[5]_i_4_n_9 ;
  wire \add_ln90_reg_331[9]_i_2_n_9 ;
  wire \add_ln90_reg_331[9]_i_3_n_9 ;
  wire \add_ln90_reg_331[9]_i_4_n_9 ;
  wire \add_ln90_reg_331[9]_i_5_n_9 ;
  wire [15:1]add_ln90_reg_331_pp0_iter1_reg;
  wire \add_ln90_reg_331_reg[13]_i_1_n_10 ;
  wire \add_ln90_reg_331_reg[13]_i_1_n_11 ;
  wire \add_ln90_reg_331_reg[13]_i_1_n_12 ;
  wire \add_ln90_reg_331_reg[13]_i_1_n_9 ;
  wire \add_ln90_reg_331_reg[15]_i_1_n_12 ;
  wire \add_ln90_reg_331_reg[5]_i_1_n_10 ;
  wire \add_ln90_reg_331_reg[5]_i_1_n_11 ;
  wire \add_ln90_reg_331_reg[5]_i_1_n_12 ;
  wire \add_ln90_reg_331_reg[5]_i_1_n_9 ;
  wire \add_ln90_reg_331_reg[9]_i_1_n_10 ;
  wire \add_ln90_reg_331_reg[9]_i_1_n_11 ;
  wire \add_ln90_reg_331_reg[9]_i_1_n_12 ;
  wire \add_ln90_reg_331_reg[9]_i_1_n_9 ;
  wire \add_ln90_reg_331_reg_n_9_[10] ;
  wire \add_ln90_reg_331_reg_n_9_[11] ;
  wire \add_ln90_reg_331_reg_n_9_[12] ;
  wire \add_ln90_reg_331_reg_n_9_[13] ;
  wire \add_ln90_reg_331_reg_n_9_[14] ;
  wire \add_ln90_reg_331_reg_n_9_[15] ;
  wire \add_ln90_reg_331_reg_n_9_[1] ;
  wire \add_ln90_reg_331_reg_n_9_[2] ;
  wire \add_ln90_reg_331_reg_n_9_[3] ;
  wire \add_ln90_reg_331_reg_n_9_[4] ;
  wire \add_ln90_reg_331_reg_n_9_[5] ;
  wire \add_ln90_reg_331_reg_n_9_[6] ;
  wire \add_ln90_reg_331_reg_n_9_[7] ;
  wire \add_ln90_reg_331_reg_n_9_[8] ;
  wire \add_ln90_reg_331_reg_n_9_[9] ;
  wire [6:0]add_ln95_fu_247_p2;
  wire add_ln95_fu_247_p2__0_carry__0_i_1_n_9;
  wire add_ln95_fu_247_p2__0_carry__0_i_2_n_9;
  wire add_ln95_fu_247_p2__0_carry__0_i_3_n_9;
  wire add_ln95_fu_247_p2__0_carry__0_i_4_n_9;
  wire add_ln95_fu_247_p2__0_carry__0_i_5_n_9;
  wire add_ln95_fu_247_p2__0_carry__0_n_11;
  wire add_ln95_fu_247_p2__0_carry__0_n_12;
  wire add_ln95_fu_247_p2__0_carry_i_1_n_9;
  wire add_ln95_fu_247_p2__0_carry_i_2_n_9;
  wire add_ln95_fu_247_p2__0_carry_i_3_n_9;
  wire add_ln95_fu_247_p2__0_carry_i_4_n_9;
  wire add_ln95_fu_247_p2__0_carry_i_5_n_9;
  wire add_ln95_fu_247_p2__0_carry_i_6_n_9;
  wire add_ln95_fu_247_p2__0_carry_n_10;
  wire add_ln95_fu_247_p2__0_carry_n_11;
  wire add_ln95_fu_247_p2__0_carry_n_12;
  wire add_ln95_fu_247_p2__0_carry_n_9;
  wire ap_ce_reg_reg;
  wire ap_ce_reg_reg_0;
  wire ap_ce_reg_reg_1;
  wire ap_ce_reg_reg_2;
  wire ap_ce_reg_reg_3;
  wire ap_ce_reg_reg_4;
  wire ap_ce_reg_reg_5;
  wire ap_clk;
  wire \ap_return_0_int_reg_reg[6] ;
  wire [6:0]ap_return_int_reg;
  wire \ap_return_int_reg[0]_i_1__1_n_9 ;
  wire \ap_return_int_reg[1]_i_1_n_9 ;
  wire \ap_return_int_reg[2]_i_1_n_9 ;
  wire \ap_return_int_reg[3]_i_1_n_9 ;
  wire \ap_return_int_reg[4]_i_1_n_9 ;
  wire \ap_return_int_reg[5]_i_1_n_9 ;
  wire \ap_return_int_reg[6]_i_1_n_9 ;
  wire \ap_return_int_reg_reg[0]_0 ;
  wire [5:0]empty_fu_116_p2;
  wire empty_fu_116_p2_carry__0_i_1_n_9;
  wire empty_fu_116_p2_carry__0_i_2_n_9;
  wire empty_fu_116_p2_carry__0_n_12;
  wire empty_fu_116_p2_carry_i_1_n_9;
  wire empty_fu_116_p2_carry_i_2_n_9;
  wire empty_fu_116_p2_carry_i_3_n_9;
  wire empty_fu_116_p2_carry_i_4_n_9;
  wire empty_fu_116_p2_carry_n_10;
  wire empty_fu_116_p2_carry_n_11;
  wire empty_fu_116_p2_carry_n_12;
  wire empty_fu_116_p2_carry_n_9;
  wire [5:0]empty_reg_321;
  wire [5:0]empty_reg_321_pp0_iter1_reg;
  wire [14:1]p_0_in;
  wire [0:0]temp_g_2_fu_213_p2__1_carry_i_4;
  wire temp_g_fu_237_p2__0_carry__0_i_1_n_9;
  wire temp_g_fu_237_p2__0_carry__0_i_2_n_9;
  wire temp_g_fu_237_p2__0_carry__0_i_3_n_9;
  wire temp_g_fu_237_p2__0_carry__0_i_4_n_9;
  wire temp_g_fu_237_p2__0_carry__0_i_5_n_9;
  wire temp_g_fu_237_p2__0_carry__0_i_6_n_9;
  wire temp_g_fu_237_p2__0_carry__0_i_7_n_9;
  wire temp_g_fu_237_p2__0_carry__0_i_8_n_9;
  wire temp_g_fu_237_p2__0_carry__0_n_10;
  wire temp_g_fu_237_p2__0_carry__0_n_11;
  wire temp_g_fu_237_p2__0_carry__0_n_12;
  wire temp_g_fu_237_p2__0_carry__0_n_9;
  wire temp_g_fu_237_p2__0_carry__1_i_1_n_9;
  wire temp_g_fu_237_p2__0_carry__1_i_2_n_9;
  wire temp_g_fu_237_p2__0_carry__1_i_3_n_9;
  wire temp_g_fu_237_p2__0_carry__1_i_4_n_9;
  wire temp_g_fu_237_p2__0_carry__1_i_5_n_9;
  wire temp_g_fu_237_p2__0_carry__1_n_10;
  wire temp_g_fu_237_p2__0_carry__1_n_11;
  wire temp_g_fu_237_p2__0_carry__1_n_12;
  wire temp_g_fu_237_p2__0_carry__1_n_9;
  wire temp_g_fu_237_p2__0_carry__2_n_10;
  wire temp_g_fu_237_p2__0_carry__2_n_11;
  wire temp_g_fu_237_p2__0_carry__2_n_12;
  wire temp_g_fu_237_p2__0_carry_i_1_n_9;
  wire temp_g_fu_237_p2__0_carry_i_2_n_9;
  wire temp_g_fu_237_p2__0_carry_i_3_n_9;
  wire temp_g_fu_237_p2__0_carry_i_4_n_9;
  wire temp_g_fu_237_p2__0_carry_i_5_n_9;
  wire temp_g_fu_237_p2__0_carry_i_6_n_9;
  wire temp_g_fu_237_p2__0_carry_n_10;
  wire temp_g_fu_237_p2__0_carry_n_11;
  wire temp_g_fu_237_p2__0_carry_n_12;
  wire temp_g_fu_237_p2__0_carry_n_9;
  wire [9:1]tmp29_cast4_fu_216_p1;
  wire [0:0]tmp311_fu_126_p2;
  wire [11:1]tmp311_fu_126_p2__0;
  wire tmp311_fu_126_p2_carry__0_i_1_n_9;
  wire tmp311_fu_126_p2_carry__0_i_2_n_9;
  wire tmp311_fu_126_p2_carry__0_i_3_n_9;
  wire tmp311_fu_126_p2_carry__0_i_4_n_9;
  wire tmp311_fu_126_p2_carry__0_n_10;
  wire tmp311_fu_126_p2_carry__0_n_11;
  wire tmp311_fu_126_p2_carry__0_n_12;
  wire tmp311_fu_126_p2_carry__0_n_9;
  wire tmp311_fu_126_p2_carry_i_1_n_9;
  wire tmp311_fu_126_p2_carry_i_2_n_9;
  wire tmp311_fu_126_p2_carry_i_3_n_9;
  wire tmp311_fu_126_p2_carry_i_4_n_9;
  wire tmp311_fu_126_p2_carry_n_10;
  wire tmp311_fu_126_p2_carry_n_11;
  wire tmp311_fu_126_p2_carry_n_12;
  wire tmp311_fu_126_p2_carry_n_9;
  wire [8:0]tmp3_fu_186_p2;
  wire \tmp3_reg_341[3]_i_2_n_9 ;
  wire \tmp3_reg_341[3]_i_3_n_9 ;
  wire \tmp3_reg_341[3]_i_4_n_9 ;
  wire \tmp3_reg_341[3]_i_5_n_9 ;
  wire \tmp3_reg_341[7]_i_2_n_9 ;
  wire \tmp3_reg_341[7]_i_3_n_9 ;
  wire \tmp3_reg_341[7]_i_4_n_9 ;
  wire \tmp3_reg_341[7]_i_5_n_9 ;
  wire \tmp3_reg_341_reg[3]_i_1_n_10 ;
  wire \tmp3_reg_341_reg[3]_i_1_n_11 ;
  wire \tmp3_reg_341_reg[3]_i_1_n_12 ;
  wire \tmp3_reg_341_reg[3]_i_1_n_9 ;
  wire \tmp3_reg_341_reg[7]_i_1_n_10 ;
  wire \tmp3_reg_341_reg[7]_i_1_n_11 ;
  wire \tmp3_reg_341_reg[7]_i_1_n_12 ;
  wire \tmp3_reg_341_reg[7]_i_1_n_9 ;
  wire [3:0]\tmp3_reg_344_reg[3] ;
  wire \tmp3_reg_344_reg[3]_i_1_n_10 ;
  wire \tmp3_reg_344_reg[3]_i_1_n_11 ;
  wire \tmp3_reg_344_reg[3]_i_1_n_12 ;
  wire \tmp3_reg_344_reg[3]_i_1_n_9 ;
  wire [3:0]\tmp3_reg_344_reg[7] ;
  wire \tmp3_reg_344_reg[7]_i_1_n_10 ;
  wire \tmp3_reg_344_reg[7]_i_1_n_11 ;
  wire \tmp3_reg_344_reg[7]_i_1_n_12 ;
  wire \tmp3_reg_344_reg[7]_i_1_n_9 ;
  wire [4:1]tmp_12_fu_260_p4__0;
  wire [1:0]trunc_ln162_reg_369;
  wire [8:0]trunc_ln166_fu_174_p1;
  wire [7:0]trunc_ln80_reg_316;
  wire [6:0]trunc_ln88_reg_351;
  wire [6:1]trunc_ln9_fu_220_p3;
  wire [7:0]vb0_val_int_reg;
  wire [7:0]\vb0_val_int_reg_reg[7]_0 ;
  wire [7:0]vb0_val_read_reg_305;
  wire [7:0]vb0_val_read_reg_305_pp0_iter1_reg;
  wire \vb0_val_read_reg_305_reg[2]_0 ;
  wire \vb2_val_int_reg_reg[0]_0 ;
  wire \vb2_val_int_reg_reg[1]_0 ;
  wire \vb2_val_int_reg_reg[2]_0 ;
  wire \vb2_val_int_reg_reg[3]_0 ;
  wire \vb2_val_int_reg_reg[4]_0 ;
  wire \vb2_val_int_reg_reg[5]_0 ;
  wire \vb2_val_int_reg_reg[6]_0 ;
  wire \vb2_val_int_reg_reg[7]_0 ;
  wire [7:0]vb2_val_read_reg_298;
  wire [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  wire [1:0]\vb2_val_read_reg_298_pp0_iter1_reg_reg[1]_0 ;
  wire [7:0]vb2_val_read_reg_298_pp0_iter2_reg;
  wire [7:0]vm0_val_int_reg;
  wire [7:0]\vm0_val_int_reg_reg[7]_0 ;
  wire \vm2_val_int_reg_reg[0]_0 ;
  wire [7:0]\vm2_val_int_reg_reg[7]_0 ;
  wire [7:0]vt0_val_int_reg;
  wire [7:0]\vt0_val_int_reg_reg[7]_0 ;
  wire [3:0]\vt1_val_int_reg_reg[3] ;
  wire \vt2_val_int_reg_reg[0]_0 ;
  wire \vt2_val_int_reg_reg[6]_0 ;
  wire [1:0]\vt2_val_int_reg_reg[6]_1 ;
  wire [3:0]\vt2_val_int_reg_reg[6]_2 ;
  wire \vt2_val_int_reg_reg[7]_0 ;
  wire [0:0]\vt2_val_int_reg_reg[7]_1 ;
  wire [7:0]\vt2_val_int_reg_reg[7]_2 ;
  wire \vt2_val_int_reg_reg_n_9_[1] ;
  wire \vt2_val_int_reg_reg_n_9_[2] ;
  wire \vt2_val_int_reg_reg_n_9_[3] ;
  wire \vt2_val_int_reg_reg_n_9_[4] ;
  wire \vt2_val_int_reg_reg_n_9_[5] ;
  wire [7:0]vt2_val_read_reg_311;
  wire [7:0]vt2_val_read_reg_311_pp0_iter1_reg;
  wire [10:3]zext_ln78_fu_98_p1;
  wire [3:3]NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_A01_fu_146_p2__0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_A01_fu_146_p2__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_add_ln90_reg_331_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln90_reg_331_reg[15]_i_1_O_UNCONNECTED ;
  wire [0:0]NLW_add_ln95_fu_247_p2__0_carry_O_UNCONNECTED;
  wire [3:2]NLW_add_ln95_fu_247_p2__0_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln95_fu_247_p2__0_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_empty_fu_116_p2_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_empty_fu_116_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_temp_g_fu_237_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_temp_g_fu_237_p2__0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_temp_g_fu_237_p2__0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_tmp311_fu_126_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp311_fu_126_p2_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_tmp3_reg_341_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp3_reg_341_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp3_reg_344_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp3_reg_344_reg[8]_i_1_O_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry
       (.CI(1'b0),
        .CO({A00_fu_170_p2_carry_n_9,A00_fu_170_p2_carry_n_10,A00_fu_170_p2_carry_n_11,A00_fu_170_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI(A01_reg_326[3:0]),
        .O(A00_fu_170_p21_out[3:0]),
        .S({A00_fu_170_p2_carry_i_1_n_9,A00_fu_170_p2_carry_i_2_n_9,A00_fu_170_p2_carry_i_3_n_9,A00_fu_170_p2_carry_i_4_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__0
       (.CI(A00_fu_170_p2_carry_n_9),
        .CO({A00_fu_170_p2_carry__0_n_9,A00_fu_170_p2_carry__0_n_10,A00_fu_170_p2_carry__0_n_11,A00_fu_170_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({A00_fu_170_p2_carry__0_i_1_n_9,A00_fu_170_p2_carry__0_i_2_n_9,A00_fu_170_p2_carry__0_i_3_n_9,A00_fu_170_p2_carry__0_i_4_n_9}),
        .O(A00_fu_170_p21_out[7:4]),
        .S({A00_fu_170_p2_carry__0_i_5_n_9,A00_fu_170_p2_carry__0_i_6_n_9,A00_fu_170_p2_carry__0_i_7_n_9,A00_fu_170_p2_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_1
       (.I0(A01_reg_326[6]),
        .I1(trunc_ln80_reg_316[3]),
        .I2(vb0_val_read_reg_305[6]),
        .O(A00_fu_170_p2_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_2
       (.I0(A01_reg_326[5]),
        .I1(trunc_ln80_reg_316[2]),
        .I2(vb0_val_read_reg_305[5]),
        .O(A00_fu_170_p2_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_3
       (.I0(A01_reg_326[4]),
        .I1(trunc_ln80_reg_316[1]),
        .I2(vb0_val_read_reg_305[4]),
        .O(A00_fu_170_p2_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair7" *) 
  LUT2 #(
    .INIT(4'h7)) 
    A00_fu_170_p2_carry__0_i_4
       (.I0(vb0_val_read_reg_305[3]),
        .I1(trunc_ln80_reg_316[0]),
        .O(A00_fu_170_p2_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_5
       (.I0(A00_fu_170_p2_carry__0_i_1_n_9),
        .I1(A01_reg_326[7]),
        .I2(trunc_ln80_reg_316[4]),
        .I3(vb0_val_read_reg_305[7]),
        .O(A00_fu_170_p2_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_6
       (.I0(A01_reg_326[6]),
        .I1(trunc_ln80_reg_316[3]),
        .I2(vb0_val_read_reg_305[6]),
        .I3(A00_fu_170_p2_carry__0_i_2_n_9),
        .O(A00_fu_170_p2_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_7
       (.I0(A01_reg_326[5]),
        .I1(trunc_ln80_reg_316[2]),
        .I2(vb0_val_read_reg_305[5]),
        .I3(A00_fu_170_p2_carry__0_i_3_n_9),
        .O(A00_fu_170_p2_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_8
       (.I0(A01_reg_326[4]),
        .I1(trunc_ln80_reg_316[1]),
        .I2(vb0_val_read_reg_305[4]),
        .I3(A00_fu_170_p2_carry__0_i_4_n_9),
        .O(A00_fu_170_p2_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__1
       (.CI(A00_fu_170_p2_carry__0_n_9),
        .CO({A00_fu_170_p2_carry__1_n_9,A00_fu_170_p2_carry__1_n_10,A00_fu_170_p2_carry__1_n_11,A00_fu_170_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({A01_reg_326[12],A00_fu_170_p2_carry__1_i_1_n_9,A00_fu_170_p2_carry__1_i_2_n_9,A00_fu_170_p2_carry__1_i_3_n_9}),
        .O(A00_fu_170_p21_out[11:8]),
        .S({A00_fu_170_p2_carry__1_i_4_n_9,A00_fu_170_p2_carry__1_i_5_n_9,A00_fu_170_p2_carry__1_i_6_n_9,A00_fu_170_p2_carry__1_i_7_n_9}));
  LUT2 #(
    .INIT(4'hB)) 
    A00_fu_170_p2_carry__1_i_1
       (.I0(A01_reg_326[9]),
        .I1(trunc_ln80_reg_316[6]),
        .O(A00_fu_170_p2_carry__1_i_1_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    A00_fu_170_p2_carry__1_i_2
       (.I0(A01_reg_326[8]),
        .I1(trunc_ln80_reg_316[5]),
        .O(A00_fu_170_p2_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__1_i_3
       (.I0(A01_reg_326[7]),
        .I1(trunc_ln80_reg_316[4]),
        .I2(vb0_val_read_reg_305[7]),
        .O(A00_fu_170_p2_carry__1_i_3_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    A00_fu_170_p2_carry__1_i_4
       (.I0(trunc_ln80_reg_316[7]),
        .I1(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__1_i_4_n_9));
  LUT4 #(
    .INIT(16'hD22D)) 
    A00_fu_170_p2_carry__1_i_5
       (.I0(trunc_ln80_reg_316[6]),
        .I1(A01_reg_326[9]),
        .I2(A01_reg_326[12]),
        .I3(trunc_ln80_reg_316[7]),
        .O(A00_fu_170_p2_carry__1_i_5_n_9));
  LUT4 #(
    .INIT(16'hD22D)) 
    A00_fu_170_p2_carry__1_i_6
       (.I0(trunc_ln80_reg_316[5]),
        .I1(A01_reg_326[8]),
        .I2(A01_reg_326[9]),
        .I3(trunc_ln80_reg_316[6]),
        .O(A00_fu_170_p2_carry__1_i_6_n_9));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    A00_fu_170_p2_carry__1_i_7
       (.I0(vb0_val_read_reg_305[7]),
        .I1(trunc_ln80_reg_316[4]),
        .I2(A01_reg_326[7]),
        .I3(A01_reg_326[8]),
        .I4(trunc_ln80_reg_316[5]),
        .O(A00_fu_170_p2_carry__1_i_7_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__2
       (.CI(A00_fu_170_p2_carry__1_n_9),
        .CO({NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED[3],A00_fu_170_p2_carry__2_n_10,A00_fu_170_p2_carry__2_n_11,A00_fu_170_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(A00_fu_170_p21_out[15:12]),
        .S({A00_fu_170_p2_carry__2_i_1_n_9,A00_fu_170_p2_carry__2_i_2_n_9,A00_fu_170_p2_carry__2_i_3_n_9,A00_fu_170_p2_carry__2_i_4_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_1
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_2
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_2_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_3
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_3_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_4
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_4_n_9));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'h69)) 
    A00_fu_170_p2_carry_i_1
       (.I0(vb0_val_read_reg_305[3]),
        .I1(trunc_ln80_reg_316[0]),
        .I2(A01_reg_326[3]),
        .O(A00_fu_170_p2_carry_i_1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_2
       (.I0(A01_reg_326[2]),
        .I1(vb0_val_read_reg_305[2]),
        .O(A00_fu_170_p2_carry_i_2_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_3
       (.I0(A01_reg_326[1]),
        .I1(vb0_val_read_reg_305[1]),
        .O(A00_fu_170_p2_carry_i_3_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_4
       (.I0(A01_reg_326[0]),
        .I1(vb0_val_read_reg_305[0]),
        .O(A00_fu_170_p2_carry_i_4_n_9));
  FDRE \A00_reg_336_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[0]),
        .Q(A00_reg_336[0]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[10]),
        .Q(A00_reg_336[10]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[11] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[11]),
        .Q(A00_reg_336[11]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[12]),
        .Q(A00_reg_336[12]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[13] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[13]),
        .Q(A00_reg_336[13]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[14] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[14]),
        .Q(A00_reg_336[14]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[15] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[15]),
        .Q(A00_reg_336[15]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[1]),
        .Q(A00_reg_336[1]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[2]),
        .Q(A00_reg_336[2]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[3]),
        .Q(A00_reg_336[3]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[4]),
        .Q(A00_reg_336[4]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[5]),
        .Q(A00_reg_336[5]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[6]),
        .Q(A00_reg_336[6]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[7]),
        .Q(A00_reg_336[7]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[8]),
        .Q(A00_reg_336[8]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[9]),
        .Q(A00_reg_336[9]),
        .R(1'b0));
  CARRY4 A01_fu_146_p2__0_carry
       (.CI(1'b0),
        .CO({A01_fu_146_p2__0_carry_n_9,A01_fu_146_p2__0_carry_n_10,A01_fu_146_p2__0_carry_n_11,A01_fu_146_p2__0_carry_n_12}),
        .CYINIT(1'b1),
        .DI({A01_fu_146_p2__0_carry_i_1_n_9,A01_fu_146_p2__0_carry_i_2_n_9,A01_fu_146_p2__0_carry_i_3_n_9,A01_fu_146_p2__0_carry_i_4_n_9}),
        .O(A01_fu_146_p2[3:0]),
        .S({A01_fu_146_p2__0_carry_i_5_n_9,A01_fu_146_p2__0_carry_i_6_n_9,A01_fu_146_p2__0_carry_i_7_n_9,A01_fu_146_p2__0_carry_i_8_n_9}));
  CARRY4 A01_fu_146_p2__0_carry__0
       (.CI(A01_fu_146_p2__0_carry_n_9),
        .CO({A01_fu_146_p2__0_carry__0_n_9,A01_fu_146_p2__0_carry__0_n_10,A01_fu_146_p2__0_carry__0_n_11,A01_fu_146_p2__0_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({A01_fu_146_p2__0_carry__0_i_1_n_9,A01_fu_146_p2__0_carry__0_i_2_n_9,A01_fu_146_p2__0_carry__0_i_3_n_9,A01_fu_146_p2__0_carry__0_i_4_n_9}),
        .O(A01_fu_146_p2[7:4]),
        .S({A01_fu_146_p2__0_carry__0_i_5_n_9,A01_fu_146_p2__0_carry__0_i_6_n_9,A01_fu_146_p2__0_carry__0_i_7_n_9,A01_fu_146_p2__0_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry__0_i_1
       (.I0(vt0_val_int_reg[6]),
        .I1(vt0_val_int_reg[5]),
        .I2(\vt2_val_int_reg_reg[6]_0 ),
        .O(A01_fu_146_p2__0_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry__0_i_2
       (.I0(vt0_val_int_reg[5]),
        .I1(vt0_val_int_reg[4]),
        .I2(\vt2_val_int_reg_reg_n_9_[5] ),
        .O(A01_fu_146_p2__0_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry__0_i_3
       (.I0(vt0_val_int_reg[4]),
        .I1(vt0_val_int_reg[3]),
        .I2(\vt2_val_int_reg_reg_n_9_[4] ),
        .O(A01_fu_146_p2__0_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry__0_i_4
       (.I0(vt0_val_int_reg[3]),
        .I1(vt0_val_int_reg[2]),
        .I2(\vt2_val_int_reg_reg_n_9_[3] ),
        .O(A01_fu_146_p2__0_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry__0_i_5
       (.I0(A01_fu_146_p2__0_carry__0_i_1_n_9),
        .I1(vt0_val_int_reg[6]),
        .I2(vt0_val_int_reg[7]),
        .I3(\vt2_val_int_reg_reg[7]_0 ),
        .O(A01_fu_146_p2__0_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry__0_i_6
       (.I0(vt0_val_int_reg[6]),
        .I1(vt0_val_int_reg[5]),
        .I2(\vt2_val_int_reg_reg[6]_0 ),
        .I3(A01_fu_146_p2__0_carry__0_i_2_n_9),
        .O(A01_fu_146_p2__0_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry__0_i_7
       (.I0(vt0_val_int_reg[5]),
        .I1(vt0_val_int_reg[4]),
        .I2(\vt2_val_int_reg_reg_n_9_[5] ),
        .I3(A01_fu_146_p2__0_carry__0_i_3_n_9),
        .O(A01_fu_146_p2__0_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry__0_i_8
       (.I0(vt0_val_int_reg[4]),
        .I1(vt0_val_int_reg[3]),
        .I2(\vt2_val_int_reg_reg_n_9_[4] ),
        .I3(A01_fu_146_p2__0_carry__0_i_4_n_9),
        .O(A01_fu_146_p2__0_carry__0_i_8_n_9));
  CARRY4 A01_fu_146_p2__0_carry__1
       (.CI(A01_fu_146_p2__0_carry__0_n_9),
        .CO({NLW_A01_fu_146_p2__0_carry__1_CO_UNCONNECTED[3:2],A01_fu_146_p2__0_carry__1_n_11,A01_fu_146_p2__0_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,A01_fu_146_p2__0_carry__1_i_1_n_9,vt0_val_int_reg[7]}),
        .O({NLW_A01_fu_146_p2__0_carry__1_O_UNCONNECTED[3],A01_fu_146_p2[12],A01_fu_146_p2[9:8]}),
        .S({1'b0,1'b1,A01_fu_146_p2__0_carry__1_i_2_n_9,A01_fu_146_p2__0_carry__1_i_3_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2__0_carry__1_i_1
       (.I0(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2__0_carry__1_i_1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2__0_carry__1_i_2
       (.I0(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2__0_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'hDB)) 
    A01_fu_146_p2__0_carry__1_i_3
       (.I0(\vt2_val_int_reg_reg[7]_0 ),
        .I1(vt0_val_int_reg[6]),
        .I2(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2__0_carry__1_i_3_n_9));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry_i_1
       (.I0(vt0_val_int_reg[2]),
        .I1(vt0_val_int_reg[1]),
        .I2(\vt2_val_int_reg_reg_n_9_[2] ),
        .O(A01_fu_146_p2__0_carry_i_1_n_9));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry_i_2
       (.I0(vt0_val_int_reg[1]),
        .I1(vt0_val_int_reg[0]),
        .I2(\vt2_val_int_reg_reg_n_9_[1] ),
        .O(A01_fu_146_p2__0_carry_i_2_n_9));
  (* HLUTNM = "lutpair73" *) 
  LUT2 #(
    .INIT(4'hB)) 
    A01_fu_146_p2__0_carry_i_3
       (.I0(\vt2_val_int_reg_reg[0]_0 ),
        .I1(vt0_val_int_reg[0]),
        .O(A01_fu_146_p2__0_carry_i_3_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    A01_fu_146_p2__0_carry_i_4
       (.I0(vt0_val_int_reg[0]),
        .I1(\vt2_val_int_reg_reg[0]_0 ),
        .O(A01_fu_146_p2__0_carry_i_4_n_9));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry_i_5
       (.I0(vt0_val_int_reg[3]),
        .I1(vt0_val_int_reg[2]),
        .I2(\vt2_val_int_reg_reg_n_9_[3] ),
        .I3(A01_fu_146_p2__0_carry_i_1_n_9),
        .O(A01_fu_146_p2__0_carry_i_5_n_9));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry_i_6
       (.I0(vt0_val_int_reg[2]),
        .I1(vt0_val_int_reg[1]),
        .I2(\vt2_val_int_reg_reg_n_9_[2] ),
        .I3(A01_fu_146_p2__0_carry_i_2_n_9),
        .O(A01_fu_146_p2__0_carry_i_6_n_9));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry_i_7
       (.I0(vt0_val_int_reg[1]),
        .I1(vt0_val_int_reg[0]),
        .I2(\vt2_val_int_reg_reg_n_9_[1] ),
        .I3(A01_fu_146_p2__0_carry_i_3_n_9),
        .O(A01_fu_146_p2__0_carry_i_7_n_9));
  (* HLUTNM = "lutpair73" *) 
  LUT2 #(
    .INIT(4'h9)) 
    A01_fu_146_p2__0_carry_i_8
       (.I0(\vt2_val_int_reg_reg[0]_0 ),
        .I1(vt0_val_int_reg[0]),
        .O(A01_fu_146_p2__0_carry_i_8_n_9));
  FDRE \A01_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[0]),
        .Q(A01_reg_326[0]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[12]),
        .Q(A01_reg_326[12]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[1]),
        .Q(A01_reg_326[1]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[2]),
        .Q(A01_reg_326[2]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[3]),
        .Q(A01_reg_326[3]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[4]),
        .Q(A01_reg_326[4]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[5]),
        .Q(A01_reg_326[5]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[6]),
        .Q(A01_reg_326[6]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[7]),
        .Q(A01_reg_326[7]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[8]),
        .Q(A01_reg_326[8]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[9]),
        .Q(A01_reg_326[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesX_reg_750[0]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\ap_return_int_reg_reg[0]_0 ),
        .I2(add_ln95_fu_247_p2[0]),
        .I3(ap_return_int_reg[0]),
        .I4(\vm2_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesX_reg_750_reg[6] [0]),
        .O(ap_ce_reg_reg));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesX_reg_750[1]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\ap_return_int_reg_reg[0]_0 ),
        .I2(add_ln95_fu_247_p2[1]),
        .I3(ap_return_int_reg[1]),
        .I4(\vm2_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesX_reg_750_reg[6] [1]),
        .O(ap_ce_reg_reg_0));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesX_reg_750[2]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\ap_return_int_reg_reg[0]_0 ),
        .I2(add_ln95_fu_247_p2[2]),
        .I3(ap_return_int_reg[2]),
        .I4(\vm2_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesX_reg_750_reg[6] [2]),
        .O(ap_ce_reg_reg_1));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesX_reg_750[3]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\ap_return_int_reg_reg[0]_0 ),
        .I2(add_ln95_fu_247_p2[3]),
        .I3(ap_return_int_reg[3]),
        .I4(\vm2_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesX_reg_750_reg[6] [3]),
        .O(ap_ce_reg_reg_2));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesX_reg_750[4]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\ap_return_int_reg_reg[0]_0 ),
        .I2(add_ln95_fu_247_p2[4]),
        .I3(ap_return_int_reg[4]),
        .I4(\vm2_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesX_reg_750_reg[6] [4]),
        .O(ap_ce_reg_reg_3));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesX_reg_750[5]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\ap_return_int_reg_reg[0]_0 ),
        .I2(add_ln95_fu_247_p2[5]),
        .I3(ap_return_int_reg[5]),
        .I4(\vm2_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesX_reg_750_reg[6] [5]),
        .O(ap_ce_reg_reg_4));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesX_reg_750[6]_i_2 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\ap_return_int_reg_reg[0]_0 ),
        .I2(add_ln95_fu_247_p2[6]),
        .I3(ap_return_int_reg[6]),
        .I4(\vm2_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesX_reg_750_reg[6] [6]),
        .O(ap_ce_reg_reg_5));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \GradientValuesX_reg_750[6]_i_3 
       (.I0(\S00_2_reg_346_reg[15]_0 [1]),
        .I1(\S00_2_reg_346_reg[15]_0 [0]),
        .I2(O),
        .I3(\S00_2_reg_346_reg[10]_0 ),
        .I4(\S00_2_reg_346_reg[15]_0 [2]),
        .O(\S00_2_reg_346_reg[15]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry
       (.CI(1'b0),
        .CO({S00_2_fu_196_p2_carry_n_9,S00_2_fu_196_p2_carry_n_10,S00_2_fu_196_p2_carry_n_11,S00_2_fu_196_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry_i_1_n_9,S00_2_fu_196_p2_carry_i_2_n_9,S00_2_fu_196_p2_carry_i_3_n_9,add_ln90_reg_331_pp0_iter1_reg[1]}),
        .O({S00_2_fu_196_p2_carry_n_13,S00_2_fu_196_p2_carry_n_14,S00_2_fu_196_p2_carry_n_15,S00_2_fu_196_p2_carry_n_16}),
        .S({S00_2_fu_196_p2_carry_i_4_n_9,S00_2_fu_196_p2_carry_i_5_n_9,S00_2_fu_196_p2_carry_i_6_n_9,S00_2_fu_196_p2_carry_i_7_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__0
       (.CI(S00_2_fu_196_p2_carry_n_9),
        .CO({S00_2_fu_196_p2_carry__0_n_9,S00_2_fu_196_p2_carry__0_n_10,S00_2_fu_196_p2_carry__0_n_11,S00_2_fu_196_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry__0_i_1_n_9,S00_2_fu_196_p2_carry__0_i_2_n_9,S00_2_fu_196_p2_carry__0_i_3_n_9,S00_2_fu_196_p2_carry__0_i_4_n_9}),
        .O({S00_2_fu_196_p2_carry__0_n_13,S00_2_fu_196_p2_carry__0_n_14,S00_2_fu_196_p2_carry__0_n_15,S00_2_fu_196_p2_carry__0_n_16}),
        .S({S00_2_fu_196_p2_carry__0_i_5_n_9,S00_2_fu_196_p2_carry__0_i_6_n_9,S00_2_fu_196_p2_carry__0_i_7_n_9,S00_2_fu_196_p2_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .I1(A00_reg_336[7]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[7]),
        .O(S00_2_fu_196_p2_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_2
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .I1(A00_reg_336[6]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[6]),
        .O(S00_2_fu_196_p2_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_3
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .I1(A00_reg_336[5]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[5]),
        .O(S00_2_fu_196_p2_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_4
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .I1(A00_reg_336[4]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[4]),
        .O(S00_2_fu_196_p2_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_5
       (.I0(S00_2_fu_196_p2_carry__0_i_1_n_9),
        .I1(vb0_val_read_reg_305_pp0_iter1_reg[7]),
        .I2(A00_reg_336[8]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[8]),
        .O(S00_2_fu_196_p2_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_6
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .I1(A00_reg_336[7]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[7]),
        .I3(S00_2_fu_196_p2_carry__0_i_2_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_7
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .I1(A00_reg_336[6]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[6]),
        .I3(S00_2_fu_196_p2_carry__0_i_3_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_8
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .I1(A00_reg_336[5]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[5]),
        .I3(S00_2_fu_196_p2_carry__0_i_4_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__1
       (.CI(S00_2_fu_196_p2_carry__0_n_9),
        .CO({S00_2_fu_196_p2_carry__1_n_9,S00_2_fu_196_p2_carry__1_n_10,S00_2_fu_196_p2_carry__1_n_11,S00_2_fu_196_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry__1_i_1_n_9,S00_2_fu_196_p2_carry__1_i_2_n_9,S00_2_fu_196_p2_carry__1_i_3_n_9,S00_2_fu_196_p2_carry__1_i_4_n_9}),
        .O({S00_2_fu_196_p2_carry__1_n_13,S00_2_fu_196_p2_carry__1_n_14,S00_2_fu_196_p2_carry__1_n_15,S00_2_fu_196_p2_carry__1_n_16}),
        .S({S00_2_fu_196_p2_carry__1_i_5_n_9,S00_2_fu_196_p2_carry__1_i_6_n_9,S00_2_fu_196_p2_carry__1_i_7_n_9,S00_2_fu_196_p2_carry__1_i_8_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_1
       (.I0(A00_reg_336[11]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[11]),
        .O(S00_2_fu_196_p2_carry__1_i_1_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_2
       (.I0(A00_reg_336[10]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[10]),
        .O(S00_2_fu_196_p2_carry__1_i_2_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_3
       (.I0(A00_reg_336[9]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[9]),
        .O(S00_2_fu_196_p2_carry__1_i_3_n_9));
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__1_i_4
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[7]),
        .I1(A00_reg_336[8]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[8]),
        .O(S00_2_fu_196_p2_carry__1_i_4_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_5
       (.I0(add_ln90_reg_331_pp0_iter1_reg[11]),
        .I1(A00_reg_336[11]),
        .I2(A00_reg_336[12]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[12]),
        .O(S00_2_fu_196_p2_carry__1_i_5_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_6
       (.I0(add_ln90_reg_331_pp0_iter1_reg[10]),
        .I1(A00_reg_336[10]),
        .I2(A00_reg_336[11]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[11]),
        .O(S00_2_fu_196_p2_carry__1_i_6_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_7
       (.I0(add_ln90_reg_331_pp0_iter1_reg[9]),
        .I1(A00_reg_336[9]),
        .I2(A00_reg_336[10]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[10]),
        .O(S00_2_fu_196_p2_carry__1_i_7_n_9));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    S00_2_fu_196_p2_carry__1_i_8
       (.I0(add_ln90_reg_331_pp0_iter1_reg[8]),
        .I1(A00_reg_336[8]),
        .I2(vb0_val_read_reg_305_pp0_iter1_reg[7]),
        .I3(A00_reg_336[9]),
        .I4(add_ln90_reg_331_pp0_iter1_reg[9]),
        .O(S00_2_fu_196_p2_carry__1_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__2
       (.CI(S00_2_fu_196_p2_carry__1_n_9),
        .CO({NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED[3:2],S00_2_fu_196_p2_carry__2_n_11,S00_2_fu_196_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,S00_2_fu_196_p2_carry__2_i_1_n_9,S00_2_fu_196_p2_carry__2_i_2_n_9}),
        .O({NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED[3],S00_2_fu_196_p2_carry__2_n_14,S00_2_fu_196_p2_carry__2_n_15,S00_2_fu_196_p2_carry__2_n_16}),
        .S({1'b0,S00_2_fu_196_p2_carry__2_i_3_n_9,S00_2_fu_196_p2_carry__2_i_4_n_9,S00_2_fu_196_p2_carry__2_i_5_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__2_i_1
       (.I0(A00_reg_336[13]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[13]),
        .O(S00_2_fu_196_p2_carry__2_i_1_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__2_i_2
       (.I0(A00_reg_336[12]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[12]),
        .O(S00_2_fu_196_p2_carry__2_i_2_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_3
       (.I0(add_ln90_reg_331_pp0_iter1_reg[14]),
        .I1(A00_reg_336[14]),
        .I2(A00_reg_336[15]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[15]),
        .O(S00_2_fu_196_p2_carry__2_i_3_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_4
       (.I0(add_ln90_reg_331_pp0_iter1_reg[13]),
        .I1(A00_reg_336[13]),
        .I2(A00_reg_336[14]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[14]),
        .O(S00_2_fu_196_p2_carry__2_i_4_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_5
       (.I0(add_ln90_reg_331_pp0_iter1_reg[12]),
        .I1(A00_reg_336[12]),
        .I2(A00_reg_336[13]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[13]),
        .O(S00_2_fu_196_p2_carry__2_i_5_n_9));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry_i_1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .I1(A00_reg_336[3]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[3]),
        .O(S00_2_fu_196_p2_carry_i_1_n_9));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry_i_2
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(A00_reg_336[2]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[2]),
        .O(S00_2_fu_196_p2_carry_i_2_n_9));
  (* HLUTNM = "lutpair74" *) 
  LUT2 #(
    .INIT(4'hB)) 
    S00_2_fu_196_p2_carry_i_3
       (.I0(A00_reg_336[1]),
        .I1(vb0_val_read_reg_305_pp0_iter1_reg[0]),
        .O(S00_2_fu_196_p2_carry_i_3_n_9));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_4
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .I1(A00_reg_336[4]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[4]),
        .I3(S00_2_fu_196_p2_carry_i_1_n_9),
        .O(S00_2_fu_196_p2_carry_i_4_n_9));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_5
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .I1(A00_reg_336[3]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[3]),
        .I3(S00_2_fu_196_p2_carry_i_2_n_9),
        .O(S00_2_fu_196_p2_carry_i_5_n_9));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_6
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(A00_reg_336[2]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[2]),
        .I3(S00_2_fu_196_p2_carry_i_3_n_9),
        .O(S00_2_fu_196_p2_carry_i_6_n_9));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'h96)) 
    S00_2_fu_196_p2_carry_i_7
       (.I0(A00_reg_336[1]),
        .I1(vb0_val_read_reg_305_pp0_iter1_reg[0]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[1]),
        .O(S00_2_fu_196_p2_carry_i_7_n_9));
  FDRE \S00_2_reg_346_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__1_n_15),
        .Q(S00_2_reg_346[10]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[11] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__1_n_14),
        .Q(S00_2_reg_346[11]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__1_n_13),
        .Q(S00_2_reg_346[12]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[13] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__2_n_16),
        .Q(S00_2_reg_346[13]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[14] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__2_n_15),
        .Q(S00_2_reg_346[14]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[15] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__2_n_14),
        .Q(S00_2_reg_346[15]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__0_n_14),
        .Q(S00_2_reg_346[7]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__0_n_13),
        .Q(S00_2_reg_346[8]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__1_n_16),
        .Q(S00_2_reg_346[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln155_3_fu_144_p2_carry__0_i_1
       (.I0(\vt2_val_int_reg_reg[6]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .I2(\add_ln155_3_reg_354_reg[11] [3]),
        .O(\vt2_val_int_reg_reg[6]_2 [3]));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln155_3_fu_144_p2_carry__0_i_2
       (.I0(\vt2_val_int_reg_reg_n_9_[5] ),
        .I1(\vt2_val_int_reg_reg_n_9_[3] ),
        .I2(\add_ln155_3_reg_354_reg[11] [2]),
        .O(\vt2_val_int_reg_reg[6]_2 [2]));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln155_3_fu_144_p2_carry__0_i_3
       (.I0(\vt2_val_int_reg_reg_n_9_[4] ),
        .I1(\vt2_val_int_reg_reg_n_9_[2] ),
        .I2(\add_ln155_3_reg_354_reg[11] [1]),
        .O(\vt2_val_int_reg_reg[6]_2 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    add_ln155_3_fu_144_p2_carry__0_i_4
       (.I0(\vt2_val_int_reg_reg_n_9_[2] ),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .I2(\add_ln155_3_reg_354_reg[11] [1]),
        .O(\vt2_val_int_reg_reg[6]_2 [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln155_3_fu_144_p2_carry__0_i_5
       (.I0(\add_ln155_3_reg_354_reg[11] [3]),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .I2(\vt2_val_int_reg_reg[6]_0 ),
        .I3(\vt2_val_int_reg_reg_n_9_[5] ),
        .I4(\vt2_val_int_reg_reg[7]_0 ),
        .I5(\add_ln155_3_reg_354_reg[11] [4]),
        .O(\vt1_val_int_reg_reg[3] [3]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln155_3_fu_144_p2_carry__0_i_6
       (.I0(\add_ln155_3_reg_354_reg[11] [2]),
        .I1(\vt2_val_int_reg_reg_n_9_[3] ),
        .I2(\vt2_val_int_reg_reg_n_9_[5] ),
        .I3(\vt2_val_int_reg_reg_n_9_[4] ),
        .I4(\vt2_val_int_reg_reg[6]_0 ),
        .I5(\add_ln155_3_reg_354_reg[11] [3]),
        .O(\vt1_val_int_reg_reg[3] [2]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln155_3_fu_144_p2_carry__0_i_7
       (.I0(\add_ln155_3_reg_354_reg[11] [1]),
        .I1(\vt2_val_int_reg_reg_n_9_[2] ),
        .I2(\vt2_val_int_reg_reg_n_9_[4] ),
        .I3(\vt2_val_int_reg_reg_n_9_[3] ),
        .I4(\vt2_val_int_reg_reg_n_9_[5] ),
        .I5(\add_ln155_3_reg_354_reg[11] [2]),
        .O(\vt1_val_int_reg_reg[3] [1]));
  LUT5 #(
    .INIT(32'h69966969)) 
    add_ln155_3_fu_144_p2_carry__0_i_8
       (.I0(\vt2_val_int_reg_reg_n_9_[2] ),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .I2(\add_ln155_3_reg_354_reg[11] [1]),
        .I3(\vt2_val_int_reg_reg_n_9_[3] ),
        .I4(\vt2_val_int_reg_reg_n_9_[1] ),
        .O(\vt1_val_int_reg_reg[3] [0]));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln155_3_fu_144_p2_carry__1_i_3
       (.I0(\vt2_val_int_reg_reg[7]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[5] ),
        .I2(\add_ln155_3_reg_354_reg[11] [4]),
        .O(\vt2_val_int_reg_reg[7]_1 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    add_ln155_3_fu_144_p2_carry__1_i_6
       (.I0(\vt2_val_int_reg_reg[6]_0 ),
        .I1(\add_ln155_3_reg_354_reg[11] [5]),
        .I2(\vt2_val_int_reg_reg[7]_0 ),
        .I3(\add_ln155_3_reg_354_reg[11] [6]),
        .O(\vt2_val_int_reg_reg[6]_1 [1]));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    add_ln155_3_fu_144_p2_carry__1_i_7
       (.I0(\add_ln155_3_reg_354_reg[11] [4]),
        .I1(\vt2_val_int_reg_reg_n_9_[5] ),
        .I2(\vt2_val_int_reg_reg[7]_0 ),
        .I3(\vt2_val_int_reg_reg[6]_0 ),
        .I4(\add_ln155_3_reg_354_reg[11] [5]),
        .O(\vt2_val_int_reg_reg[6]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    add_ln155_3_fu_144_p2_carry_i_1
       (.I0(\vt2_val_int_reg_reg_n_9_[3] ),
        .I1(\vt2_val_int_reg_reg_n_9_[1] ),
        .I2(\add_ln155_3_reg_354_reg[11] [0]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln155_3_fu_144_p2_carry_i_2
       (.I0(\vt2_val_int_reg_reg[0]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[2] ),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln155_3_fu_144_p2_carry_i_3
       (.I0(\vt2_val_int_reg_reg_n_9_[1] ),
        .O(S[0]));
  (* HLUTNM = "lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    add_ln168_fu_247_p2_carry_i_3
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .I1(trunc_ln162_reg_369[0]),
        .O(DI));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln168_fu_247_p2_carry_i_6
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .I1(trunc_ln162_reg_369[1]),
        .I2(\add_ln168_reg_379_reg[3] ),
        .I3(DI),
        .O(\vb2_val_read_reg_298_pp0_iter1_reg_reg[1]_0 [1]));
  (* HLUTNM = "lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    add_ln168_fu_247_p2_carry_i_7
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .I1(trunc_ln162_reg_369[0]),
        .O(\vb2_val_read_reg_298_pp0_iter1_reg_reg[1]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[13]_i_2 
       (.I0(tmp311_fu_126_p2__0[11]),
        .I1(zext_ln78_fu_98_p1[10]),
        .O(\add_ln90_reg_331[13]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[5]_i_2 
       (.I0(tmp311_fu_126_p2__0[4]),
        .I1(zext_ln78_fu_98_p1[5]),
        .O(\add_ln90_reg_331[5]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[5]_i_3 
       (.I0(tmp311_fu_126_p2__0[3]),
        .I1(zext_ln78_fu_98_p1[4]),
        .O(\add_ln90_reg_331[5]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[5]_i_4 
       (.I0(tmp311_fu_126_p2__0[2]),
        .I1(zext_ln78_fu_98_p1[3]),
        .O(\add_ln90_reg_331[5]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[9]_i_2 
       (.I0(tmp311_fu_126_p2__0[11]),
        .I1(zext_ln78_fu_98_p1[9]),
        .O(\add_ln90_reg_331[9]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[9]_i_3 
       (.I0(tmp311_fu_126_p2__0[7]),
        .I1(zext_ln78_fu_98_p1[8]),
        .O(\add_ln90_reg_331[9]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[9]_i_4 
       (.I0(tmp311_fu_126_p2__0[6]),
        .I1(zext_ln78_fu_98_p1[7]),
        .O(\add_ln90_reg_331[9]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[9]_i_5 
       (.I0(tmp311_fu_126_p2__0[5]),
        .I1(zext_ln78_fu_98_p1[6]),
        .O(\add_ln90_reg_331[9]_i_5_n_9 ));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[10] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[11] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[12] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[13] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[14] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[14]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[15] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[15]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[1] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[2] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[3] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[4] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[5] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[6] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[7] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[8] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[9] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[9]),
        .Q(\add_ln90_reg_331_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[11] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[10]),
        .Q(\add_ln90_reg_331_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[11]),
        .Q(\add_ln90_reg_331_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[13] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[12]),
        .Q(\add_ln90_reg_331_reg_n_9_[13] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[13]_i_1 
       (.CI(\add_ln90_reg_331_reg[9]_i_1_n_9 ),
        .CO({\add_ln90_reg_331_reg[13]_i_1_n_9 ,\add_ln90_reg_331_reg[13]_i_1_n_10 ,\add_ln90_reg_331_reg[13]_i_1_n_11 ,\add_ln90_reg_331_reg[13]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln78_fu_98_p1[10]}),
        .O(p_0_in[12:9]),
        .S({tmp311_fu_126_p2__0[11],tmp311_fu_126_p2__0[11],tmp311_fu_126_p2__0[11],\add_ln90_reg_331[13]_i_2_n_9 }));
  FDRE \add_ln90_reg_331_reg[14] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[13]),
        .Q(\add_ln90_reg_331_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[15] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[14]),
        .Q(\add_ln90_reg_331_reg_n_9_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[15]_i_1 
       (.CI(\add_ln90_reg_331_reg[13]_i_1_n_9 ),
        .CO({\NLW_add_ln90_reg_331_reg[15]_i_1_CO_UNCONNECTED [3:1],\add_ln90_reg_331_reg[15]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln90_reg_331_reg[15]_i_1_O_UNCONNECTED [3:2],p_0_in[14:13]}),
        .S({1'b0,1'b0,tmp311_fu_126_p2__0[11],tmp311_fu_126_p2__0[11]}));
  FDRE \add_ln90_reg_331_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp311_fu_126_p2),
        .Q(\add_ln90_reg_331_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[1]),
        .Q(\add_ln90_reg_331_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[2]),
        .Q(\add_ln90_reg_331_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[3]),
        .Q(\add_ln90_reg_331_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[4]),
        .Q(\add_ln90_reg_331_reg_n_9_[5] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln90_reg_331_reg[5]_i_1_n_9 ,\add_ln90_reg_331_reg[5]_i_1_n_10 ,\add_ln90_reg_331_reg[5]_i_1_n_11 ,\add_ln90_reg_331_reg[5]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({tmp311_fu_126_p2__0[4:2],1'b0}),
        .O(p_0_in[4:1]),
        .S({\add_ln90_reg_331[5]_i_2_n_9 ,\add_ln90_reg_331[5]_i_3_n_9 ,\add_ln90_reg_331[5]_i_4_n_9 ,tmp311_fu_126_p2__0[1]}));
  FDRE \add_ln90_reg_331_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[5]),
        .Q(\add_ln90_reg_331_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[6]),
        .Q(\add_ln90_reg_331_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[7]),
        .Q(\add_ln90_reg_331_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[8]),
        .Q(\add_ln90_reg_331_reg_n_9_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[9]_i_1 
       (.CI(\add_ln90_reg_331_reg[5]_i_1_n_9 ),
        .CO({\add_ln90_reg_331_reg[9]_i_1_n_9 ,\add_ln90_reg_331_reg[9]_i_1_n_10 ,\add_ln90_reg_331_reg[9]_i_1_n_11 ,\add_ln90_reg_331_reg[9]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({zext_ln78_fu_98_p1[9],tmp311_fu_126_p2__0[7:5]}),
        .O(p_0_in[8:5]),
        .S({\add_ln90_reg_331[9]_i_2_n_9 ,\add_ln90_reg_331[9]_i_3_n_9 ,\add_ln90_reg_331[9]_i_4_n_9 ,\add_ln90_reg_331[9]_i_5_n_9 }));
  CARRY4 add_ln95_fu_247_p2__0_carry
       (.CI(1'b0),
        .CO({add_ln95_fu_247_p2__0_carry_n_9,add_ln95_fu_247_p2__0_carry_n_10,add_ln95_fu_247_p2__0_carry_n_11,add_ln95_fu_247_p2__0_carry_n_12}),
        .CYINIT(1'b0),
        .DI({add_ln95_fu_247_p2__0_carry_i_1_n_9,add_ln95_fu_247_p2__0_carry_i_2_n_9,trunc_ln9_fu_220_p3[1],trunc_ln88_reg_351[0]}),
        .O({add_ln95_fu_247_p2[3:1],NLW_add_ln95_fu_247_p2__0_carry_O_UNCONNECTED[0]}),
        .S({add_ln95_fu_247_p2__0_carry_i_3_n_9,add_ln95_fu_247_p2__0_carry_i_4_n_9,add_ln95_fu_247_p2__0_carry_i_5_n_9,add_ln95_fu_247_p2__0_carry_i_6_n_9}));
  CARRY4 add_ln95_fu_247_p2__0_carry__0
       (.CI(add_ln95_fu_247_p2__0_carry_n_9),
        .CO({NLW_add_ln95_fu_247_p2__0_carry__0_CO_UNCONNECTED[3:2],add_ln95_fu_247_p2__0_carry__0_n_11,add_ln95_fu_247_p2__0_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln95_fu_247_p2__0_carry__0_i_1_n_9,add_ln95_fu_247_p2__0_carry__0_i_2_n_9}),
        .O({NLW_add_ln95_fu_247_p2__0_carry__0_O_UNCONNECTED[3],add_ln95_fu_247_p2[6:4]}),
        .S({1'b0,add_ln95_fu_247_p2__0_carry__0_i_3_n_9,add_ln95_fu_247_p2__0_carry__0_i_4_n_9,add_ln95_fu_247_p2__0_carry__0_i_5_n_9}));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln95_fu_247_p2__0_carry__0_i_1
       (.I0(trunc_ln9_fu_220_p3[4]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .I2(trunc_ln88_reg_351[4]),
        .O(add_ln95_fu_247_p2__0_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln95_fu_247_p2__0_carry__0_i_2
       (.I0(trunc_ln9_fu_220_p3[3]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .I2(trunc_ln88_reg_351[3]),
        .O(add_ln95_fu_247_p2__0_carry__0_i_2_n_9));
  LUT6 #(
    .INIT(64'h3CC369966996C33C)) 
    add_ln95_fu_247_p2__0_carry__0_i_3
       (.I0(trunc_ln9_fu_220_p3[5]),
        .I1(trunc_ln9_fu_220_p3[6]),
        .I2(trunc_ln88_reg_351[6]),
        .I3(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .I5(trunc_ln88_reg_351[5]),
        .O(add_ln95_fu_247_p2__0_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln95_fu_247_p2__0_carry__0_i_4
       (.I0(add_ln95_fu_247_p2__0_carry__0_i_1_n_9),
        .I1(trunc_ln9_fu_220_p3[5]),
        .I2(trunc_ln88_reg_351[5]),
        .I3(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .O(add_ln95_fu_247_p2__0_carry__0_i_4_n_9));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln95_fu_247_p2__0_carry__0_i_5
       (.I0(trunc_ln9_fu_220_p3[4]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .I2(trunc_ln88_reg_351[4]),
        .I3(add_ln95_fu_247_p2__0_carry__0_i_2_n_9),
        .O(add_ln95_fu_247_p2__0_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln95_fu_247_p2__0_carry_i_1
       (.I0(trunc_ln9_fu_220_p3[2]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I2(trunc_ln88_reg_351[2]),
        .O(add_ln95_fu_247_p2__0_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln95_fu_247_p2__0_carry_i_2
       (.I0(trunc_ln9_fu_220_p3[2]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I2(trunc_ln88_reg_351[2]),
        .O(add_ln95_fu_247_p2__0_carry_i_2_n_9));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln95_fu_247_p2__0_carry_i_3
       (.I0(trunc_ln9_fu_220_p3[3]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .I2(trunc_ln88_reg_351[3]),
        .I3(add_ln95_fu_247_p2__0_carry_i_1_n_9),
        .O(add_ln95_fu_247_p2__0_carry_i_3_n_9));
  (* HLUTNM = "lutpair4" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln95_fu_247_p2__0_carry_i_4
       (.I0(trunc_ln9_fu_220_p3[2]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I2(trunc_ln88_reg_351[2]),
        .I3(trunc_ln88_reg_351[1]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[1]),
        .O(add_ln95_fu_247_p2__0_carry_i_4_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln95_fu_247_p2__0_carry_i_5
       (.I0(vb2_val_read_reg_298_pp0_iter2_reg[1]),
        .I1(trunc_ln88_reg_351[1]),
        .I2(trunc_ln9_fu_220_p3[1]),
        .O(add_ln95_fu_247_p2__0_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln95_fu_247_p2__0_carry_i_6
       (.I0(trunc_ln88_reg_351[0]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[0]),
        .O(add_ln95_fu_247_p2__0_carry_i_6_n_9));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_0_int_reg[0]_i_1 
       (.I0(\ap_return_0_int_reg_reg[6] ),
        .I1(\S00_2_reg_346_reg[15]_0 [2]),
        .I2(add_ln95_fu_247_p2[0]),
        .I3(\ap_return_int_reg_reg[0]_0 ),
        .I4(ap_return_int_reg[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_0_int_reg[1]_i_1 
       (.I0(\ap_return_0_int_reg_reg[6] ),
        .I1(\S00_2_reg_346_reg[15]_0 [2]),
        .I2(add_ln95_fu_247_p2[1]),
        .I3(\ap_return_int_reg_reg[0]_0 ),
        .I4(ap_return_int_reg[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_0_int_reg[2]_i_1 
       (.I0(\ap_return_0_int_reg_reg[6] ),
        .I1(\S00_2_reg_346_reg[15]_0 [2]),
        .I2(add_ln95_fu_247_p2[2]),
        .I3(\ap_return_int_reg_reg[0]_0 ),
        .I4(ap_return_int_reg[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_0_int_reg[3]_i_1 
       (.I0(\ap_return_0_int_reg_reg[6] ),
        .I1(\S00_2_reg_346_reg[15]_0 [2]),
        .I2(add_ln95_fu_247_p2[3]),
        .I3(\ap_return_int_reg_reg[0]_0 ),
        .I4(ap_return_int_reg[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_0_int_reg[4]_i_1 
       (.I0(\ap_return_0_int_reg_reg[6] ),
        .I1(\S00_2_reg_346_reg[15]_0 [2]),
        .I2(add_ln95_fu_247_p2[4]),
        .I3(\ap_return_int_reg_reg[0]_0 ),
        .I4(ap_return_int_reg[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_0_int_reg[5]_i_1 
       (.I0(\ap_return_0_int_reg_reg[6] ),
        .I1(\S00_2_reg_346_reg[15]_0 [2]),
        .I2(add_ln95_fu_247_p2[5]),
        .I3(\ap_return_int_reg_reg[0]_0 ),
        .I4(ap_return_int_reg[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_0_int_reg[6]_i_1 
       (.I0(\ap_return_0_int_reg_reg[6] ),
        .I1(\S00_2_reg_346_reg[15]_0 [2]),
        .I2(add_ln95_fu_247_p2[6]),
        .I3(\ap_return_int_reg_reg[0]_0 ),
        .I4(ap_return_int_reg[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[0]_i_1__1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\S00_2_reg_346_reg[10]_0 ),
        .I2(O),
        .I3(\S00_2_reg_346_reg[15]_0 [0]),
        .I4(\S00_2_reg_346_reg[15]_0 [1]),
        .I5(add_ln95_fu_247_p2[0]),
        .O(\ap_return_int_reg[0]_i_1__1_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[1]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\S00_2_reg_346_reg[10]_0 ),
        .I2(O),
        .I3(\S00_2_reg_346_reg[15]_0 [0]),
        .I4(\S00_2_reg_346_reg[15]_0 [1]),
        .I5(add_ln95_fu_247_p2[1]),
        .O(\ap_return_int_reg[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[2]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\S00_2_reg_346_reg[10]_0 ),
        .I2(O),
        .I3(\S00_2_reg_346_reg[15]_0 [0]),
        .I4(\S00_2_reg_346_reg[15]_0 [1]),
        .I5(add_ln95_fu_247_p2[2]),
        .O(\ap_return_int_reg[2]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[3]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\S00_2_reg_346_reg[10]_0 ),
        .I2(O),
        .I3(\S00_2_reg_346_reg[15]_0 [0]),
        .I4(\S00_2_reg_346_reg[15]_0 [1]),
        .I5(add_ln95_fu_247_p2[3]),
        .O(\ap_return_int_reg[3]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[4]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\S00_2_reg_346_reg[10]_0 ),
        .I2(O),
        .I3(\S00_2_reg_346_reg[15]_0 [0]),
        .I4(\S00_2_reg_346_reg[15]_0 [1]),
        .I5(add_ln95_fu_247_p2[4]),
        .O(\ap_return_int_reg[4]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[5]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\S00_2_reg_346_reg[10]_0 ),
        .I2(O),
        .I3(\S00_2_reg_346_reg[15]_0 [0]),
        .I4(\S00_2_reg_346_reg[15]_0 [1]),
        .I5(add_ln95_fu_247_p2[5]),
        .O(\ap_return_int_reg[5]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[6]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\S00_2_reg_346_reg[10]_0 ),
        .I2(O),
        .I3(\S00_2_reg_346_reg[15]_0 [0]),
        .I4(\S00_2_reg_346_reg[15]_0 [1]),
        .I5(add_ln95_fu_247_p2[6]),
        .O(\ap_return_int_reg[6]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_return_int_reg[6]_i_2 
       (.I0(tmp_12_fu_260_p4__0[2]),
        .I1(tmp_12_fu_260_p4__0[1]),
        .I2(tmp_12_fu_260_p4__0[4]),
        .I3(tmp_12_fu_260_p4__0[3]),
        .O(\S00_2_reg_346_reg[10]_0 ));
  FDSE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\ap_return_int_reg[0]_i_1__1_n_9 ),
        .Q(ap_return_int_reg[0]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\ap_return_int_reg[1]_i_1_n_9 ),
        .Q(ap_return_int_reg[1]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\ap_return_int_reg[2]_i_1_n_9 ),
        .Q(ap_return_int_reg[2]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\ap_return_int_reg[3]_i_1_n_9 ),
        .Q(ap_return_int_reg[3]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\ap_return_int_reg[4]_i_1_n_9 ),
        .Q(ap_return_int_reg[4]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\ap_return_int_reg[5]_i_1_n_9 ),
        .Q(ap_return_int_reg[5]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\ap_return_int_reg[6]_i_1_n_9 ),
        .Q(ap_return_int_reg[6]),
        .S(1'b0));
  CARRY4 empty_fu_116_p2_carry
       (.CI(1'b0),
        .CO({empty_fu_116_p2_carry_n_9,empty_fu_116_p2_carry_n_10,empty_fu_116_p2_carry_n_11,empty_fu_116_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({\vb2_val_int_reg_reg[3]_0 ,\vb2_val_int_reg_reg[2]_0 ,\vb2_val_int_reg_reg[1]_0 ,\vb2_val_int_reg_reg[0]_0 }),
        .O(empty_fu_116_p2[3:0]),
        .S({empty_fu_116_p2_carry_i_1_n_9,empty_fu_116_p2_carry_i_2_n_9,empty_fu_116_p2_carry_i_3_n_9,empty_fu_116_p2_carry_i_4_n_9}));
  CARRY4 empty_fu_116_p2_carry__0
       (.CI(empty_fu_116_p2_carry_n_9),
        .CO({NLW_empty_fu_116_p2_carry__0_CO_UNCONNECTED[3:1],empty_fu_116_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\vb2_val_int_reg_reg[4]_0 }),
        .O({NLW_empty_fu_116_p2_carry__0_O_UNCONNECTED[3:2],empty_fu_116_p2[5:4]}),
        .S({1'b0,1'b0,empty_fu_116_p2_carry__0_i_1_n_9,empty_fu_116_p2_carry__0_i_2_n_9}));
  LUT2 #(
    .INIT(4'h6)) 
    empty_fu_116_p2_carry__0_i_1
       (.I0(\vb2_val_int_reg_reg[5]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[5] ),
        .O(empty_fu_116_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    empty_fu_116_p2_carry__0_i_2
       (.I0(\vb2_val_int_reg_reg[4]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .O(empty_fu_116_p2_carry__0_i_2_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    empty_fu_116_p2_carry_i_1
       (.I0(\vb2_val_int_reg_reg[3]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[3] ),
        .O(empty_fu_116_p2_carry_i_1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    empty_fu_116_p2_carry_i_2
       (.I0(\vb2_val_int_reg_reg[2]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[2] ),
        .O(empty_fu_116_p2_carry_i_2_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    empty_fu_116_p2_carry_i_3
       (.I0(\vb2_val_int_reg_reg[1]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[1] ),
        .O(empty_fu_116_p2_carry_i_3_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    empty_fu_116_p2_carry_i_4
       (.I0(\vb2_val_int_reg_reg[0]_0 ),
        .I1(\vt2_val_int_reg_reg[0]_0 ),
        .O(empty_fu_116_p2_carry_i_4_n_9));
  FDRE \empty_reg_321_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321[0]),
        .Q(empty_reg_321_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321[1]),
        .Q(empty_reg_321_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321[2]),
        .Q(empty_reg_321_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321[3]),
        .Q(empty_reg_321_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321[4]),
        .Q(empty_reg_321_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321[5]),
        .Q(empty_reg_321_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321_pp0_iter1_reg[0]),
        .Q(trunc_ln9_fu_220_p3[1]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321_pp0_iter1_reg[1]),
        .Q(trunc_ln9_fu_220_p3[2]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321_pp0_iter1_reg[2]),
        .Q(trunc_ln9_fu_220_p3[3]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321_pp0_iter1_reg[3]),
        .Q(trunc_ln9_fu_220_p3[4]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321_pp0_iter1_reg[4]),
        .Q(trunc_ln9_fu_220_p3[5]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321_pp0_iter1_reg[5]),
        .Q(trunc_ln9_fu_220_p3[6]),
        .R(1'b0));
  FDRE \empty_reg_321_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_fu_116_p2[0]),
        .Q(empty_reg_321[0]),
        .R(1'b0));
  FDRE \empty_reg_321_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_fu_116_p2[1]),
        .Q(empty_reg_321[1]),
        .R(1'b0));
  FDRE \empty_reg_321_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_fu_116_p2[2]),
        .Q(empty_reg_321[2]),
        .R(1'b0));
  FDRE \empty_reg_321_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_fu_116_p2[3]),
        .Q(empty_reg_321[3]),
        .R(1'b0));
  FDRE \empty_reg_321_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_fu_116_p2[4]),
        .Q(empty_reg_321[4]),
        .R(1'b0));
  FDRE \empty_reg_321_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_fu_116_p2[5]),
        .Q(empty_reg_321[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    temp_g_2_fu_213_p2__1_carry_i_10
       (.I0(vb0_val_read_reg_305[2]),
        .I1(temp_g_2_fu_213_p2__1_carry_i_4),
        .O(\vb0_val_read_reg_305_reg[2]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_237_p2__0_carry
       (.CI(1'b0),
        .CO({temp_g_fu_237_p2__0_carry_n_9,temp_g_fu_237_p2__0_carry_n_10,temp_g_fu_237_p2__0_carry_n_11,temp_g_fu_237_p2__0_carry_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_237_p2__0_carry_i_1_n_9,temp_g_fu_237_p2__0_carry_i_2_n_9,tmp29_cast4_fu_216_p1[1],trunc_ln88_reg_351[0]}),
        .O({NLW_temp_g_fu_237_p2__0_carry_O_UNCONNECTED[3:1],add_ln95_fu_247_p2[0]}),
        .S({temp_g_fu_237_p2__0_carry_i_3_n_9,temp_g_fu_237_p2__0_carry_i_4_n_9,temp_g_fu_237_p2__0_carry_i_5_n_9,temp_g_fu_237_p2__0_carry_i_6_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_237_p2__0_carry__0
       (.CI(temp_g_fu_237_p2__0_carry_n_9),
        .CO({temp_g_fu_237_p2__0_carry__0_n_9,temp_g_fu_237_p2__0_carry__0_n_10,temp_g_fu_237_p2__0_carry__0_n_11,temp_g_fu_237_p2__0_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_237_p2__0_carry__0_i_1_n_9,temp_g_fu_237_p2__0_carry__0_i_2_n_9,temp_g_fu_237_p2__0_carry__0_i_3_n_9,temp_g_fu_237_p2__0_carry__0_i_4_n_9}),
        .O(NLW_temp_g_fu_237_p2__0_carry__0_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_237_p2__0_carry__0_i_5_n_9,temp_g_fu_237_p2__0_carry__0_i_6_n_9,temp_g_fu_237_p2__0_carry__0_i_7_n_9,temp_g_fu_237_p2__0_carry__0_i_8_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__0_carry__0_i_1
       (.I0(tmp29_cast4_fu_216_p1[6]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .I2(trunc_ln88_reg_351[6]),
        .O(temp_g_fu_237_p2__0_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__0_carry__0_i_2
       (.I0(tmp29_cast4_fu_216_p1[5]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .I2(trunc_ln88_reg_351[5]),
        .O(temp_g_fu_237_p2__0_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__0_carry__0_i_3
       (.I0(tmp29_cast4_fu_216_p1[4]),
        .I1(trunc_ln88_reg_351[4]),
        .I2(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .O(temp_g_fu_237_p2__0_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__0_carry__0_i_4
       (.I0(tmp29_cast4_fu_216_p1[3]),
        .I1(trunc_ln88_reg_351[3]),
        .I2(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .O(temp_g_fu_237_p2__0_carry__0_i_4_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_237_p2__0_carry__0_i_5
       (.I0(trunc_ln88_reg_351[6]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .I2(tmp29_cast4_fu_216_p1[6]),
        .I3(S00_2_reg_346[7]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[7]),
        .I5(tmp29_cast4_fu_216_p1[7]),
        .O(temp_g_fu_237_p2__0_carry__0_i_5_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_237_p2__0_carry__0_i_6
       (.I0(temp_g_fu_237_p2__0_carry__0_i_2_n_9),
        .I1(tmp29_cast4_fu_216_p1[6]),
        .I2(trunc_ln88_reg_351[6]),
        .I3(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .O(temp_g_fu_237_p2__0_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_237_p2__0_carry__0_i_7
       (.I0(tmp29_cast4_fu_216_p1[5]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .I2(trunc_ln88_reg_351[5]),
        .I3(temp_g_fu_237_p2__0_carry__0_i_3_n_9),
        .O(temp_g_fu_237_p2__0_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_237_p2__0_carry__0_i_8
       (.I0(tmp29_cast4_fu_216_p1[4]),
        .I1(trunc_ln88_reg_351[4]),
        .I2(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .I3(temp_g_fu_237_p2__0_carry__0_i_4_n_9),
        .O(temp_g_fu_237_p2__0_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_237_p2__0_carry__1
       (.CI(temp_g_fu_237_p2__0_carry__0_n_9),
        .CO({temp_g_fu_237_p2__0_carry__1_n_9,temp_g_fu_237_p2__0_carry__1_n_10,temp_g_fu_237_p2__0_carry__1_n_11,temp_g_fu_237_p2__0_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,S00_2_reg_346[10],temp_g_fu_237_p2__0_carry__1_i_1_n_9,temp_g_fu_237_p2__0_carry__1_i_2_n_9}),
        .O({tmp_12_fu_260_p4__0[3:1],O}),
        .S({S00_2_reg_346[11],temp_g_fu_237_p2__0_carry__1_i_3_n_9,temp_g_fu_237_p2__0_carry__1_i_4_n_9,temp_g_fu_237_p2__0_carry__1_i_5_n_9}));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_237_p2__0_carry__1_i_1
       (.I0(S00_2_reg_346[8]),
        .I1(tmp29_cast4_fu_216_p1[8]),
        .O(temp_g_fu_237_p2__0_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__0_carry__1_i_2
       (.I0(tmp29_cast4_fu_216_p1[7]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[7]),
        .I2(S00_2_reg_346[7]),
        .O(temp_g_fu_237_p2__0_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'h78)) 
    temp_g_fu_237_p2__0_carry__1_i_3
       (.I0(tmp29_cast4_fu_216_p1[9]),
        .I1(S00_2_reg_346[9]),
        .I2(S00_2_reg_346[10]),
        .O(temp_g_fu_237_p2__0_carry__1_i_3_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    temp_g_fu_237_p2__0_carry__1_i_4
       (.I0(tmp29_cast4_fu_216_p1[8]),
        .I1(S00_2_reg_346[8]),
        .I2(S00_2_reg_346[9]),
        .I3(tmp29_cast4_fu_216_p1[9]),
        .O(temp_g_fu_237_p2__0_carry__1_i_4_n_9));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    temp_g_fu_237_p2__0_carry__1_i_5
       (.I0(S00_2_reg_346[7]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[7]),
        .I2(tmp29_cast4_fu_216_p1[7]),
        .I3(S00_2_reg_346[8]),
        .I4(tmp29_cast4_fu_216_p1[8]),
        .O(temp_g_fu_237_p2__0_carry__1_i_5_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_237_p2__0_carry__2
       (.CI(temp_g_fu_237_p2__0_carry__1_n_9),
        .CO({NLW_temp_g_fu_237_p2__0_carry__2_CO_UNCONNECTED[3],temp_g_fu_237_p2__0_carry__2_n_10,temp_g_fu_237_p2__0_carry__2_n_11,temp_g_fu_237_p2__0_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\S00_2_reg_346_reg[15]_0 ,tmp_12_fu_260_p4__0[4]}),
        .S(S00_2_reg_346[15:12]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__0_carry_i_1
       (.I0(tmp29_cast4_fu_216_p1[2]),
        .I1(trunc_ln88_reg_351[2]),
        .I2(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .O(temp_g_fu_237_p2__0_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_237_p2__0_carry_i_2
       (.I0(tmp29_cast4_fu_216_p1[2]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I2(trunc_ln88_reg_351[2]),
        .O(temp_g_fu_237_p2__0_carry_i_2_n_9));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_237_p2__0_carry_i_3
       (.I0(tmp29_cast4_fu_216_p1[3]),
        .I1(trunc_ln88_reg_351[3]),
        .I2(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .I3(temp_g_fu_237_p2__0_carry_i_1_n_9),
        .O(temp_g_fu_237_p2__0_carry_i_3_n_9));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    temp_g_fu_237_p2__0_carry_i_4
       (.I0(tmp29_cast4_fu_216_p1[2]),
        .I1(trunc_ln88_reg_351[2]),
        .I2(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I3(trunc_ln88_reg_351[1]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[1]),
        .O(temp_g_fu_237_p2__0_carry_i_4_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_237_p2__0_carry_i_5
       (.I0(vb2_val_read_reg_298_pp0_iter2_reg[1]),
        .I1(trunc_ln88_reg_351[1]),
        .I2(tmp29_cast4_fu_216_p1[1]),
        .O(temp_g_fu_237_p2__0_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_fu_237_p2__0_carry_i_6
       (.I0(trunc_ln88_reg_351[0]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[0]),
        .O(temp_g_fu_237_p2__0_carry_i_6_n_9));
  CARRY4 tmp311_fu_126_p2_carry
       (.CI(1'b0),
        .CO({tmp311_fu_126_p2_carry_n_9,tmp311_fu_126_p2_carry_n_10,tmp311_fu_126_p2_carry_n_11,tmp311_fu_126_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI(zext_ln78_fu_98_p1[6:3]),
        .O({tmp311_fu_126_p2__0[3:1],tmp311_fu_126_p2}),
        .S({tmp311_fu_126_p2_carry_i_1_n_9,tmp311_fu_126_p2_carry_i_2_n_9,tmp311_fu_126_p2_carry_i_3_n_9,tmp311_fu_126_p2_carry_i_4_n_9}));
  CARRY4 tmp311_fu_126_p2_carry__0
       (.CI(tmp311_fu_126_p2_carry_n_9),
        .CO({tmp311_fu_126_p2_carry__0_n_9,tmp311_fu_126_p2_carry__0_n_10,tmp311_fu_126_p2_carry__0_n_11,tmp311_fu_126_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(zext_ln78_fu_98_p1[10:7]),
        .O(tmp311_fu_126_p2__0[7:4]),
        .S({tmp311_fu_126_p2_carry__0_i_1_n_9,tmp311_fu_126_p2_carry__0_i_2_n_9,tmp311_fu_126_p2_carry__0_i_3_n_9,tmp311_fu_126_p2_carry__0_i_4_n_9}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry__0_i_1
       (.I0(zext_ln78_fu_98_p1[10]),
        .I1(vm0_val_int_reg[7]),
        .O(tmp311_fu_126_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry__0_i_2
       (.I0(zext_ln78_fu_98_p1[9]),
        .I1(vm0_val_int_reg[6]),
        .O(tmp311_fu_126_p2_carry__0_i_2_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry__0_i_3
       (.I0(zext_ln78_fu_98_p1[8]),
        .I1(vm0_val_int_reg[5]),
        .O(tmp311_fu_126_p2_carry__0_i_3_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry__0_i_4
       (.I0(zext_ln78_fu_98_p1[7]),
        .I1(vm0_val_int_reg[4]),
        .O(tmp311_fu_126_p2_carry__0_i_4_n_9));
  CARRY4 tmp311_fu_126_p2_carry__1
       (.CI(tmp311_fu_126_p2_carry__0_n_9),
        .CO(NLW_tmp311_fu_126_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp311_fu_126_p2_carry__1_O_UNCONNECTED[3:1],tmp311_fu_126_p2__0[11]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry_i_1
       (.I0(zext_ln78_fu_98_p1[6]),
        .I1(vm0_val_int_reg[3]),
        .O(tmp311_fu_126_p2_carry_i_1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry_i_2
       (.I0(zext_ln78_fu_98_p1[5]),
        .I1(vm0_val_int_reg[2]),
        .O(tmp311_fu_126_p2_carry_i_2_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry_i_3
       (.I0(zext_ln78_fu_98_p1[4]),
        .I1(vm0_val_int_reg[1]),
        .O(tmp311_fu_126_p2_carry_i_3_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry_i_4
       (.I0(zext_ln78_fu_98_p1[3]),
        .I1(vm0_val_int_reg[0]),
        .O(tmp311_fu_126_p2_carry_i_4_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[3]_i_2 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[3]),
        .O(\tmp3_reg_341[3]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[3]_i_3 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[2]),
        .O(\tmp3_reg_341[3]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[3]_i_4 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[1]),
        .O(\tmp3_reg_341[3]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[3]_i_5 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[0]),
        .O(\tmp3_reg_341[3]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[7]_i_2 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[7]),
        .O(\tmp3_reg_341[7]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[7]_i_3 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[6]),
        .O(\tmp3_reg_341[7]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[7]_i_4 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[5]),
        .O(\tmp3_reg_341[7]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[7]_i_5 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[4]),
        .O(\tmp3_reg_341[7]_i_5_n_9 ));
  FDRE \tmp3_reg_341_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[0]),
        .Q(tmp29_cast4_fu_216_p1[1]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[1]),
        .Q(tmp29_cast4_fu_216_p1[2]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[2]),
        .Q(tmp29_cast4_fu_216_p1[3]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[3]),
        .Q(tmp29_cast4_fu_216_p1[4]),
        .R(1'b0));
  CARRY4 \tmp3_reg_341_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp3_reg_341_reg[3]_i_1_n_9 ,\tmp3_reg_341_reg[3]_i_1_n_10 ,\tmp3_reg_341_reg[3]_i_1_n_11 ,\tmp3_reg_341_reg[3]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(vb2_val_read_reg_298_pp0_iter1_reg[3:0]),
        .O(tmp3_fu_186_p2[3:0]),
        .S({\tmp3_reg_341[3]_i_2_n_9 ,\tmp3_reg_341[3]_i_3_n_9 ,\tmp3_reg_341[3]_i_4_n_9 ,\tmp3_reg_341[3]_i_5_n_9 }));
  FDRE \tmp3_reg_341_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[4]),
        .Q(tmp29_cast4_fu_216_p1[5]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[5]),
        .Q(tmp29_cast4_fu_216_p1[6]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[6]),
        .Q(tmp29_cast4_fu_216_p1[7]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[7]),
        .Q(tmp29_cast4_fu_216_p1[8]),
        .R(1'b0));
  CARRY4 \tmp3_reg_341_reg[7]_i_1 
       (.CI(\tmp3_reg_341_reg[3]_i_1_n_9 ),
        .CO({\tmp3_reg_341_reg[7]_i_1_n_9 ,\tmp3_reg_341_reg[7]_i_1_n_10 ,\tmp3_reg_341_reg[7]_i_1_n_11 ,\tmp3_reg_341_reg[7]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(vb2_val_read_reg_298_pp0_iter1_reg[7:4]),
        .O(tmp3_fu_186_p2[7:4]),
        .S({\tmp3_reg_341[7]_i_2_n_9 ,\tmp3_reg_341[7]_i_3_n_9 ,\tmp3_reg_341[7]_i_4_n_9 ,\tmp3_reg_341[7]_i_5_n_9 }));
  FDRE \tmp3_reg_341_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[8]),
        .Q(tmp29_cast4_fu_216_p1[9]),
        .R(1'b0));
  CARRY4 \tmp3_reg_341_reg[8]_i_1 
       (.CI(\tmp3_reg_341_reg[7]_i_1_n_9 ),
        .CO({\NLW_tmp3_reg_341_reg[8]_i_1_CO_UNCONNECTED [3:1],tmp3_fu_186_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp3_reg_341_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp3_reg_344_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp3_reg_344_reg[3]_i_1_n_9 ,\tmp3_reg_344_reg[3]_i_1_n_10 ,\tmp3_reg_344_reg[3]_i_1_n_11 ,\tmp3_reg_344_reg[3]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(vb0_val_int_reg[3:0]),
        .O(trunc_ln166_fu_174_p1[3:0]),
        .S(\tmp3_reg_344_reg[3] ));
  CARRY4 \tmp3_reg_344_reg[7]_i_1 
       (.CI(\tmp3_reg_344_reg[3]_i_1_n_9 ),
        .CO({\tmp3_reg_344_reg[7]_i_1_n_9 ,\tmp3_reg_344_reg[7]_i_1_n_10 ,\tmp3_reg_344_reg[7]_i_1_n_11 ,\tmp3_reg_344_reg[7]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(vb0_val_int_reg[7:4]),
        .O(trunc_ln166_fu_174_p1[7:4]),
        .S(\tmp3_reg_344_reg[7] ));
  CARRY4 \tmp3_reg_344_reg[8]_i_1 
       (.CI(\tmp3_reg_344_reg[7]_i_1_n_9 ),
        .CO({\NLW_tmp3_reg_344_reg[8]_i_1_CO_UNCONNECTED [3:1],trunc_ln166_fu_174_p1[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp3_reg_344_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \trunc_ln80_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vm0_val_int_reg[0]),
        .Q(trunc_ln80_reg_316[0]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vm0_val_int_reg[1]),
        .Q(trunc_ln80_reg_316[1]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vm0_val_int_reg[2]),
        .Q(trunc_ln80_reg_316[2]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vm0_val_int_reg[3]),
        .Q(trunc_ln80_reg_316[3]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vm0_val_int_reg[4]),
        .Q(trunc_ln80_reg_316[4]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vm0_val_int_reg[5]),
        .Q(trunc_ln80_reg_316[5]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vm0_val_int_reg[6]),
        .Q(trunc_ln80_reg_316[6]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vm0_val_int_reg[7]),
        .Q(trunc_ln80_reg_316[7]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_reg_336[0]),
        .Q(trunc_ln88_reg_351[0]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry_n_16),
        .Q(trunc_ln88_reg_351[1]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry_n_15),
        .Q(trunc_ln88_reg_351[2]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry_n_14),
        .Q(trunc_ln88_reg_351[3]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry_n_13),
        .Q(trunc_ln88_reg_351[4]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__0_n_16),
        .Q(trunc_ln88_reg_351[5]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__0_n_15),
        .Q(trunc_ln88_reg_351[6]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [0]),
        .Q(vb0_val_int_reg[0]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [1]),
        .Q(vb0_val_int_reg[1]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [2]),
        .Q(vb0_val_int_reg[2]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [3]),
        .Q(vb0_val_int_reg[3]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [4]),
        .Q(vb0_val_int_reg[4]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [5]),
        .Q(vb0_val_int_reg[5]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [6]),
        .Q(vb0_val_int_reg[6]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [7]),
        .Q(vb0_val_int_reg[7]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_read_reg_305[0]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_read_reg_305[1]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_read_reg_305[2]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_read_reg_305[3]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_read_reg_305[4]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_read_reg_305[5]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_read_reg_305[6]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_read_reg_305[7]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_int_reg[0]),
        .Q(vb0_val_read_reg_305[0]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_int_reg[1]),
        .Q(vb0_val_read_reg_305[1]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_int_reg[2]),
        .Q(vb0_val_read_reg_305[2]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_int_reg[3]),
        .Q(vb0_val_read_reg_305[3]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_int_reg[4]),
        .Q(vb0_val_read_reg_305[4]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_int_reg[5]),
        .Q(vb0_val_read_reg_305[5]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_int_reg[6]),
        .Q(vb0_val_read_reg_305[6]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_int_reg[7]),
        .Q(vb0_val_read_reg_305[7]),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[0]),
        .Q(\vb2_val_int_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[1]),
        .Q(\vb2_val_int_reg_reg[1]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[2]),
        .Q(\vb2_val_int_reg_reg[2]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[3]),
        .Q(\vb2_val_int_reg_reg[3]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[4]),
        .Q(\vb2_val_int_reg_reg[4]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[5]),
        .Q(\vb2_val_int_reg_reg[5]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[6]),
        .Q(\vb2_val_int_reg_reg[6]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[7]),
        .Q(\vb2_val_int_reg_reg[7]_0 ),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298[0]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298[1]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298[2]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298[3]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298[4]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298[5]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298[6]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298[7]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vb2_val_int_reg_reg[0]_0 ),
        .Q(vb2_val_read_reg_298[0]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vb2_val_int_reg_reg[1]_0 ),
        .Q(vb2_val_read_reg_298[1]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vb2_val_int_reg_reg[2]_0 ),
        .Q(vb2_val_read_reg_298[2]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vb2_val_int_reg_reg[3]_0 ),
        .Q(vb2_val_read_reg_298[3]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vb2_val_int_reg_reg[4]_0 ),
        .Q(vb2_val_read_reg_298[4]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vb2_val_int_reg_reg[5]_0 ),
        .Q(vb2_val_read_reg_298[5]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vb2_val_int_reg_reg[6]_0 ),
        .Q(vb2_val_read_reg_298[6]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vb2_val_int_reg_reg[7]_0 ),
        .Q(vb2_val_read_reg_298[7]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [0]),
        .Q(vm0_val_int_reg[0]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [1]),
        .Q(vm0_val_int_reg[1]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [2]),
        .Q(vm0_val_int_reg[2]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [3]),
        .Q(vm0_val_int_reg[3]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [4]),
        .Q(vm0_val_int_reg[4]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [5]),
        .Q(vm0_val_int_reg[5]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [6]),
        .Q(vm0_val_int_reg[6]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [7]),
        .Q(vm0_val_int_reg[7]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [0]),
        .Q(zext_ln78_fu_98_p1[3]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [1]),
        .Q(zext_ln78_fu_98_p1[4]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [2]),
        .Q(zext_ln78_fu_98_p1[5]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [3]),
        .Q(zext_ln78_fu_98_p1[6]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [4]),
        .Q(zext_ln78_fu_98_p1[7]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [5]),
        .Q(zext_ln78_fu_98_p1[8]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [6]),
        .Q(zext_ln78_fu_98_p1[9]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [7]),
        .Q(zext_ln78_fu_98_p1[10]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [0]),
        .Q(vt0_val_int_reg[0]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [1]),
        .Q(vt0_val_int_reg[1]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [2]),
        .Q(vt0_val_int_reg[2]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [3]),
        .Q(vt0_val_int_reg[3]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [4]),
        .Q(vt0_val_int_reg[4]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [5]),
        .Q(vt0_val_int_reg[5]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [6]),
        .Q(vt0_val_int_reg[6]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [7]),
        .Q(vt0_val_int_reg[7]),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [0]),
        .Q(\vt2_val_int_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [1]),
        .Q(\vt2_val_int_reg_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [2]),
        .Q(\vt2_val_int_reg_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [3]),
        .Q(\vt2_val_int_reg_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [4]),
        .Q(\vt2_val_int_reg_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [5]),
        .Q(\vt2_val_int_reg_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [6]),
        .Q(\vt2_val_int_reg_reg[6]_0 ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [7]),
        .Q(\vt2_val_int_reg_reg[7]_0 ),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vt2_val_read_reg_311[0]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vt2_val_read_reg_311[1]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vt2_val_read_reg_311[2]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vt2_val_read_reg_311[3]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vt2_val_read_reg_311[4]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vt2_val_read_reg_311[5]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vt2_val_read_reg_311[6]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vt2_val_read_reg_311[7]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[0]_0 ),
        .Q(vt2_val_read_reg_311[0]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg_n_9_[1] ),
        .Q(vt2_val_read_reg_311[1]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg_n_9_[2] ),
        .Q(vt2_val_read_reg_311[2]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg_n_9_[3] ),
        .Q(vt2_val_read_reg_311[3]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg_n_9_[4] ),
        .Q(vt2_val_read_reg_311[4]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg_n_9_[5] ),
        .Q(vt2_val_read_reg_311[5]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[6]_0 ),
        .Q(vt2_val_read_reg_311[6]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_0 ),
        .Q(vt2_val_read_reg_311[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFGradientX_16_0_s" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s_30
   (ap_ce_reg_reg_0,
    \vb2_val_int_reg_reg[1]_0 ,
    \vb2_val_int_reg_reg[2]_0 ,
    \vb2_val_int_reg_reg[3]_0 ,
    \vb2_val_int_reg_reg[4]_0 ,
    \vb2_val_int_reg_reg[5]_0 ,
    \vb2_val_int_reg_reg[6]_0 ,
    \vb2_val_int_reg_reg[7]_0 ,
    vb0_val_int_reg,
    vt0_val_int_reg,
    \vt2_val_int_reg_reg[6]_0 ,
    \vt2_val_int_reg_reg[7]_0 ,
    \vb2_val_int_reg_reg[0]_0 ,
    \vt2_val_int_reg_reg[0]_0 ,
    vb0_val_read_reg_305,
    vb2_val_read_reg_298_pp0_iter1_reg,
    S,
    \vt1_val_int_reg_reg[3] ,
    \vt2_val_int_reg_reg[6]_1 ,
    DI,
    \vt2_val_int_reg_reg[7]_1 ,
    D,
    \ap_return_int_reg_reg[0]_0 ,
    \vb0_val_read_reg_305_reg[2]_0 ,
    \vb0_val_read_reg_305_reg[2]_1 ,
    ap_clk,
    \vm2_val_int_reg_reg[0]_0 ,
    Q,
    \vb0_val_int_reg_reg[7]_0 ,
    \vt0_val_int_reg_reg[7]_0 ,
    \vt2_val_int_reg_reg[7]_2 ,
    \add_ln155_3_reg_354_reg[11] ,
    \GradientValuesX_reg_750_reg[7] ,
    temp_g_2_fu_213_p2__1_carry_i_4__0,
    \vm0_val_int_reg_reg[7]_0 ,
    \vm2_val_int_reg_reg[7]_0 );
  output ap_ce_reg_reg_0;
  output \vb2_val_int_reg_reg[1]_0 ;
  output \vb2_val_int_reg_reg[2]_0 ;
  output \vb2_val_int_reg_reg[3]_0 ;
  output \vb2_val_int_reg_reg[4]_0 ;
  output \vb2_val_int_reg_reg[5]_0 ;
  output \vb2_val_int_reg_reg[6]_0 ;
  output \vb2_val_int_reg_reg[7]_0 ;
  output [7:0]vb0_val_int_reg;
  output [7:0]vt0_val_int_reg;
  output \vt2_val_int_reg_reg[6]_0 ;
  output \vt2_val_int_reg_reg[7]_0 ;
  output \vb2_val_int_reg_reg[0]_0 ;
  output \vt2_val_int_reg_reg[0]_0 ;
  output [7:0]vb0_val_read_reg_305;
  output [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  output [2:0]S;
  output [3:0]\vt1_val_int_reg_reg[3] ;
  output [1:0]\vt2_val_int_reg_reg[6]_1 ;
  output [3:0]DI;
  output [0:0]\vt2_val_int_reg_reg[7]_1 ;
  output [0:0]D;
  output [0:0]\ap_return_int_reg_reg[0]_0 ;
  output \vb0_val_read_reg_305_reg[2]_0 ;
  output \vb0_val_read_reg_305_reg[2]_1 ;
  input ap_clk;
  input \vm2_val_int_reg_reg[0]_0 ;
  input [7:0]Q;
  input [7:0]\vb0_val_int_reg_reg[7]_0 ;
  input [7:0]\vt0_val_int_reg_reg[7]_0 ;
  input [7:0]\vt2_val_int_reg_reg[7]_2 ;
  input [6:0]\add_ln155_3_reg_354_reg[11] ;
  input [0:0]\GradientValuesX_reg_750_reg[7] ;
  input [0:0]temp_g_2_fu_213_p2__1_carry_i_4__0;
  input [7:0]\vm0_val_int_reg_reg[7]_0 ;
  input [7:0]\vm2_val_int_reg_reg[7]_0 ;

  wire [15:0]A00_fu_170_p21_out;
  wire A00_fu_170_p2_carry__0_i_1__0_n_9;
  wire A00_fu_170_p2_carry__0_i_2__0_n_9;
  wire A00_fu_170_p2_carry__0_i_3__0_n_9;
  wire A00_fu_170_p2_carry__0_i_4__0_n_9;
  wire A00_fu_170_p2_carry__0_i_5__0_n_9;
  wire A00_fu_170_p2_carry__0_i_6__0_n_9;
  wire A00_fu_170_p2_carry__0_i_7__0_n_9;
  wire A00_fu_170_p2_carry__0_i_8__0_n_9;
  wire A00_fu_170_p2_carry__0_n_10;
  wire A00_fu_170_p2_carry__0_n_11;
  wire A00_fu_170_p2_carry__0_n_12;
  wire A00_fu_170_p2_carry__0_n_9;
  wire A00_fu_170_p2_carry__1_i_1__0_n_9;
  wire A00_fu_170_p2_carry__1_i_2__0_n_9;
  wire A00_fu_170_p2_carry__1_i_3__0_n_9;
  wire A00_fu_170_p2_carry__1_i_4__0_n_9;
  wire A00_fu_170_p2_carry__1_i_5__0_n_9;
  wire A00_fu_170_p2_carry__1_i_6__0_n_9;
  wire A00_fu_170_p2_carry__1_i_7__0_n_9;
  wire A00_fu_170_p2_carry__1_n_10;
  wire A00_fu_170_p2_carry__1_n_11;
  wire A00_fu_170_p2_carry__1_n_12;
  wire A00_fu_170_p2_carry__1_n_9;
  wire A00_fu_170_p2_carry__2_i_1__0_n_9;
  wire A00_fu_170_p2_carry__2_i_2__0_n_9;
  wire A00_fu_170_p2_carry__2_i_3__0_n_9;
  wire A00_fu_170_p2_carry__2_i_4__0_n_9;
  wire A00_fu_170_p2_carry__2_n_10;
  wire A00_fu_170_p2_carry__2_n_11;
  wire A00_fu_170_p2_carry__2_n_12;
  wire A00_fu_170_p2_carry_i_1__0_n_9;
  wire A00_fu_170_p2_carry_i_2__0_n_9;
  wire A00_fu_170_p2_carry_i_3__0_n_9;
  wire A00_fu_170_p2_carry_i_4__0_n_9;
  wire A00_fu_170_p2_carry_n_10;
  wire A00_fu_170_p2_carry_n_11;
  wire A00_fu_170_p2_carry_n_12;
  wire A00_fu_170_p2_carry_n_9;
  wire [15:0]A00_reg_336;
  wire [12:0]A01_fu_146_p2;
  wire A01_fu_146_p2__0_carry__0_i_1__0_n_9;
  wire A01_fu_146_p2__0_carry__0_i_2__0_n_9;
  wire A01_fu_146_p2__0_carry__0_i_3__0_n_9;
  wire A01_fu_146_p2__0_carry__0_i_4__0_n_9;
  wire A01_fu_146_p2__0_carry__0_i_5__0_n_9;
  wire A01_fu_146_p2__0_carry__0_i_6__0_n_9;
  wire A01_fu_146_p2__0_carry__0_i_7__0_n_9;
  wire A01_fu_146_p2__0_carry__0_i_8__0_n_9;
  wire A01_fu_146_p2__0_carry__0_n_10;
  wire A01_fu_146_p2__0_carry__0_n_11;
  wire A01_fu_146_p2__0_carry__0_n_12;
  wire A01_fu_146_p2__0_carry__0_n_9;
  wire A01_fu_146_p2__0_carry__1_i_1__0_n_9;
  wire A01_fu_146_p2__0_carry__1_i_2__0_n_9;
  wire A01_fu_146_p2__0_carry__1_i_3__0_n_9;
  wire A01_fu_146_p2__0_carry__1_n_11;
  wire A01_fu_146_p2__0_carry__1_n_12;
  wire A01_fu_146_p2__0_carry_i_1__0_n_9;
  wire A01_fu_146_p2__0_carry_i_2__0_n_9;
  wire A01_fu_146_p2__0_carry_i_3__0_n_9;
  wire A01_fu_146_p2__0_carry_i_4__0_n_9;
  wire A01_fu_146_p2__0_carry_i_5__0_n_9;
  wire A01_fu_146_p2__0_carry_i_6__0_n_9;
  wire A01_fu_146_p2__0_carry_i_7__0_n_9;
  wire A01_fu_146_p2__0_carry_i_8__0_n_9;
  wire A01_fu_146_p2__0_carry_n_10;
  wire A01_fu_146_p2__0_carry_n_11;
  wire A01_fu_146_p2__0_carry_n_12;
  wire A01_fu_146_p2__0_carry_n_9;
  wire [12:0]A01_reg_326;
  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]\GradientValuesX_reg_750_reg[7] ;
  wire [7:0]Q;
  wire [2:0]S;
  wire S00_2_fu_196_p2_carry__0_i_1__0_n_9;
  wire S00_2_fu_196_p2_carry__0_i_2__0_n_9;
  wire S00_2_fu_196_p2_carry__0_i_3__0_n_9;
  wire S00_2_fu_196_p2_carry__0_i_4__0_n_9;
  wire S00_2_fu_196_p2_carry__0_i_5__0_n_9;
  wire S00_2_fu_196_p2_carry__0_i_6__0_n_9;
  wire S00_2_fu_196_p2_carry__0_i_7__0_n_9;
  wire S00_2_fu_196_p2_carry__0_i_8__0_n_9;
  wire S00_2_fu_196_p2_carry__0_n_10;
  wire S00_2_fu_196_p2_carry__0_n_11;
  wire S00_2_fu_196_p2_carry__0_n_12;
  wire S00_2_fu_196_p2_carry__0_n_13;
  wire S00_2_fu_196_p2_carry__0_n_14;
  wire S00_2_fu_196_p2_carry__0_n_15;
  wire S00_2_fu_196_p2_carry__0_n_16;
  wire S00_2_fu_196_p2_carry__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_1__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_2__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_3__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_4__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_5__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_6__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_7__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_8__0_n_9;
  wire S00_2_fu_196_p2_carry__1_n_10;
  wire S00_2_fu_196_p2_carry__1_n_11;
  wire S00_2_fu_196_p2_carry__1_n_12;
  wire S00_2_fu_196_p2_carry__1_n_13;
  wire S00_2_fu_196_p2_carry__1_n_14;
  wire S00_2_fu_196_p2_carry__1_n_15;
  wire S00_2_fu_196_p2_carry__1_n_16;
  wire S00_2_fu_196_p2_carry__1_n_9;
  wire S00_2_fu_196_p2_carry__2_i_1__0_n_9;
  wire S00_2_fu_196_p2_carry__2_i_2__0_n_9;
  wire S00_2_fu_196_p2_carry__2_i_3__0_n_9;
  wire S00_2_fu_196_p2_carry__2_i_4__0_n_9;
  wire S00_2_fu_196_p2_carry__2_i_5__0_n_9;
  wire S00_2_fu_196_p2_carry__2_n_11;
  wire S00_2_fu_196_p2_carry__2_n_12;
  wire S00_2_fu_196_p2_carry__2_n_14;
  wire S00_2_fu_196_p2_carry__2_n_15;
  wire S00_2_fu_196_p2_carry__2_n_16;
  wire S00_2_fu_196_p2_carry_i_1__0_n_9;
  wire S00_2_fu_196_p2_carry_i_2__0_n_9;
  wire S00_2_fu_196_p2_carry_i_3__0_n_9;
  wire S00_2_fu_196_p2_carry_i_4__0_n_9;
  wire S00_2_fu_196_p2_carry_i_5__0_n_9;
  wire S00_2_fu_196_p2_carry_i_6__0_n_9;
  wire S00_2_fu_196_p2_carry_i_7__0_n_9;
  wire S00_2_fu_196_p2_carry_n_10;
  wire S00_2_fu_196_p2_carry_n_11;
  wire S00_2_fu_196_p2_carry_n_12;
  wire S00_2_fu_196_p2_carry_n_13;
  wire S00_2_fu_196_p2_carry_n_14;
  wire S00_2_fu_196_p2_carry_n_15;
  wire S00_2_fu_196_p2_carry_n_16;
  wire S00_2_fu_196_p2_carry_n_9;
  wire [15:1]S00_2_reg_346;
  wire [6:0]\add_ln155_3_reg_354_reg[11] ;
  wire \add_ln90_reg_331[13]_i_2_n_9 ;
  wire \add_ln90_reg_331[5]_i_2_n_9 ;
  wire \add_ln90_reg_331[5]_i_3_n_9 ;
  wire \add_ln90_reg_331[5]_i_4_n_9 ;
  wire \add_ln90_reg_331[9]_i_2_n_9 ;
  wire \add_ln90_reg_331[9]_i_3_n_9 ;
  wire \add_ln90_reg_331[9]_i_4_n_9 ;
  wire \add_ln90_reg_331[9]_i_5_n_9 ;
  wire [15:1]add_ln90_reg_331_pp0_iter1_reg;
  wire \add_ln90_reg_331_reg[13]_i_1__0_n_10 ;
  wire \add_ln90_reg_331_reg[13]_i_1__0_n_11 ;
  wire \add_ln90_reg_331_reg[13]_i_1__0_n_12 ;
  wire \add_ln90_reg_331_reg[13]_i_1__0_n_9 ;
  wire \add_ln90_reg_331_reg[15]_i_1__0_n_12 ;
  wire \add_ln90_reg_331_reg[5]_i_1__0_n_10 ;
  wire \add_ln90_reg_331_reg[5]_i_1__0_n_11 ;
  wire \add_ln90_reg_331_reg[5]_i_1__0_n_12 ;
  wire \add_ln90_reg_331_reg[5]_i_1__0_n_9 ;
  wire \add_ln90_reg_331_reg[9]_i_1__0_n_10 ;
  wire \add_ln90_reg_331_reg[9]_i_1__0_n_11 ;
  wire \add_ln90_reg_331_reg[9]_i_1__0_n_12 ;
  wire \add_ln90_reg_331_reg[9]_i_1__0_n_9 ;
  wire \add_ln90_reg_331_reg_n_9_[10] ;
  wire \add_ln90_reg_331_reg_n_9_[11] ;
  wire \add_ln90_reg_331_reg_n_9_[12] ;
  wire \add_ln90_reg_331_reg_n_9_[13] ;
  wire \add_ln90_reg_331_reg_n_9_[14] ;
  wire \add_ln90_reg_331_reg_n_9_[15] ;
  wire \add_ln90_reg_331_reg_n_9_[1] ;
  wire \add_ln90_reg_331_reg_n_9_[2] ;
  wire \add_ln90_reg_331_reg_n_9_[3] ;
  wire \add_ln90_reg_331_reg_n_9_[4] ;
  wire \add_ln90_reg_331_reg_n_9_[5] ;
  wire \add_ln90_reg_331_reg_n_9_[6] ;
  wire \add_ln90_reg_331_reg_n_9_[7] ;
  wire \add_ln90_reg_331_reg_n_9_[8] ;
  wire \add_ln90_reg_331_reg_n_9_[9] ;
  wire ap_ce_reg_reg_0;
  wire ap_clk;
  wire [0:0]ap_return_int_reg;
  wire \ap_return_int_reg[0]_i_2_n_9 ;
  wire \ap_return_int_reg[0]_i_3_n_9 ;
  wire [0:0]\ap_return_int_reg_reg[0]_0 ;
  wire [14:1]p_0_in;
  wire [0:0]select_ln99_fu_290_p3;
  wire [0:0]temp_g_2_fu_213_p2__1_carry_i_4__0;
  wire temp_g_fu_237_p2__1_carry__0_i_1_n_9;
  wire temp_g_fu_237_p2__1_carry__0_i_2_n_9;
  wire temp_g_fu_237_p2__1_carry__0_i_3_n_9;
  wire temp_g_fu_237_p2__1_carry__0_i_4_n_9;
  wire temp_g_fu_237_p2__1_carry__0_i_5_n_9;
  wire temp_g_fu_237_p2__1_carry__0_i_6_n_9;
  wire temp_g_fu_237_p2__1_carry__0_i_7_n_9;
  wire temp_g_fu_237_p2__1_carry__0_i_8_n_9;
  wire temp_g_fu_237_p2__1_carry__0_n_10;
  wire temp_g_fu_237_p2__1_carry__0_n_11;
  wire temp_g_fu_237_p2__1_carry__0_n_12;
  wire temp_g_fu_237_p2__1_carry__0_n_9;
  wire temp_g_fu_237_p2__1_carry__1_i_1_n_9;
  wire temp_g_fu_237_p2__1_carry__1_i_2_n_9;
  wire temp_g_fu_237_p2__1_carry__1_i_3_n_9;
  wire temp_g_fu_237_p2__1_carry__1_i_4_n_9;
  wire temp_g_fu_237_p2__1_carry__1_i_5_n_9;
  wire temp_g_fu_237_p2__1_carry__1_n_10;
  wire temp_g_fu_237_p2__1_carry__1_n_11;
  wire temp_g_fu_237_p2__1_carry__1_n_12;
  wire temp_g_fu_237_p2__1_carry__1_n_9;
  wire temp_g_fu_237_p2__1_carry__2_n_10;
  wire temp_g_fu_237_p2__1_carry__2_n_11;
  wire temp_g_fu_237_p2__1_carry__2_n_12;
  wire temp_g_fu_237_p2__1_carry_i_1_n_9;
  wire temp_g_fu_237_p2__1_carry_i_2_n_9;
  wire temp_g_fu_237_p2__1_carry_i_3_n_9;
  wire temp_g_fu_237_p2__1_carry_i_4_n_9;
  wire temp_g_fu_237_p2__1_carry_i_5_n_9;
  wire temp_g_fu_237_p2__1_carry_i_6_n_9;
  wire temp_g_fu_237_p2__1_carry_n_10;
  wire temp_g_fu_237_p2__1_carry_n_11;
  wire temp_g_fu_237_p2__1_carry_n_12;
  wire temp_g_fu_237_p2__1_carry_n_9;
  wire [9:1]tmp29_cast4_fu_216_p1;
  wire [0:0]tmp311_fu_126_p2;
  wire [11:1]tmp311_fu_126_p2__0;
  wire tmp311_fu_126_p2_carry__0_i_1__0_n_9;
  wire tmp311_fu_126_p2_carry__0_i_2__0_n_9;
  wire tmp311_fu_126_p2_carry__0_i_3__0_n_9;
  wire tmp311_fu_126_p2_carry__0_i_4__0_n_9;
  wire tmp311_fu_126_p2_carry__0_n_10;
  wire tmp311_fu_126_p2_carry__0_n_11;
  wire tmp311_fu_126_p2_carry__0_n_12;
  wire tmp311_fu_126_p2_carry__0_n_9;
  wire tmp311_fu_126_p2_carry_i_1__0_n_9;
  wire tmp311_fu_126_p2_carry_i_2__0_n_9;
  wire tmp311_fu_126_p2_carry_i_3__0_n_9;
  wire tmp311_fu_126_p2_carry_i_4__0_n_9;
  wire tmp311_fu_126_p2_carry_n_10;
  wire tmp311_fu_126_p2_carry_n_11;
  wire tmp311_fu_126_p2_carry_n_12;
  wire tmp311_fu_126_p2_carry_n_9;
  wire [8:0]tmp3_fu_186_p2;
  wire \tmp3_reg_341[3]_i_2_n_9 ;
  wire \tmp3_reg_341[3]_i_3_n_9 ;
  wire \tmp3_reg_341[3]_i_4_n_9 ;
  wire \tmp3_reg_341[3]_i_5_n_9 ;
  wire \tmp3_reg_341[7]_i_2_n_9 ;
  wire \tmp3_reg_341[7]_i_3_n_9 ;
  wire \tmp3_reg_341[7]_i_4_n_9 ;
  wire \tmp3_reg_341[7]_i_5_n_9 ;
  wire \tmp3_reg_341_reg[3]_i_1__0_n_10 ;
  wire \tmp3_reg_341_reg[3]_i_1__0_n_11 ;
  wire \tmp3_reg_341_reg[3]_i_1__0_n_12 ;
  wire \tmp3_reg_341_reg[3]_i_1__0_n_9 ;
  wire \tmp3_reg_341_reg[7]_i_1__0_n_10 ;
  wire \tmp3_reg_341_reg[7]_i_1__0_n_11 ;
  wire \tmp3_reg_341_reg[7]_i_1__0_n_12 ;
  wire \tmp3_reg_341_reg[7]_i_1__0_n_9 ;
  wire [7:7]tmp_12_fu_260_p4;
  wire [6:0]tmp_12_fu_260_p4__0;
  wire [7:0]trunc_ln80_reg_316;
  wire [0:0]trunc_ln88_reg_351;
  wire [7:0]vb0_val_int_reg;
  wire [7:0]\vb0_val_int_reg_reg[7]_0 ;
  wire [7:0]vb0_val_read_reg_305;
  wire [7:0]vb0_val_read_reg_305_pp0_iter1_reg;
  wire \vb0_val_read_reg_305_reg[2]_0 ;
  wire \vb0_val_read_reg_305_reg[2]_1 ;
  wire \vb2_val_int_reg_reg[0]_0 ;
  wire \vb2_val_int_reg_reg[1]_0 ;
  wire \vb2_val_int_reg_reg[2]_0 ;
  wire \vb2_val_int_reg_reg[3]_0 ;
  wire \vb2_val_int_reg_reg[4]_0 ;
  wire \vb2_val_int_reg_reg[5]_0 ;
  wire \vb2_val_int_reg_reg[6]_0 ;
  wire \vb2_val_int_reg_reg[7]_0 ;
  wire [7:0]vb2_val_read_reg_298;
  wire [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  wire [7:0]vb2_val_read_reg_298_pp0_iter2_reg;
  wire [7:0]vm0_val_int_reg;
  wire [7:0]\vm0_val_int_reg_reg[7]_0 ;
  wire \vm2_val_int_reg_reg[0]_0 ;
  wire [7:0]\vm2_val_int_reg_reg[7]_0 ;
  wire [7:0]vt0_val_int_reg;
  wire [7:0]\vt0_val_int_reg_reg[7]_0 ;
  wire [3:0]\vt1_val_int_reg_reg[3] ;
  wire \vt2_val_int_reg_reg[0]_0 ;
  wire \vt2_val_int_reg_reg[6]_0 ;
  wire [1:0]\vt2_val_int_reg_reg[6]_1 ;
  wire \vt2_val_int_reg_reg[7]_0 ;
  wire [0:0]\vt2_val_int_reg_reg[7]_1 ;
  wire [7:0]\vt2_val_int_reg_reg[7]_2 ;
  wire \vt2_val_int_reg_reg_n_9_[1] ;
  wire \vt2_val_int_reg_reg_n_9_[2] ;
  wire \vt2_val_int_reg_reg_n_9_[3] ;
  wire \vt2_val_int_reg_reg_n_9_[4] ;
  wire \vt2_val_int_reg_reg_n_9_[5] ;
  wire [7:0]vt2_val_read_reg_311;
  wire [7:0]vt2_val_read_reg_311_pp0_iter1_reg;
  wire [10:3]zext_ln78_fu_98_p1;
  wire [3:3]NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_A01_fu_146_p2__0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_A01_fu_146_p2__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_add_ln90_reg_331_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln90_reg_331_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:0]NLW_temp_g_fu_237_p2__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_temp_g_fu_237_p2__1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_temp_g_fu_237_p2__1_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_tmp311_fu_126_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp311_fu_126_p2_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_tmp3_reg_341_reg[8]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp3_reg_341_reg[8]_i_1__0_O_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry
       (.CI(1'b0),
        .CO({A00_fu_170_p2_carry_n_9,A00_fu_170_p2_carry_n_10,A00_fu_170_p2_carry_n_11,A00_fu_170_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI(A01_reg_326[3:0]),
        .O(A00_fu_170_p21_out[3:0]),
        .S({A00_fu_170_p2_carry_i_1__0_n_9,A00_fu_170_p2_carry_i_2__0_n_9,A00_fu_170_p2_carry_i_3__0_n_9,A00_fu_170_p2_carry_i_4__0_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__0
       (.CI(A00_fu_170_p2_carry_n_9),
        .CO({A00_fu_170_p2_carry__0_n_9,A00_fu_170_p2_carry__0_n_10,A00_fu_170_p2_carry__0_n_11,A00_fu_170_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({A00_fu_170_p2_carry__0_i_1__0_n_9,A00_fu_170_p2_carry__0_i_2__0_n_9,A00_fu_170_p2_carry__0_i_3__0_n_9,A00_fu_170_p2_carry__0_i_4__0_n_9}),
        .O(A00_fu_170_p21_out[7:4]),
        .S({A00_fu_170_p2_carry__0_i_5__0_n_9,A00_fu_170_p2_carry__0_i_6__0_n_9,A00_fu_170_p2_carry__0_i_7__0_n_9,A00_fu_170_p2_carry__0_i_8__0_n_9}));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_1__0
       (.I0(A01_reg_326[6]),
        .I1(trunc_ln80_reg_316[3]),
        .I2(vb0_val_read_reg_305[6]),
        .O(A00_fu_170_p2_carry__0_i_1__0_n_9));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_2__0
       (.I0(A01_reg_326[5]),
        .I1(trunc_ln80_reg_316[2]),
        .I2(vb0_val_read_reg_305[5]),
        .O(A00_fu_170_p2_carry__0_i_2__0_n_9));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_3__0
       (.I0(A01_reg_326[4]),
        .I1(trunc_ln80_reg_316[1]),
        .I2(vb0_val_read_reg_305[4]),
        .O(A00_fu_170_p2_carry__0_i_3__0_n_9));
  (* HLUTNM = "lutpair33" *) 
  LUT2 #(
    .INIT(4'h7)) 
    A00_fu_170_p2_carry__0_i_4__0
       (.I0(vb0_val_read_reg_305[3]),
        .I1(trunc_ln80_reg_316[0]),
        .O(A00_fu_170_p2_carry__0_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_5__0
       (.I0(A00_fu_170_p2_carry__0_i_1__0_n_9),
        .I1(A01_reg_326[7]),
        .I2(trunc_ln80_reg_316[4]),
        .I3(vb0_val_read_reg_305[7]),
        .O(A00_fu_170_p2_carry__0_i_5__0_n_9));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_6__0
       (.I0(A01_reg_326[6]),
        .I1(trunc_ln80_reg_316[3]),
        .I2(vb0_val_read_reg_305[6]),
        .I3(A00_fu_170_p2_carry__0_i_2__0_n_9),
        .O(A00_fu_170_p2_carry__0_i_6__0_n_9));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_7__0
       (.I0(A01_reg_326[5]),
        .I1(trunc_ln80_reg_316[2]),
        .I2(vb0_val_read_reg_305[5]),
        .I3(A00_fu_170_p2_carry__0_i_3__0_n_9),
        .O(A00_fu_170_p2_carry__0_i_7__0_n_9));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_8__0
       (.I0(A01_reg_326[4]),
        .I1(trunc_ln80_reg_316[1]),
        .I2(vb0_val_read_reg_305[4]),
        .I3(A00_fu_170_p2_carry__0_i_4__0_n_9),
        .O(A00_fu_170_p2_carry__0_i_8__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__1
       (.CI(A00_fu_170_p2_carry__0_n_9),
        .CO({A00_fu_170_p2_carry__1_n_9,A00_fu_170_p2_carry__1_n_10,A00_fu_170_p2_carry__1_n_11,A00_fu_170_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({A01_reg_326[12],A00_fu_170_p2_carry__1_i_1__0_n_9,A00_fu_170_p2_carry__1_i_2__0_n_9,A00_fu_170_p2_carry__1_i_3__0_n_9}),
        .O(A00_fu_170_p21_out[11:8]),
        .S({A00_fu_170_p2_carry__1_i_4__0_n_9,A00_fu_170_p2_carry__1_i_5__0_n_9,A00_fu_170_p2_carry__1_i_6__0_n_9,A00_fu_170_p2_carry__1_i_7__0_n_9}));
  LUT2 #(
    .INIT(4'hB)) 
    A00_fu_170_p2_carry__1_i_1__0
       (.I0(A01_reg_326[9]),
        .I1(trunc_ln80_reg_316[6]),
        .O(A00_fu_170_p2_carry__1_i_1__0_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    A00_fu_170_p2_carry__1_i_2__0
       (.I0(A01_reg_326[8]),
        .I1(trunc_ln80_reg_316[5]),
        .O(A00_fu_170_p2_carry__1_i_2__0_n_9));
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__1_i_3__0
       (.I0(A01_reg_326[7]),
        .I1(trunc_ln80_reg_316[4]),
        .I2(vb0_val_read_reg_305[7]),
        .O(A00_fu_170_p2_carry__1_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    A00_fu_170_p2_carry__1_i_4__0
       (.I0(trunc_ln80_reg_316[7]),
        .I1(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__1_i_4__0_n_9));
  LUT4 #(
    .INIT(16'hD22D)) 
    A00_fu_170_p2_carry__1_i_5__0
       (.I0(trunc_ln80_reg_316[6]),
        .I1(A01_reg_326[9]),
        .I2(A01_reg_326[12]),
        .I3(trunc_ln80_reg_316[7]),
        .O(A00_fu_170_p2_carry__1_i_5__0_n_9));
  LUT4 #(
    .INIT(16'hD22D)) 
    A00_fu_170_p2_carry__1_i_6__0
       (.I0(trunc_ln80_reg_316[5]),
        .I1(A01_reg_326[8]),
        .I2(A01_reg_326[9]),
        .I3(trunc_ln80_reg_316[6]),
        .O(A00_fu_170_p2_carry__1_i_6__0_n_9));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    A00_fu_170_p2_carry__1_i_7__0
       (.I0(vb0_val_read_reg_305[7]),
        .I1(trunc_ln80_reg_316[4]),
        .I2(A01_reg_326[7]),
        .I3(A01_reg_326[8]),
        .I4(trunc_ln80_reg_316[5]),
        .O(A00_fu_170_p2_carry__1_i_7__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__2
       (.CI(A00_fu_170_p2_carry__1_n_9),
        .CO({NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED[3],A00_fu_170_p2_carry__2_n_10,A00_fu_170_p2_carry__2_n_11,A00_fu_170_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(A00_fu_170_p21_out[15:12]),
        .S({A00_fu_170_p2_carry__2_i_1__0_n_9,A00_fu_170_p2_carry__2_i_2__0_n_9,A00_fu_170_p2_carry__2_i_3__0_n_9,A00_fu_170_p2_carry__2_i_4__0_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_1__0
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_1__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_2__0
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_2__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_3__0
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_3__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_4__0
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_4__0_n_9));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'h69)) 
    A00_fu_170_p2_carry_i_1__0
       (.I0(vb0_val_read_reg_305[3]),
        .I1(trunc_ln80_reg_316[0]),
        .I2(A01_reg_326[3]),
        .O(A00_fu_170_p2_carry_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_2__0
       (.I0(A01_reg_326[2]),
        .I1(vb0_val_read_reg_305[2]),
        .O(A00_fu_170_p2_carry_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_3__0
       (.I0(A01_reg_326[1]),
        .I1(vb0_val_read_reg_305[1]),
        .O(A00_fu_170_p2_carry_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_4__0
       (.I0(A01_reg_326[0]),
        .I1(vb0_val_read_reg_305[0]),
        .O(A00_fu_170_p2_carry_i_4__0_n_9));
  FDRE \A00_reg_336_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[0]),
        .Q(A00_reg_336[0]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[10]),
        .Q(A00_reg_336[10]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[11]),
        .Q(A00_reg_336[11]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[12]),
        .Q(A00_reg_336[12]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[13]),
        .Q(A00_reg_336[13]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[14]),
        .Q(A00_reg_336[14]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[15]),
        .Q(A00_reg_336[15]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[1]),
        .Q(A00_reg_336[1]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[2]),
        .Q(A00_reg_336[2]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[3]),
        .Q(A00_reg_336[3]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[4]),
        .Q(A00_reg_336[4]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[5]),
        .Q(A00_reg_336[5]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[6]),
        .Q(A00_reg_336[6]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[7]),
        .Q(A00_reg_336[7]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[8]),
        .Q(A00_reg_336[8]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[9]),
        .Q(A00_reg_336[9]),
        .R(1'b0));
  CARRY4 A01_fu_146_p2__0_carry
       (.CI(1'b0),
        .CO({A01_fu_146_p2__0_carry_n_9,A01_fu_146_p2__0_carry_n_10,A01_fu_146_p2__0_carry_n_11,A01_fu_146_p2__0_carry_n_12}),
        .CYINIT(1'b1),
        .DI({A01_fu_146_p2__0_carry_i_1__0_n_9,A01_fu_146_p2__0_carry_i_2__0_n_9,A01_fu_146_p2__0_carry_i_3__0_n_9,A01_fu_146_p2__0_carry_i_4__0_n_9}),
        .O(A01_fu_146_p2[3:0]),
        .S({A01_fu_146_p2__0_carry_i_5__0_n_9,A01_fu_146_p2__0_carry_i_6__0_n_9,A01_fu_146_p2__0_carry_i_7__0_n_9,A01_fu_146_p2__0_carry_i_8__0_n_9}));
  CARRY4 A01_fu_146_p2__0_carry__0
       (.CI(A01_fu_146_p2__0_carry_n_9),
        .CO({A01_fu_146_p2__0_carry__0_n_9,A01_fu_146_p2__0_carry__0_n_10,A01_fu_146_p2__0_carry__0_n_11,A01_fu_146_p2__0_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({A01_fu_146_p2__0_carry__0_i_1__0_n_9,A01_fu_146_p2__0_carry__0_i_2__0_n_9,A01_fu_146_p2__0_carry__0_i_3__0_n_9,A01_fu_146_p2__0_carry__0_i_4__0_n_9}),
        .O(A01_fu_146_p2[7:4]),
        .S({A01_fu_146_p2__0_carry__0_i_5__0_n_9,A01_fu_146_p2__0_carry__0_i_6__0_n_9,A01_fu_146_p2__0_carry__0_i_7__0_n_9,A01_fu_146_p2__0_carry__0_i_8__0_n_9}));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry__0_i_1__0
       (.I0(vt0_val_int_reg[6]),
        .I1(vt0_val_int_reg[5]),
        .I2(\vt2_val_int_reg_reg[6]_0 ),
        .O(A01_fu_146_p2__0_carry__0_i_1__0_n_9));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry__0_i_2__0
       (.I0(vt0_val_int_reg[5]),
        .I1(vt0_val_int_reg[4]),
        .I2(\vt2_val_int_reg_reg_n_9_[5] ),
        .O(A01_fu_146_p2__0_carry__0_i_2__0_n_9));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry__0_i_3__0
       (.I0(vt0_val_int_reg[4]),
        .I1(vt0_val_int_reg[3]),
        .I2(\vt2_val_int_reg_reg_n_9_[4] ),
        .O(A01_fu_146_p2__0_carry__0_i_3__0_n_9));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry__0_i_4__0
       (.I0(vt0_val_int_reg[3]),
        .I1(vt0_val_int_reg[2]),
        .I2(\vt2_val_int_reg_reg_n_9_[3] ),
        .O(A01_fu_146_p2__0_carry__0_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry__0_i_5__0
       (.I0(A01_fu_146_p2__0_carry__0_i_1__0_n_9),
        .I1(vt0_val_int_reg[6]),
        .I2(vt0_val_int_reg[7]),
        .I3(\vt2_val_int_reg_reg[7]_0 ),
        .O(A01_fu_146_p2__0_carry__0_i_5__0_n_9));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry__0_i_6__0
       (.I0(vt0_val_int_reg[6]),
        .I1(vt0_val_int_reg[5]),
        .I2(\vt2_val_int_reg_reg[6]_0 ),
        .I3(A01_fu_146_p2__0_carry__0_i_2__0_n_9),
        .O(A01_fu_146_p2__0_carry__0_i_6__0_n_9));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry__0_i_7__0
       (.I0(vt0_val_int_reg[5]),
        .I1(vt0_val_int_reg[4]),
        .I2(\vt2_val_int_reg_reg_n_9_[5] ),
        .I3(A01_fu_146_p2__0_carry__0_i_3__0_n_9),
        .O(A01_fu_146_p2__0_carry__0_i_7__0_n_9));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry__0_i_8__0
       (.I0(vt0_val_int_reg[4]),
        .I1(vt0_val_int_reg[3]),
        .I2(\vt2_val_int_reg_reg_n_9_[4] ),
        .I3(A01_fu_146_p2__0_carry__0_i_4__0_n_9),
        .O(A01_fu_146_p2__0_carry__0_i_8__0_n_9));
  CARRY4 A01_fu_146_p2__0_carry__1
       (.CI(A01_fu_146_p2__0_carry__0_n_9),
        .CO({NLW_A01_fu_146_p2__0_carry__1_CO_UNCONNECTED[3:2],A01_fu_146_p2__0_carry__1_n_11,A01_fu_146_p2__0_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,A01_fu_146_p2__0_carry__1_i_1__0_n_9,vt0_val_int_reg[7]}),
        .O({NLW_A01_fu_146_p2__0_carry__1_O_UNCONNECTED[3],A01_fu_146_p2[12],A01_fu_146_p2[9:8]}),
        .S({1'b0,1'b1,A01_fu_146_p2__0_carry__1_i_2__0_n_9,A01_fu_146_p2__0_carry__1_i_3__0_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2__0_carry__1_i_1__0
       (.I0(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2__0_carry__1_i_1__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2__0_carry__1_i_2__0
       (.I0(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2__0_carry__1_i_2__0_n_9));
  LUT3 #(
    .INIT(8'hDB)) 
    A01_fu_146_p2__0_carry__1_i_3__0
       (.I0(\vt2_val_int_reg_reg[7]_0 ),
        .I1(vt0_val_int_reg[6]),
        .I2(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2__0_carry__1_i_3__0_n_9));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry_i_1__0
       (.I0(vt0_val_int_reg[2]),
        .I1(vt0_val_int_reg[1]),
        .I2(\vt2_val_int_reg_reg_n_9_[2] ),
        .O(A01_fu_146_p2__0_carry_i_1__0_n_9));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry_i_2__0
       (.I0(vt0_val_int_reg[1]),
        .I1(vt0_val_int_reg[0]),
        .I2(\vt2_val_int_reg_reg_n_9_[1] ),
        .O(A01_fu_146_p2__0_carry_i_2__0_n_9));
  (* HLUTNM = "lutpair76" *) 
  LUT2 #(
    .INIT(4'hB)) 
    A01_fu_146_p2__0_carry_i_3__0
       (.I0(\vt2_val_int_reg_reg[0]_0 ),
        .I1(vt0_val_int_reg[0]),
        .O(A01_fu_146_p2__0_carry_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    A01_fu_146_p2__0_carry_i_4__0
       (.I0(vt0_val_int_reg[0]),
        .I1(\vt2_val_int_reg_reg[0]_0 ),
        .O(A01_fu_146_p2__0_carry_i_4__0_n_9));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry_i_5__0
       (.I0(vt0_val_int_reg[3]),
        .I1(vt0_val_int_reg[2]),
        .I2(\vt2_val_int_reg_reg_n_9_[3] ),
        .I3(A01_fu_146_p2__0_carry_i_1__0_n_9),
        .O(A01_fu_146_p2__0_carry_i_5__0_n_9));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry_i_6__0
       (.I0(vt0_val_int_reg[2]),
        .I1(vt0_val_int_reg[1]),
        .I2(\vt2_val_int_reg_reg_n_9_[2] ),
        .I3(A01_fu_146_p2__0_carry_i_2__0_n_9),
        .O(A01_fu_146_p2__0_carry_i_6__0_n_9));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry_i_7__0
       (.I0(vt0_val_int_reg[1]),
        .I1(vt0_val_int_reg[0]),
        .I2(\vt2_val_int_reg_reg_n_9_[1] ),
        .I3(A01_fu_146_p2__0_carry_i_3__0_n_9),
        .O(A01_fu_146_p2__0_carry_i_7__0_n_9));
  (* HLUTNM = "lutpair76" *) 
  LUT2 #(
    .INIT(4'h9)) 
    A01_fu_146_p2__0_carry_i_8__0
       (.I0(\vt2_val_int_reg_reg[0]_0 ),
        .I1(vt0_val_int_reg[0]),
        .O(A01_fu_146_p2__0_carry_i_8__0_n_9));
  FDRE \A01_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[0]),
        .Q(A01_reg_326[0]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[12]),
        .Q(A01_reg_326[12]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[1]),
        .Q(A01_reg_326[1]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[2]),
        .Q(A01_reg_326[2]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[3]),
        .Q(A01_reg_326[3]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[4]),
        .Q(A01_reg_326[4]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[5]),
        .Q(A01_reg_326[5]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[6]),
        .Q(A01_reg_326[6]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[7]),
        .Q(A01_reg_326[7]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[8]),
        .Q(A01_reg_326[8]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[9]),
        .Q(A01_reg_326[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3AFA0AFA3A0A0A0A)) 
    \GradientValuesX_reg_750[7]_i_1 
       (.I0(\GradientValuesX_reg_750_reg[7] ),
        .I1(tmp_12_fu_260_p4),
        .I2(\vm2_val_int_reg_reg[0]_0 ),
        .I3(ap_ce_reg_reg_0),
        .I4(\ap_return_int_reg[0]_i_2_n_9 ),
        .I5(ap_return_int_reg),
        .O(D));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry
       (.CI(1'b0),
        .CO({S00_2_fu_196_p2_carry_n_9,S00_2_fu_196_p2_carry_n_10,S00_2_fu_196_p2_carry_n_11,S00_2_fu_196_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry_i_1__0_n_9,S00_2_fu_196_p2_carry_i_2__0_n_9,S00_2_fu_196_p2_carry_i_3__0_n_9,add_ln90_reg_331_pp0_iter1_reg[1]}),
        .O({S00_2_fu_196_p2_carry_n_13,S00_2_fu_196_p2_carry_n_14,S00_2_fu_196_p2_carry_n_15,S00_2_fu_196_p2_carry_n_16}),
        .S({S00_2_fu_196_p2_carry_i_4__0_n_9,S00_2_fu_196_p2_carry_i_5__0_n_9,S00_2_fu_196_p2_carry_i_6__0_n_9,S00_2_fu_196_p2_carry_i_7__0_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__0
       (.CI(S00_2_fu_196_p2_carry_n_9),
        .CO({S00_2_fu_196_p2_carry__0_n_9,S00_2_fu_196_p2_carry__0_n_10,S00_2_fu_196_p2_carry__0_n_11,S00_2_fu_196_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry__0_i_1__0_n_9,S00_2_fu_196_p2_carry__0_i_2__0_n_9,S00_2_fu_196_p2_carry__0_i_3__0_n_9,S00_2_fu_196_p2_carry__0_i_4__0_n_9}),
        .O({S00_2_fu_196_p2_carry__0_n_13,S00_2_fu_196_p2_carry__0_n_14,S00_2_fu_196_p2_carry__0_n_15,S00_2_fu_196_p2_carry__0_n_16}),
        .S({S00_2_fu_196_p2_carry__0_i_5__0_n_9,S00_2_fu_196_p2_carry__0_i_6__0_n_9,S00_2_fu_196_p2_carry__0_i_7__0_n_9,S00_2_fu_196_p2_carry__0_i_8__0_n_9}));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_1__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .I1(A00_reg_336[7]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[7]),
        .O(S00_2_fu_196_p2_carry__0_i_1__0_n_9));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_2__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .I1(A00_reg_336[6]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[6]),
        .O(S00_2_fu_196_p2_carry__0_i_2__0_n_9));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_3__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .I1(A00_reg_336[5]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[5]),
        .O(S00_2_fu_196_p2_carry__0_i_3__0_n_9));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_4__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .I1(A00_reg_336[4]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[4]),
        .O(S00_2_fu_196_p2_carry__0_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_5__0
       (.I0(S00_2_fu_196_p2_carry__0_i_1__0_n_9),
        .I1(vb0_val_read_reg_305_pp0_iter1_reg[7]),
        .I2(A00_reg_336[8]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[8]),
        .O(S00_2_fu_196_p2_carry__0_i_5__0_n_9));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_6__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .I1(A00_reg_336[7]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[7]),
        .I3(S00_2_fu_196_p2_carry__0_i_2__0_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_6__0_n_9));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_7__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .I1(A00_reg_336[6]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[6]),
        .I3(S00_2_fu_196_p2_carry__0_i_3__0_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_7__0_n_9));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_8__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .I1(A00_reg_336[5]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[5]),
        .I3(S00_2_fu_196_p2_carry__0_i_4__0_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_8__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__1
       (.CI(S00_2_fu_196_p2_carry__0_n_9),
        .CO({S00_2_fu_196_p2_carry__1_n_9,S00_2_fu_196_p2_carry__1_n_10,S00_2_fu_196_p2_carry__1_n_11,S00_2_fu_196_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry__1_i_1__0_n_9,S00_2_fu_196_p2_carry__1_i_2__0_n_9,S00_2_fu_196_p2_carry__1_i_3__0_n_9,S00_2_fu_196_p2_carry__1_i_4__0_n_9}),
        .O({S00_2_fu_196_p2_carry__1_n_13,S00_2_fu_196_p2_carry__1_n_14,S00_2_fu_196_p2_carry__1_n_15,S00_2_fu_196_p2_carry__1_n_16}),
        .S({S00_2_fu_196_p2_carry__1_i_5__0_n_9,S00_2_fu_196_p2_carry__1_i_6__0_n_9,S00_2_fu_196_p2_carry__1_i_7__0_n_9,S00_2_fu_196_p2_carry__1_i_8__0_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_1__0
       (.I0(A00_reg_336[11]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[11]),
        .O(S00_2_fu_196_p2_carry__1_i_1__0_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_2__0
       (.I0(A00_reg_336[10]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[10]),
        .O(S00_2_fu_196_p2_carry__1_i_2__0_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_3__0
       (.I0(A00_reg_336[9]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[9]),
        .O(S00_2_fu_196_p2_carry__1_i_3__0_n_9));
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__1_i_4__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[7]),
        .I1(A00_reg_336[8]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[8]),
        .O(S00_2_fu_196_p2_carry__1_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_5__0
       (.I0(add_ln90_reg_331_pp0_iter1_reg[11]),
        .I1(A00_reg_336[11]),
        .I2(A00_reg_336[12]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[12]),
        .O(S00_2_fu_196_p2_carry__1_i_5__0_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_6__0
       (.I0(add_ln90_reg_331_pp0_iter1_reg[10]),
        .I1(A00_reg_336[10]),
        .I2(A00_reg_336[11]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[11]),
        .O(S00_2_fu_196_p2_carry__1_i_6__0_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_7__0
       (.I0(add_ln90_reg_331_pp0_iter1_reg[9]),
        .I1(A00_reg_336[9]),
        .I2(A00_reg_336[10]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[10]),
        .O(S00_2_fu_196_p2_carry__1_i_7__0_n_9));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    S00_2_fu_196_p2_carry__1_i_8__0
       (.I0(add_ln90_reg_331_pp0_iter1_reg[8]),
        .I1(A00_reg_336[8]),
        .I2(vb0_val_read_reg_305_pp0_iter1_reg[7]),
        .I3(A00_reg_336[9]),
        .I4(add_ln90_reg_331_pp0_iter1_reg[9]),
        .O(S00_2_fu_196_p2_carry__1_i_8__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__2
       (.CI(S00_2_fu_196_p2_carry__1_n_9),
        .CO({NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED[3:2],S00_2_fu_196_p2_carry__2_n_11,S00_2_fu_196_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,S00_2_fu_196_p2_carry__2_i_1__0_n_9,S00_2_fu_196_p2_carry__2_i_2__0_n_9}),
        .O({NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED[3],S00_2_fu_196_p2_carry__2_n_14,S00_2_fu_196_p2_carry__2_n_15,S00_2_fu_196_p2_carry__2_n_16}),
        .S({1'b0,S00_2_fu_196_p2_carry__2_i_3__0_n_9,S00_2_fu_196_p2_carry__2_i_4__0_n_9,S00_2_fu_196_p2_carry__2_i_5__0_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__2_i_1__0
       (.I0(A00_reg_336[13]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[13]),
        .O(S00_2_fu_196_p2_carry__2_i_1__0_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__2_i_2__0
       (.I0(A00_reg_336[12]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[12]),
        .O(S00_2_fu_196_p2_carry__2_i_2__0_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_3__0
       (.I0(add_ln90_reg_331_pp0_iter1_reg[14]),
        .I1(A00_reg_336[14]),
        .I2(A00_reg_336[15]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[15]),
        .O(S00_2_fu_196_p2_carry__2_i_3__0_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_4__0
       (.I0(add_ln90_reg_331_pp0_iter1_reg[13]),
        .I1(A00_reg_336[13]),
        .I2(A00_reg_336[14]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[14]),
        .O(S00_2_fu_196_p2_carry__2_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_5__0
       (.I0(add_ln90_reg_331_pp0_iter1_reg[12]),
        .I1(A00_reg_336[12]),
        .I2(A00_reg_336[13]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[13]),
        .O(S00_2_fu_196_p2_carry__2_i_5__0_n_9));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry_i_1__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .I1(A00_reg_336[3]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[3]),
        .O(S00_2_fu_196_p2_carry_i_1__0_n_9));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry_i_2__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(A00_reg_336[2]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[2]),
        .O(S00_2_fu_196_p2_carry_i_2__0_n_9));
  (* HLUTNM = "lutpair77" *) 
  LUT2 #(
    .INIT(4'hB)) 
    S00_2_fu_196_p2_carry_i_3__0
       (.I0(A00_reg_336[1]),
        .I1(vb0_val_read_reg_305_pp0_iter1_reg[0]),
        .O(S00_2_fu_196_p2_carry_i_3__0_n_9));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_4__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .I1(A00_reg_336[4]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[4]),
        .I3(S00_2_fu_196_p2_carry_i_1__0_n_9),
        .O(S00_2_fu_196_p2_carry_i_4__0_n_9));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_5__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .I1(A00_reg_336[3]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[3]),
        .I3(S00_2_fu_196_p2_carry_i_2__0_n_9),
        .O(S00_2_fu_196_p2_carry_i_5__0_n_9));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_6__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(A00_reg_336[2]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[2]),
        .I3(S00_2_fu_196_p2_carry_i_3__0_n_9),
        .O(S00_2_fu_196_p2_carry_i_6__0_n_9));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'h96)) 
    S00_2_fu_196_p2_carry_i_7__0
       (.I0(A00_reg_336[1]),
        .I1(vb0_val_read_reg_305_pp0_iter1_reg[0]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[1]),
        .O(S00_2_fu_196_p2_carry_i_7__0_n_9));
  FDRE \S00_2_reg_346_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__1_n_15),
        .Q(S00_2_reg_346[10]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__1_n_14),
        .Q(S00_2_reg_346[11]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__1_n_13),
        .Q(S00_2_reg_346[12]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__2_n_16),
        .Q(S00_2_reg_346[13]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__2_n_15),
        .Q(S00_2_reg_346[14]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__2_n_14),
        .Q(S00_2_reg_346[15]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry_n_16),
        .Q(S00_2_reg_346[1]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry_n_15),
        .Q(S00_2_reg_346[2]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry_n_14),
        .Q(S00_2_reg_346[3]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry_n_13),
        .Q(S00_2_reg_346[4]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__0_n_16),
        .Q(S00_2_reg_346[5]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__0_n_15),
        .Q(S00_2_reg_346[6]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__0_n_14),
        .Q(S00_2_reg_346[7]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__0_n_13),
        .Q(S00_2_reg_346[8]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__1_n_16),
        .Q(S00_2_reg_346[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln155_3_fu_144_p2_carry__0_i_1__0
       (.I0(\vt2_val_int_reg_reg[6]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .I2(\add_ln155_3_reg_354_reg[11] [3]),
        .O(DI[3]));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln155_3_fu_144_p2_carry__0_i_2__0
       (.I0(\vt2_val_int_reg_reg_n_9_[5] ),
        .I1(\vt2_val_int_reg_reg_n_9_[3] ),
        .I2(\add_ln155_3_reg_354_reg[11] [2]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln155_3_fu_144_p2_carry__0_i_3__0
       (.I0(\vt2_val_int_reg_reg_n_9_[4] ),
        .I1(\vt2_val_int_reg_reg_n_9_[2] ),
        .I2(\add_ln155_3_reg_354_reg[11] [1]),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'h69)) 
    add_ln155_3_fu_144_p2_carry__0_i_4__0
       (.I0(\vt2_val_int_reg_reg_n_9_[2] ),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .I2(\add_ln155_3_reg_354_reg[11] [1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln155_3_fu_144_p2_carry__0_i_5__0
       (.I0(\add_ln155_3_reg_354_reg[11] [3]),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .I2(\vt2_val_int_reg_reg[6]_0 ),
        .I3(\vt2_val_int_reg_reg_n_9_[5] ),
        .I4(\vt2_val_int_reg_reg[7]_0 ),
        .I5(\add_ln155_3_reg_354_reg[11] [4]),
        .O(\vt1_val_int_reg_reg[3] [3]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln155_3_fu_144_p2_carry__0_i_6__0
       (.I0(\add_ln155_3_reg_354_reg[11] [2]),
        .I1(\vt2_val_int_reg_reg_n_9_[3] ),
        .I2(\vt2_val_int_reg_reg_n_9_[5] ),
        .I3(\vt2_val_int_reg_reg_n_9_[4] ),
        .I4(\vt2_val_int_reg_reg[6]_0 ),
        .I5(\add_ln155_3_reg_354_reg[11] [3]),
        .O(\vt1_val_int_reg_reg[3] [2]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln155_3_fu_144_p2_carry__0_i_7__0
       (.I0(\add_ln155_3_reg_354_reg[11] [1]),
        .I1(\vt2_val_int_reg_reg_n_9_[2] ),
        .I2(\vt2_val_int_reg_reg_n_9_[4] ),
        .I3(\vt2_val_int_reg_reg_n_9_[3] ),
        .I4(\vt2_val_int_reg_reg_n_9_[5] ),
        .I5(\add_ln155_3_reg_354_reg[11] [2]),
        .O(\vt1_val_int_reg_reg[3] [1]));
  LUT5 #(
    .INIT(32'h69966969)) 
    add_ln155_3_fu_144_p2_carry__0_i_8__0
       (.I0(\vt2_val_int_reg_reg_n_9_[2] ),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .I2(\add_ln155_3_reg_354_reg[11] [1]),
        .I3(\vt2_val_int_reg_reg_n_9_[3] ),
        .I4(\vt2_val_int_reg_reg_n_9_[1] ),
        .O(\vt1_val_int_reg_reg[3] [0]));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln155_3_fu_144_p2_carry__1_i_3__0
       (.I0(\vt2_val_int_reg_reg[7]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[5] ),
        .I2(\add_ln155_3_reg_354_reg[11] [4]),
        .O(\vt2_val_int_reg_reg[7]_1 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    add_ln155_3_fu_144_p2_carry__1_i_6__0
       (.I0(\vt2_val_int_reg_reg[6]_0 ),
        .I1(\add_ln155_3_reg_354_reg[11] [5]),
        .I2(\vt2_val_int_reg_reg[7]_0 ),
        .I3(\add_ln155_3_reg_354_reg[11] [6]),
        .O(\vt2_val_int_reg_reg[6]_1 [1]));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    add_ln155_3_fu_144_p2_carry__1_i_7__0
       (.I0(\add_ln155_3_reg_354_reg[11] [4]),
        .I1(\vt2_val_int_reg_reg_n_9_[5] ),
        .I2(\vt2_val_int_reg_reg[7]_0 ),
        .I3(\vt2_val_int_reg_reg[6]_0 ),
        .I4(\add_ln155_3_reg_354_reg[11] [5]),
        .O(\vt2_val_int_reg_reg[6]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    add_ln155_3_fu_144_p2_carry_i_1__0
       (.I0(\vt2_val_int_reg_reg_n_9_[3] ),
        .I1(\vt2_val_int_reg_reg_n_9_[1] ),
        .I2(\add_ln155_3_reg_354_reg[11] [0]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln155_3_fu_144_p2_carry_i_2__0
       (.I0(\vt2_val_int_reg_reg[0]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[2] ),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln155_3_fu_144_p2_carry_i_3__0
       (.I0(\vt2_val_int_reg_reg_n_9_[1] ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[13]_i_2 
       (.I0(tmp311_fu_126_p2__0[11]),
        .I1(zext_ln78_fu_98_p1[10]),
        .O(\add_ln90_reg_331[13]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[5]_i_2 
       (.I0(tmp311_fu_126_p2__0[4]),
        .I1(zext_ln78_fu_98_p1[5]),
        .O(\add_ln90_reg_331[5]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[5]_i_3 
       (.I0(tmp311_fu_126_p2__0[3]),
        .I1(zext_ln78_fu_98_p1[4]),
        .O(\add_ln90_reg_331[5]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[5]_i_4 
       (.I0(tmp311_fu_126_p2__0[2]),
        .I1(zext_ln78_fu_98_p1[3]),
        .O(\add_ln90_reg_331[5]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[9]_i_2 
       (.I0(tmp311_fu_126_p2__0[11]),
        .I1(zext_ln78_fu_98_p1[9]),
        .O(\add_ln90_reg_331[9]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[9]_i_3 
       (.I0(tmp311_fu_126_p2__0[7]),
        .I1(zext_ln78_fu_98_p1[8]),
        .O(\add_ln90_reg_331[9]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[9]_i_4 
       (.I0(tmp311_fu_126_p2__0[6]),
        .I1(zext_ln78_fu_98_p1[7]),
        .O(\add_ln90_reg_331[9]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[9]_i_5 
       (.I0(tmp311_fu_126_p2__0[5]),
        .I1(zext_ln78_fu_98_p1[6]),
        .O(\add_ln90_reg_331[9]_i_5_n_9 ));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[10] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[11] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[12] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[13] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[14] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[14]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[15] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[15]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[1] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[2] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[3] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[4] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[5] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[6] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[7] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[8] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[9] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[9]),
        .Q(\add_ln90_reg_331_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[10]),
        .Q(\add_ln90_reg_331_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[11]),
        .Q(\add_ln90_reg_331_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[12]),
        .Q(\add_ln90_reg_331_reg_n_9_[13] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[13]_i_1__0 
       (.CI(\add_ln90_reg_331_reg[9]_i_1__0_n_9 ),
        .CO({\add_ln90_reg_331_reg[13]_i_1__0_n_9 ,\add_ln90_reg_331_reg[13]_i_1__0_n_10 ,\add_ln90_reg_331_reg[13]_i_1__0_n_11 ,\add_ln90_reg_331_reg[13]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln78_fu_98_p1[10]}),
        .O(p_0_in[12:9]),
        .S({tmp311_fu_126_p2__0[11],tmp311_fu_126_p2__0[11],tmp311_fu_126_p2__0[11],\add_ln90_reg_331[13]_i_2_n_9 }));
  FDRE \add_ln90_reg_331_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[13]),
        .Q(\add_ln90_reg_331_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[14]),
        .Q(\add_ln90_reg_331_reg_n_9_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[15]_i_1__0 
       (.CI(\add_ln90_reg_331_reg[13]_i_1__0_n_9 ),
        .CO({\NLW_add_ln90_reg_331_reg[15]_i_1__0_CO_UNCONNECTED [3:1],\add_ln90_reg_331_reg[15]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln90_reg_331_reg[15]_i_1__0_O_UNCONNECTED [3:2],p_0_in[14:13]}),
        .S({1'b0,1'b0,tmp311_fu_126_p2__0[11],tmp311_fu_126_p2__0[11]}));
  FDRE \add_ln90_reg_331_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp311_fu_126_p2),
        .Q(\add_ln90_reg_331_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[1]),
        .Q(\add_ln90_reg_331_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[2]),
        .Q(\add_ln90_reg_331_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[3]),
        .Q(\add_ln90_reg_331_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[4]),
        .Q(\add_ln90_reg_331_reg_n_9_[5] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\add_ln90_reg_331_reg[5]_i_1__0_n_9 ,\add_ln90_reg_331_reg[5]_i_1__0_n_10 ,\add_ln90_reg_331_reg[5]_i_1__0_n_11 ,\add_ln90_reg_331_reg[5]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({tmp311_fu_126_p2__0[4:2],1'b0}),
        .O(p_0_in[4:1]),
        .S({\add_ln90_reg_331[5]_i_2_n_9 ,\add_ln90_reg_331[5]_i_3_n_9 ,\add_ln90_reg_331[5]_i_4_n_9 ,tmp311_fu_126_p2__0[1]}));
  FDRE \add_ln90_reg_331_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[5]),
        .Q(\add_ln90_reg_331_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[6]),
        .Q(\add_ln90_reg_331_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[7]),
        .Q(\add_ln90_reg_331_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[8]),
        .Q(\add_ln90_reg_331_reg_n_9_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[9]_i_1__0 
       (.CI(\add_ln90_reg_331_reg[5]_i_1__0_n_9 ),
        .CO({\add_ln90_reg_331_reg[9]_i_1__0_n_9 ,\add_ln90_reg_331_reg[9]_i_1__0_n_10 ,\add_ln90_reg_331_reg[9]_i_1__0_n_11 ,\add_ln90_reg_331_reg[9]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({zext_ln78_fu_98_p1[9],tmp311_fu_126_p2__0[7:5]}),
        .O(p_0_in[8:5]),
        .S({\add_ln90_reg_331[9]_i_2_n_9 ,\add_ln90_reg_331[9]_i_3_n_9 ,\add_ln90_reg_331[9]_i_4_n_9 ,\add_ln90_reg_331[9]_i_5_n_9 }));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm2_val_int_reg_reg[0]_0 ),
        .Q(ap_ce_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0ACA)) 
    \ap_return_0_int_reg[7]_i_1 
       (.I0(ap_return_int_reg),
        .I1(\ap_return_int_reg[0]_i_2_n_9 ),
        .I2(ap_ce_reg_reg_0),
        .I3(tmp_12_fu_260_p4),
        .O(\ap_return_int_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_int_reg[0]_i_1 
       (.I0(\ap_return_int_reg[0]_i_2_n_9 ),
        .I1(tmp_12_fu_260_p4),
        .O(select_ln99_fu_290_p3));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_return_int_reg[0]_i_2 
       (.I0(\ap_return_int_reg[0]_i_3_n_9 ),
        .I1(tmp_12_fu_260_p4__0[5]),
        .I2(tmp_12_fu_260_p4__0[6]),
        .I3(tmp_12_fu_260_p4__0[3]),
        .I4(tmp_12_fu_260_p4__0[4]),
        .O(\ap_return_int_reg[0]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFBE)) 
    \ap_return_int_reg[0]_i_3 
       (.I0(tmp_12_fu_260_p4__0[0]),
        .I1(trunc_ln88_reg_351),
        .I2(vb2_val_read_reg_298_pp0_iter2_reg[0]),
        .I3(tmp_12_fu_260_p4__0[2]),
        .I4(tmp_12_fu_260_p4__0[1]),
        .O(\ap_return_int_reg[0]_i_3_n_9 ));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(select_ln99_fu_290_p3),
        .Q(ap_return_int_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    temp_g_2_fu_213_p2__1_carry_i_10__0
       (.I0(vb0_val_read_reg_305[2]),
        .I1(temp_g_2_fu_213_p2__1_carry_i_4__0),
        .O(\vb0_val_read_reg_305_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_2_fu_213_p2__1_carry_i_12__0
       (.I0(vb0_val_read_reg_305[2]),
        .I1(temp_g_2_fu_213_p2__1_carry_i_4__0),
        .O(\vb0_val_read_reg_305_reg[2]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_237_p2__1_carry
       (.CI(1'b0),
        .CO({temp_g_fu_237_p2__1_carry_n_9,temp_g_fu_237_p2__1_carry_n_10,temp_g_fu_237_p2__1_carry_n_11,temp_g_fu_237_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_237_p2__1_carry_i_1_n_9,temp_g_fu_237_p2__1_carry_i_2_n_9,tmp29_cast4_fu_216_p1[1],trunc_ln88_reg_351}),
        .O(NLW_temp_g_fu_237_p2__1_carry_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_237_p2__1_carry_i_3_n_9,temp_g_fu_237_p2__1_carry_i_4_n_9,temp_g_fu_237_p2__1_carry_i_5_n_9,temp_g_fu_237_p2__1_carry_i_6_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_237_p2__1_carry__0
       (.CI(temp_g_fu_237_p2__1_carry_n_9),
        .CO({temp_g_fu_237_p2__1_carry__0_n_9,temp_g_fu_237_p2__1_carry__0_n_10,temp_g_fu_237_p2__1_carry__0_n_11,temp_g_fu_237_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_237_p2__1_carry__0_i_1_n_9,temp_g_fu_237_p2__1_carry__0_i_2_n_9,temp_g_fu_237_p2__1_carry__0_i_3_n_9,temp_g_fu_237_p2__1_carry__0_i_4_n_9}),
        .O(NLW_temp_g_fu_237_p2__1_carry__0_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_237_p2__1_carry__0_i_5_n_9,temp_g_fu_237_p2__1_carry__0_i_6_n_9,temp_g_fu_237_p2__1_carry__0_i_7_n_9,temp_g_fu_237_p2__1_carry__0_i_8_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__1_carry__0_i_1
       (.I0(S00_2_reg_346[6]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .I2(tmp29_cast4_fu_216_p1[6]),
        .O(temp_g_fu_237_p2__1_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__1_carry__0_i_2
       (.I0(S00_2_reg_346[5]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .I2(tmp29_cast4_fu_216_p1[5]),
        .O(temp_g_fu_237_p2__1_carry__0_i_2_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__1_carry__0_i_3
       (.I0(S00_2_reg_346[4]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .I2(tmp29_cast4_fu_216_p1[4]),
        .O(temp_g_fu_237_p2__1_carry__0_i_3_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__1_carry__0_i_4
       (.I0(S00_2_reg_346[3]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .I2(tmp29_cast4_fu_216_p1[3]),
        .O(temp_g_fu_237_p2__1_carry__0_i_4_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_237_p2__1_carry__0_i_5
       (.I0(tmp29_cast4_fu_216_p1[6]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .I2(S00_2_reg_346[6]),
        .I3(tmp29_cast4_fu_216_p1[7]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[7]),
        .I5(S00_2_reg_346[7]),
        .O(temp_g_fu_237_p2__1_carry__0_i_5_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_237_p2__1_carry__0_i_6
       (.I0(tmp29_cast4_fu_216_p1[5]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .I2(S00_2_reg_346[5]),
        .I3(tmp29_cast4_fu_216_p1[6]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .I5(S00_2_reg_346[6]),
        .O(temp_g_fu_237_p2__1_carry__0_i_6_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_237_p2__1_carry__0_i_7
       (.I0(tmp29_cast4_fu_216_p1[4]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .I2(S00_2_reg_346[4]),
        .I3(tmp29_cast4_fu_216_p1[5]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .I5(S00_2_reg_346[5]),
        .O(temp_g_fu_237_p2__1_carry__0_i_7_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_237_p2__1_carry__0_i_8
       (.I0(tmp29_cast4_fu_216_p1[3]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .I2(S00_2_reg_346[3]),
        .I3(tmp29_cast4_fu_216_p1[4]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .I5(S00_2_reg_346[4]),
        .O(temp_g_fu_237_p2__1_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_237_p2__1_carry__1
       (.CI(temp_g_fu_237_p2__1_carry__0_n_9),
        .CO({temp_g_fu_237_p2__1_carry__1_n_9,temp_g_fu_237_p2__1_carry__1_n_10,temp_g_fu_237_p2__1_carry__1_n_11,temp_g_fu_237_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,S00_2_reg_346[10],temp_g_fu_237_p2__1_carry__1_i_1_n_9,temp_g_fu_237_p2__1_carry__1_i_2_n_9}),
        .O(tmp_12_fu_260_p4__0[3:0]),
        .S({S00_2_reg_346[11],temp_g_fu_237_p2__1_carry__1_i_3_n_9,temp_g_fu_237_p2__1_carry__1_i_4_n_9,temp_g_fu_237_p2__1_carry__1_i_5_n_9}));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_237_p2__1_carry__1_i_1
       (.I0(S00_2_reg_346[8]),
        .I1(tmp29_cast4_fu_216_p1[8]),
        .O(temp_g_fu_237_p2__1_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__1_carry__1_i_2
       (.I0(S00_2_reg_346[7]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[7]),
        .I2(tmp29_cast4_fu_216_p1[7]),
        .O(temp_g_fu_237_p2__1_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'h78)) 
    temp_g_fu_237_p2__1_carry__1_i_3
       (.I0(tmp29_cast4_fu_216_p1[9]),
        .I1(S00_2_reg_346[9]),
        .I2(S00_2_reg_346[10]),
        .O(temp_g_fu_237_p2__1_carry__1_i_3_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    temp_g_fu_237_p2__1_carry__1_i_4
       (.I0(tmp29_cast4_fu_216_p1[8]),
        .I1(S00_2_reg_346[8]),
        .I2(S00_2_reg_346[9]),
        .I3(tmp29_cast4_fu_216_p1[9]),
        .O(temp_g_fu_237_p2__1_carry__1_i_4_n_9));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    temp_g_fu_237_p2__1_carry__1_i_5
       (.I0(tmp29_cast4_fu_216_p1[7]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[7]),
        .I2(S00_2_reg_346[7]),
        .I3(S00_2_reg_346[8]),
        .I4(tmp29_cast4_fu_216_p1[8]),
        .O(temp_g_fu_237_p2__1_carry__1_i_5_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_237_p2__1_carry__2
       (.CI(temp_g_fu_237_p2__1_carry__1_n_9),
        .CO({NLW_temp_g_fu_237_p2__1_carry__2_CO_UNCONNECTED[3],temp_g_fu_237_p2__1_carry__2_n_10,temp_g_fu_237_p2__1_carry__2_n_11,temp_g_fu_237_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_12_fu_260_p4,tmp_12_fu_260_p4__0[6:4]}),
        .S(S00_2_reg_346[15:12]));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__1_carry_i_1
       (.I0(S00_2_reg_346[2]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I2(tmp29_cast4_fu_216_p1[2]),
        .O(temp_g_fu_237_p2__1_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_237_p2__1_carry_i_2
       (.I0(tmp29_cast4_fu_216_p1[2]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I2(S00_2_reg_346[2]),
        .O(temp_g_fu_237_p2__1_carry_i_2_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_237_p2__1_carry_i_3
       (.I0(tmp29_cast4_fu_216_p1[2]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I2(S00_2_reg_346[2]),
        .I3(tmp29_cast4_fu_216_p1[3]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .I5(S00_2_reg_346[3]),
        .O(temp_g_fu_237_p2__1_carry_i_3_n_9));
  LUT5 #(
    .INIT(32'h69969696)) 
    temp_g_fu_237_p2__1_carry_i_4
       (.I0(S00_2_reg_346[2]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I2(tmp29_cast4_fu_216_p1[2]),
        .I3(S00_2_reg_346[1]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[1]),
        .O(temp_g_fu_237_p2__1_carry_i_4_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_237_p2__1_carry_i_5
       (.I0(vb2_val_read_reg_298_pp0_iter2_reg[1]),
        .I1(S00_2_reg_346[1]),
        .I2(tmp29_cast4_fu_216_p1[1]),
        .O(temp_g_fu_237_p2__1_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_fu_237_p2__1_carry_i_6
       (.I0(trunc_ln88_reg_351),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[0]),
        .O(temp_g_fu_237_p2__1_carry_i_6_n_9));
  CARRY4 tmp311_fu_126_p2_carry
       (.CI(1'b0),
        .CO({tmp311_fu_126_p2_carry_n_9,tmp311_fu_126_p2_carry_n_10,tmp311_fu_126_p2_carry_n_11,tmp311_fu_126_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI(zext_ln78_fu_98_p1[6:3]),
        .O({tmp311_fu_126_p2__0[3:1],tmp311_fu_126_p2}),
        .S({tmp311_fu_126_p2_carry_i_1__0_n_9,tmp311_fu_126_p2_carry_i_2__0_n_9,tmp311_fu_126_p2_carry_i_3__0_n_9,tmp311_fu_126_p2_carry_i_4__0_n_9}));
  CARRY4 tmp311_fu_126_p2_carry__0
       (.CI(tmp311_fu_126_p2_carry_n_9),
        .CO({tmp311_fu_126_p2_carry__0_n_9,tmp311_fu_126_p2_carry__0_n_10,tmp311_fu_126_p2_carry__0_n_11,tmp311_fu_126_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(zext_ln78_fu_98_p1[10:7]),
        .O(tmp311_fu_126_p2__0[7:4]),
        .S({tmp311_fu_126_p2_carry__0_i_1__0_n_9,tmp311_fu_126_p2_carry__0_i_2__0_n_9,tmp311_fu_126_p2_carry__0_i_3__0_n_9,tmp311_fu_126_p2_carry__0_i_4__0_n_9}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry__0_i_1__0
       (.I0(zext_ln78_fu_98_p1[10]),
        .I1(vm0_val_int_reg[7]),
        .O(tmp311_fu_126_p2_carry__0_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry__0_i_2__0
       (.I0(zext_ln78_fu_98_p1[9]),
        .I1(vm0_val_int_reg[6]),
        .O(tmp311_fu_126_p2_carry__0_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry__0_i_3__0
       (.I0(zext_ln78_fu_98_p1[8]),
        .I1(vm0_val_int_reg[5]),
        .O(tmp311_fu_126_p2_carry__0_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry__0_i_4__0
       (.I0(zext_ln78_fu_98_p1[7]),
        .I1(vm0_val_int_reg[4]),
        .O(tmp311_fu_126_p2_carry__0_i_4__0_n_9));
  CARRY4 tmp311_fu_126_p2_carry__1
       (.CI(tmp311_fu_126_p2_carry__0_n_9),
        .CO(NLW_tmp311_fu_126_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp311_fu_126_p2_carry__1_O_UNCONNECTED[3:1],tmp311_fu_126_p2__0[11]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry_i_1__0
       (.I0(zext_ln78_fu_98_p1[6]),
        .I1(vm0_val_int_reg[3]),
        .O(tmp311_fu_126_p2_carry_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry_i_2__0
       (.I0(zext_ln78_fu_98_p1[5]),
        .I1(vm0_val_int_reg[2]),
        .O(tmp311_fu_126_p2_carry_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry_i_3__0
       (.I0(zext_ln78_fu_98_p1[4]),
        .I1(vm0_val_int_reg[1]),
        .O(tmp311_fu_126_p2_carry_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry_i_4__0
       (.I0(zext_ln78_fu_98_p1[3]),
        .I1(vm0_val_int_reg[0]),
        .O(tmp311_fu_126_p2_carry_i_4__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[3]_i_2 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[3]),
        .O(\tmp3_reg_341[3]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[3]_i_3 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[2]),
        .O(\tmp3_reg_341[3]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[3]_i_4 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[1]),
        .O(\tmp3_reg_341[3]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[3]_i_5 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[0]),
        .O(\tmp3_reg_341[3]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[7]_i_2 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[7]),
        .O(\tmp3_reg_341[7]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[7]_i_3 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[6]),
        .O(\tmp3_reg_341[7]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[7]_i_4 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[5]),
        .O(\tmp3_reg_341[7]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[7]_i_5 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[4]),
        .O(\tmp3_reg_341[7]_i_5_n_9 ));
  FDRE \tmp3_reg_341_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[0]),
        .Q(tmp29_cast4_fu_216_p1[1]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[1]),
        .Q(tmp29_cast4_fu_216_p1[2]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[2]),
        .Q(tmp29_cast4_fu_216_p1[3]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[3]),
        .Q(tmp29_cast4_fu_216_p1[4]),
        .R(1'b0));
  CARRY4 \tmp3_reg_341_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\tmp3_reg_341_reg[3]_i_1__0_n_9 ,\tmp3_reg_341_reg[3]_i_1__0_n_10 ,\tmp3_reg_341_reg[3]_i_1__0_n_11 ,\tmp3_reg_341_reg[3]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI(vb2_val_read_reg_298_pp0_iter1_reg[3:0]),
        .O(tmp3_fu_186_p2[3:0]),
        .S({\tmp3_reg_341[3]_i_2_n_9 ,\tmp3_reg_341[3]_i_3_n_9 ,\tmp3_reg_341[3]_i_4_n_9 ,\tmp3_reg_341[3]_i_5_n_9 }));
  FDRE \tmp3_reg_341_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[4]),
        .Q(tmp29_cast4_fu_216_p1[5]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[5]),
        .Q(tmp29_cast4_fu_216_p1[6]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[6]),
        .Q(tmp29_cast4_fu_216_p1[7]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[7]),
        .Q(tmp29_cast4_fu_216_p1[8]),
        .R(1'b0));
  CARRY4 \tmp3_reg_341_reg[7]_i_1__0 
       (.CI(\tmp3_reg_341_reg[3]_i_1__0_n_9 ),
        .CO({\tmp3_reg_341_reg[7]_i_1__0_n_9 ,\tmp3_reg_341_reg[7]_i_1__0_n_10 ,\tmp3_reg_341_reg[7]_i_1__0_n_11 ,\tmp3_reg_341_reg[7]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI(vb2_val_read_reg_298_pp0_iter1_reg[7:4]),
        .O(tmp3_fu_186_p2[7:4]),
        .S({\tmp3_reg_341[7]_i_2_n_9 ,\tmp3_reg_341[7]_i_3_n_9 ,\tmp3_reg_341[7]_i_4_n_9 ,\tmp3_reg_341[7]_i_5_n_9 }));
  FDRE \tmp3_reg_341_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[8]),
        .Q(tmp29_cast4_fu_216_p1[9]),
        .R(1'b0));
  CARRY4 \tmp3_reg_341_reg[8]_i_1__0 
       (.CI(\tmp3_reg_341_reg[7]_i_1__0_n_9 ),
        .CO({\NLW_tmp3_reg_341_reg[8]_i_1__0_CO_UNCONNECTED [3:1],tmp3_fu_186_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp3_reg_341_reg[8]_i_1__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \trunc_ln80_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vm0_val_int_reg[0]),
        .Q(trunc_ln80_reg_316[0]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vm0_val_int_reg[1]),
        .Q(trunc_ln80_reg_316[1]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vm0_val_int_reg[2]),
        .Q(trunc_ln80_reg_316[2]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vm0_val_int_reg[3]),
        .Q(trunc_ln80_reg_316[3]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vm0_val_int_reg[4]),
        .Q(trunc_ln80_reg_316[4]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vm0_val_int_reg[5]),
        .Q(trunc_ln80_reg_316[5]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vm0_val_int_reg[6]),
        .Q(trunc_ln80_reg_316[6]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vm0_val_int_reg[7]),
        .Q(trunc_ln80_reg_316[7]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_reg_336[0]),
        .Q(trunc_ln88_reg_351),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [0]),
        .Q(vb0_val_int_reg[0]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [1]),
        .Q(vb0_val_int_reg[1]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [2]),
        .Q(vb0_val_int_reg[2]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [3]),
        .Q(vb0_val_int_reg[3]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [4]),
        .Q(vb0_val_int_reg[4]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [5]),
        .Q(vb0_val_int_reg[5]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [6]),
        .Q(vb0_val_int_reg[6]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [7]),
        .Q(vb0_val_int_reg[7]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_read_reg_305[0]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_read_reg_305[1]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_read_reg_305[2]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_read_reg_305[3]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_read_reg_305[4]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_read_reg_305[5]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_read_reg_305[6]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_read_reg_305[7]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_int_reg[0]),
        .Q(vb0_val_read_reg_305[0]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_int_reg[1]),
        .Q(vb0_val_read_reg_305[1]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_int_reg[2]),
        .Q(vb0_val_read_reg_305[2]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_int_reg[3]),
        .Q(vb0_val_read_reg_305[3]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_int_reg[4]),
        .Q(vb0_val_read_reg_305[4]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_int_reg[5]),
        .Q(vb0_val_read_reg_305[5]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_int_reg[6]),
        .Q(vb0_val_read_reg_305[6]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_int_reg[7]),
        .Q(vb0_val_read_reg_305[7]),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[0]),
        .Q(\vb2_val_int_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[1]),
        .Q(\vb2_val_int_reg_reg[1]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[2]),
        .Q(\vb2_val_int_reg_reg[2]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[3]),
        .Q(\vb2_val_int_reg_reg[3]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[4]),
        .Q(\vb2_val_int_reg_reg[4]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[5]),
        .Q(\vb2_val_int_reg_reg[5]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[6]),
        .Q(\vb2_val_int_reg_reg[6]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[7]),
        .Q(\vb2_val_int_reg_reg[7]_0 ),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298[0]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298[1]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298[2]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298[3]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298[4]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298[5]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298[6]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298[7]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vb2_val_int_reg_reg[0]_0 ),
        .Q(vb2_val_read_reg_298[0]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vb2_val_int_reg_reg[1]_0 ),
        .Q(vb2_val_read_reg_298[1]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vb2_val_int_reg_reg[2]_0 ),
        .Q(vb2_val_read_reg_298[2]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vb2_val_int_reg_reg[3]_0 ),
        .Q(vb2_val_read_reg_298[3]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vb2_val_int_reg_reg[4]_0 ),
        .Q(vb2_val_read_reg_298[4]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vb2_val_int_reg_reg[5]_0 ),
        .Q(vb2_val_read_reg_298[5]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vb2_val_int_reg_reg[6]_0 ),
        .Q(vb2_val_read_reg_298[6]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vb2_val_int_reg_reg[7]_0 ),
        .Q(vb2_val_read_reg_298[7]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [0]),
        .Q(vm0_val_int_reg[0]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [1]),
        .Q(vm0_val_int_reg[1]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [2]),
        .Q(vm0_val_int_reg[2]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [3]),
        .Q(vm0_val_int_reg[3]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [4]),
        .Q(vm0_val_int_reg[4]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [5]),
        .Q(vm0_val_int_reg[5]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [6]),
        .Q(vm0_val_int_reg[6]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [7]),
        .Q(vm0_val_int_reg[7]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [0]),
        .Q(zext_ln78_fu_98_p1[3]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [1]),
        .Q(zext_ln78_fu_98_p1[4]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [2]),
        .Q(zext_ln78_fu_98_p1[5]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [3]),
        .Q(zext_ln78_fu_98_p1[6]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [4]),
        .Q(zext_ln78_fu_98_p1[7]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [5]),
        .Q(zext_ln78_fu_98_p1[8]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [6]),
        .Q(zext_ln78_fu_98_p1[9]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [7]),
        .Q(zext_ln78_fu_98_p1[10]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [0]),
        .Q(vt0_val_int_reg[0]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [1]),
        .Q(vt0_val_int_reg[1]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [2]),
        .Q(vt0_val_int_reg[2]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [3]),
        .Q(vt0_val_int_reg[3]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [4]),
        .Q(vt0_val_int_reg[4]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [5]),
        .Q(vt0_val_int_reg[5]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [6]),
        .Q(vt0_val_int_reg[6]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [7]),
        .Q(vt0_val_int_reg[7]),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [0]),
        .Q(\vt2_val_int_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [1]),
        .Q(\vt2_val_int_reg_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [2]),
        .Q(\vt2_val_int_reg_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [3]),
        .Q(\vt2_val_int_reg_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [4]),
        .Q(\vt2_val_int_reg_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [5]),
        .Q(\vt2_val_int_reg_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [6]),
        .Q(\vt2_val_int_reg_reg[6]_0 ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [7]),
        .Q(\vt2_val_int_reg_reg[7]_0 ),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vt2_val_read_reg_311[0]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vt2_val_read_reg_311[1]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vt2_val_read_reg_311[2]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vt2_val_read_reg_311[3]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vt2_val_read_reg_311[4]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vt2_val_read_reg_311[5]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vt2_val_read_reg_311[6]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vt2_val_read_reg_311[7]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vt2_val_int_reg_reg[0]_0 ),
        .Q(vt2_val_read_reg_311[0]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vt2_val_int_reg_reg_n_9_[1] ),
        .Q(vt2_val_read_reg_311[1]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vt2_val_int_reg_reg_n_9_[2] ),
        .Q(vt2_val_read_reg_311[2]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vt2_val_int_reg_reg_n_9_[3] ),
        .Q(vt2_val_read_reg_311[3]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vt2_val_int_reg_reg_n_9_[4] ),
        .Q(vt2_val_read_reg_311[4]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vt2_val_int_reg_reg_n_9_[5] ),
        .Q(vt2_val_read_reg_311[5]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vt2_val_int_reg_reg[6]_0 ),
        .Q(vt2_val_read_reg_311[6]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vt2_val_int_reg_reg[7]_0 ),
        .Q(vt2_val_read_reg_311[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFGradientY_16_0_s" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s
   (\trunc_ln162_reg_369_reg[7]_0 ,
    \temp_g_2_reg_364_reg[8]_0 ,
    \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0 ,
    \add_ln168_reg_379_reg[7]_0 ,
    \add_ln168_reg_379_reg[6]_0 ,
    \add_ln168_reg_379_reg[5]_0 ,
    \add_ln168_reg_379_reg[4]_0 ,
    \add_ln168_reg_379_reg[3]_0 ,
    \add_ln168_reg_379_reg[2]_0 ,
    \add_ln168_reg_379_reg[1]_0 ,
    \add_ln166_2_reg_374_reg[0]_0 ,
    ap_clk,
    DI,
    S,
    \add_ln166_2_reg_374_reg[8]_0 ,
    \add_ln166_2_reg_374_reg[8]_1 ,
    \ref_tmp1_reg_775_reg[0] ,
    vb0_val_read_reg_305,
    \add_ln166_2_reg_374_reg[12]_0 ,
    Q,
    \vt1_val_int_reg_reg[7]_0 ,
    vt0_val_int_reg,
    \add_ln168_3_reg_359_reg[7]_0 );
  output [5:0]\trunc_ln162_reg_369_reg[7]_0 ;
  output [0:0]\temp_g_2_reg_364_reg[8]_0 ;
  output \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0 ;
  output \add_ln168_reg_379_reg[7]_0 ;
  output \add_ln168_reg_379_reg[6]_0 ;
  output \add_ln168_reg_379_reg[5]_0 ;
  output \add_ln168_reg_379_reg[4]_0 ;
  output \add_ln168_reg_379_reg[3]_0 ;
  output \add_ln168_reg_379_reg[2]_0 ;
  output \add_ln168_reg_379_reg[1]_0 ;
  output \add_ln166_2_reg_374_reg[0]_0 ;
  input ap_clk;
  input [2:0]DI;
  input [2:0]S;
  input [3:0]\add_ln166_2_reg_374_reg[8]_0 ;
  input [3:0]\add_ln166_2_reg_374_reg[8]_1 ;
  input \ref_tmp1_reg_775_reg[0] ;
  input [7:0]vb0_val_read_reg_305;
  input [1:0]\add_ln166_2_reg_374_reg[12]_0 ;
  input [7:0]Q;
  input [7:0]\vt1_val_int_reg_reg[7]_0 ;
  input [7:0]vt0_val_int_reg;
  input [6:0]\add_ln168_3_reg_359_reg[7]_0 ;

  wire [2:0]DI;
  wire [10:3]M00_fu_252_p3;
  wire [10:3]M01_fu_90_p3;
  wire [7:0]Q;
  wire [2:0]S;
  wire [12:5]add_ln155_3_fu_144_p2;
  wire add_ln155_3_fu_144_p2_carry__0_i_1__1_n_9;
  wire add_ln155_3_fu_144_p2_carry__0_i_2__1_n_9;
  wire add_ln155_3_fu_144_p2_carry__0_i_3__1_n_9;
  wire add_ln155_3_fu_144_p2_carry__0_n_10;
  wire add_ln155_3_fu_144_p2_carry__0_n_11;
  wire add_ln155_3_fu_144_p2_carry__0_n_12;
  wire add_ln155_3_fu_144_p2_carry_i_1__1_n_9;
  wire add_ln155_3_fu_144_p2_carry_i_2__1_n_9;
  wire add_ln155_3_fu_144_p2_carry_i_3__1_n_9;
  wire add_ln155_3_fu_144_p2_carry_i_4_n_9;
  wire add_ln155_3_fu_144_p2_carry_n_10;
  wire add_ln155_3_fu_144_p2_carry_n_11;
  wire add_ln155_3_fu_144_p2_carry_n_12;
  wire add_ln155_3_fu_144_p2_carry_n_9;
  wire [12:3]add_ln155_3_reg_354;
  wire [15:1]add_ln166_2_fu_238_p2;
  wire add_ln166_2_fu_238_p2__0_carry__0_n_10;
  wire add_ln166_2_fu_238_p2__0_carry__0_n_11;
  wire add_ln166_2_fu_238_p2__0_carry__0_n_12;
  wire add_ln166_2_fu_238_p2__0_carry__0_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__1_i_1__0_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__1_n_10;
  wire add_ln166_2_fu_238_p2__0_carry__1_n_11;
  wire add_ln166_2_fu_238_p2__0_carry__1_n_12;
  wire add_ln166_2_fu_238_p2__0_carry__1_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__2_n_11;
  wire add_ln166_2_fu_238_p2__0_carry__2_n_12;
  wire add_ln166_2_fu_238_p2__0_carry_i_7_n_9;
  wire add_ln166_2_fu_238_p2__0_carry_n_10;
  wire add_ln166_2_fu_238_p2__0_carry_n_11;
  wire add_ln166_2_fu_238_p2__0_carry_n_12;
  wire add_ln166_2_fu_238_p2__0_carry_n_9;
  wire [15:0]add_ln166_2_reg_374;
  wire \add_ln166_2_reg_374_reg[0]_0 ;
  wire [1:0]\add_ln166_2_reg_374_reg[12]_0 ;
  wire [3:0]\add_ln166_2_reg_374_reg[8]_0 ;
  wire [3:0]\add_ln166_2_reg_374_reg[8]_1 ;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_1__0_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_2__0_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_3__0_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_4__0_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_5__0_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_6_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_7_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_n_10;
  wire add_ln168_3_fu_192_p2__1_carry__0_n_11;
  wire add_ln168_3_fu_192_p2__1_carry__0_n_12;
  wire add_ln168_3_fu_192_p2__1_carry_i_1__0_n_9;
  wire add_ln168_3_fu_192_p2__1_carry_i_2__0_n_9;
  wire add_ln168_3_fu_192_p2__1_carry_i_3__0_n_9;
  wire add_ln168_3_fu_192_p2__1_carry_n_10;
  wire add_ln168_3_fu_192_p2__1_carry_n_11;
  wire add_ln168_3_fu_192_p2__1_carry_n_12;
  wire add_ln168_3_fu_192_p2__1_carry_n_9;
  wire [7:1]add_ln168_3_reg_359_pp0_iter1_reg;
  wire [6:0]\add_ln168_3_reg_359_reg[7]_0 ;
  wire \add_ln168_3_reg_359_reg_n_9_[1] ;
  wire \add_ln168_3_reg_359_reg_n_9_[2] ;
  wire \add_ln168_3_reg_359_reg_n_9_[3] ;
  wire \add_ln168_3_reg_359_reg_n_9_[4] ;
  wire \add_ln168_3_reg_359_reg_n_9_[5] ;
  wire \add_ln168_3_reg_359_reg_n_9_[6] ;
  wire \add_ln168_3_reg_359_reg_n_9_[7] ;
  wire [7:1]add_ln168_fu_247_p2;
  wire add_ln168_fu_247_p2_carry__0_i_1__0_n_9;
  wire add_ln168_fu_247_p2_carry__0_i_2__0_n_9;
  wire add_ln168_fu_247_p2_carry__0_i_3__0_n_9;
  wire add_ln168_fu_247_p2_carry__0_n_12;
  wire add_ln168_fu_247_p2_carry_i_1__0_n_9;
  wire add_ln168_fu_247_p2_carry_i_2__0_n_9;
  wire add_ln168_fu_247_p2_carry_i_3__0_n_9;
  wire add_ln168_fu_247_p2_carry_i_4__0_n_9;
  wire add_ln168_fu_247_p2_carry_i_5__0_n_9;
  wire add_ln168_fu_247_p2_carry_i_6__0_n_9;
  wire add_ln168_fu_247_p2_carry_i_7__0_n_9;
  wire add_ln168_fu_247_p2_carry_i_8_n_9;
  wire add_ln168_fu_247_p2_carry_n_10;
  wire add_ln168_fu_247_p2_carry_n_11;
  wire add_ln168_fu_247_p2_carry_n_12;
  wire add_ln168_fu_247_p2_carry_n_9;
  wire [7:1]add_ln168_reg_379;
  wire \add_ln168_reg_379_reg[1]_0 ;
  wire \add_ln168_reg_379_reg[2]_0 ;
  wire \add_ln168_reg_379_reg[3]_0 ;
  wire \add_ln168_reg_379_reg[4]_0 ;
  wire \add_ln168_reg_379_reg[5]_0 ;
  wire \add_ln168_reg_379_reg[6]_0 ;
  wire \add_ln168_reg_379_reg[7]_0 ;
  wire ap_clk;
  wire \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0 ;
  wire [6:0]p_0_in;
  wire \ref_tmp1_reg_775[7]_i_3_n_9 ;
  wire \ref_tmp1_reg_775_reg[0] ;
  wire temp_g_2_fu_213_p2__1_carry__0_i_10__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_11__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_12__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_13__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_14__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_15__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_16__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_17__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_18__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_1__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_2__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_3__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_4__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_5__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_6__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_7__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_8__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_9__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_n_10;
  wire temp_g_2_fu_213_p2__1_carry__0_n_11;
  wire temp_g_2_fu_213_p2__1_carry__0_n_12;
  wire temp_g_2_fu_213_p2__1_carry__0_n_13;
  wire temp_g_2_fu_213_p2__1_carry__0_n_14;
  wire temp_g_2_fu_213_p2__1_carry__0_n_15;
  wire temp_g_2_fu_213_p2__1_carry__0_n_16;
  wire temp_g_2_fu_213_p2__1_carry__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_1__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_2__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_3__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_4__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_5__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_6__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_7__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_8__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_n_10;
  wire temp_g_2_fu_213_p2__1_carry__1_n_11;
  wire temp_g_2_fu_213_p2__1_carry__1_n_12;
  wire temp_g_2_fu_213_p2__1_carry__1_n_13;
  wire temp_g_2_fu_213_p2__1_carry__1_n_14;
  wire temp_g_2_fu_213_p2__1_carry__1_n_15;
  wire temp_g_2_fu_213_p2__1_carry__1_n_16;
  wire temp_g_2_fu_213_p2__1_carry__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_i_1__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_i_2__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_n_12;
  wire temp_g_2_fu_213_p2__1_carry__2_n_15;
  wire temp_g_2_fu_213_p2__1_carry__2_n_16;
  wire temp_g_2_fu_213_p2__1_carry_i_10__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_11__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_1__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_2__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_3__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_4__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_5__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_6__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_7__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_8__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_9__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_n_10;
  wire temp_g_2_fu_213_p2__1_carry_n_11;
  wire temp_g_2_fu_213_p2__1_carry_n_12;
  wire temp_g_2_fu_213_p2__1_carry_n_13;
  wire temp_g_2_fu_213_p2__1_carry_n_14;
  wire temp_g_2_fu_213_p2__1_carry_n_15;
  wire temp_g_2_fu_213_p2__1_carry_n_16;
  wire temp_g_2_fu_213_p2__1_carry_n_9;
  wire [14:9]temp_g_2_reg_364;
  wire [0:0]\temp_g_2_reg_364_reg[8]_0 ;
  wire temp_g_fu_272_p2__1_carry__0_i_1__1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_2__1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_3__1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_4__1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_5__1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_6__1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_7__1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_8__1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_n_10;
  wire temp_g_fu_272_p2__1_carry__0_n_11;
  wire temp_g_fu_272_p2__1_carry__0_n_12;
  wire temp_g_fu_272_p2__1_carry__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_1__1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_2__1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_3__1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_4__1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_5__1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_6__1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_7__1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_8__1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_n_10;
  wire temp_g_fu_272_p2__1_carry__1_n_11;
  wire temp_g_fu_272_p2__1_carry__1_n_12;
  wire temp_g_fu_272_p2__1_carry__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_1__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_2__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_3__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_4__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_5__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_6__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_7__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_n_10;
  wire temp_g_fu_272_p2__1_carry__2_n_11;
  wire temp_g_fu_272_p2__1_carry__2_n_12;
  wire temp_g_fu_272_p2__1_carry_i_1__1_n_9;
  wire temp_g_fu_272_p2__1_carry_i_2__1_n_9;
  wire temp_g_fu_272_p2__1_carry_i_3__1_n_9;
  wire temp_g_fu_272_p2__1_carry_n_10;
  wire temp_g_fu_272_p2__1_carry_n_11;
  wire temp_g_fu_272_p2__1_carry_n_12;
  wire temp_g_fu_272_p2__1_carry_n_9;
  wire [13:0]tmp361_fu_128_p2;
  wire tmp361_fu_128_p2_carry__0_i_1__1_n_9;
  wire tmp361_fu_128_p2_carry__0_i_2__1_n_9;
  wire tmp361_fu_128_p2_carry__0_i_3__1_n_9;
  wire tmp361_fu_128_p2_carry__0_i_4__1_n_9;
  wire tmp361_fu_128_p2_carry__0_n_10;
  wire tmp361_fu_128_p2_carry__0_n_11;
  wire tmp361_fu_128_p2_carry__0_n_12;
  wire tmp361_fu_128_p2_carry__0_n_9;
  wire tmp361_fu_128_p2_carry_i_1__1_n_9;
  wire tmp361_fu_128_p2_carry_i_2__1_n_9;
  wire tmp361_fu_128_p2_carry_i_3__1_n_9;
  wire tmp361_fu_128_p2_carry_i_4__1_n_9;
  wire tmp361_fu_128_p2_carry_n_10;
  wire tmp361_fu_128_p2_carry_n_11;
  wire tmp361_fu_128_p2_carry_n_12;
  wire tmp361_fu_128_p2_carry_n_9;
  wire [13:7]tmp361_reg_349;
  wire [13:7]tmp361_reg_349_pp0_iter1_reg;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[6]_srl2_n_9 ;
  wire [14:1]tmp5_fu_259_p3;
  wire [7:7]tmp_9_fu_285_p4;
  wire [6:0]tmp_9_fu_285_p4__0;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ;
  wire [1:0]trunc_ln162_reg_369;
  wire \trunc_ln162_reg_369[0]_i_1__1_n_9 ;
  wire [5:0]\trunc_ln162_reg_369_reg[7]_0 ;
  wire [7:3]trunc_ln6_fu_154_p3;
  wire [7:0]vb0_val_read_reg_305;
  wire \vb1_val_int_reg_reg_n_9_[5] ;
  wire \vb1_val_int_reg_reg_n_9_[6] ;
  wire \vb1_val_int_reg_reg_n_9_[7] ;
  wire [7:0]vt0_val_int_reg;
  wire [7:0]vt0_val_read_reg_333;
  wire [7:0]\vt1_val_int_reg_reg[7]_0 ;
  wire [3:3]NLW_add_ln155_3_fu_144_p2_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln166_2_fu_238_p2__0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln166_2_fu_238_p2__0_carry__2_O_UNCONNECTED;
  wire [0:0]NLW_add_ln168_3_fu_192_p2__1_carry_O_UNCONNECTED;
  wire [3:3]NLW_add_ln168_3_fu_192_p2__1_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln168_fu_247_p2_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln168_fu_247_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED;

  CARRY4 add_ln155_3_fu_144_p2_carry
       (.CI(1'b0),
        .CO({add_ln155_3_fu_144_p2_carry_n_9,add_ln155_3_fu_144_p2_carry_n_10,add_ln155_3_fu_144_p2_carry_n_11,add_ln155_3_fu_144_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({M01_fu_90_p3[7:5],1'b0}),
        .O(add_ln155_3_fu_144_p2[8:5]),
        .S({add_ln155_3_fu_144_p2_carry_i_1__1_n_9,add_ln155_3_fu_144_p2_carry_i_2__1_n_9,add_ln155_3_fu_144_p2_carry_i_3__1_n_9,add_ln155_3_fu_144_p2_carry_i_4_n_9}));
  CARRY4 add_ln155_3_fu_144_p2_carry__0
       (.CI(add_ln155_3_fu_144_p2_carry_n_9),
        .CO({NLW_add_ln155_3_fu_144_p2_carry__0_CO_UNCONNECTED[3],add_ln155_3_fu_144_p2_carry__0_n_10,add_ln155_3_fu_144_p2_carry__0_n_11,add_ln155_3_fu_144_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,M01_fu_90_p3[10:8]}),
        .O(add_ln155_3_fu_144_p2[12:9]),
        .S({1'b1,add_ln155_3_fu_144_p2_carry__0_i_1__1_n_9,add_ln155_3_fu_144_p2_carry__0_i_2__1_n_9,add_ln155_3_fu_144_p2_carry__0_i_3__1_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln155_3_fu_144_p2_carry__0_i_1__1
       (.I0(M01_fu_90_p3[10]),
        .O(add_ln155_3_fu_144_p2_carry__0_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln155_3_fu_144_p2_carry__0_i_2__1
       (.I0(M01_fu_90_p3[9]),
        .I1(M01_fu_90_p3[10]),
        .O(add_ln155_3_fu_144_p2_carry__0_i_2__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln155_3_fu_144_p2_carry__0_i_3__1
       (.I0(M01_fu_90_p3[8]),
        .I1(M01_fu_90_p3[9]),
        .O(add_ln155_3_fu_144_p2_carry__0_i_3__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln155_3_fu_144_p2_carry_i_1__1
       (.I0(M01_fu_90_p3[7]),
        .I1(M01_fu_90_p3[8]),
        .O(add_ln155_3_fu_144_p2_carry_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln155_3_fu_144_p2_carry_i_2__1
       (.I0(M01_fu_90_p3[6]),
        .I1(M01_fu_90_p3[7]),
        .O(add_ln155_3_fu_144_p2_carry_i_2__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln155_3_fu_144_p2_carry_i_3__1
       (.I0(M01_fu_90_p3[5]),
        .I1(M01_fu_90_p3[6]),
        .O(add_ln155_3_fu_144_p2_carry_i_3__1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln155_3_fu_144_p2_carry_i_4
       (.I0(M01_fu_90_p3[5]),
        .O(add_ln155_3_fu_144_p2_carry_i_4_n_9));
  FDRE \add_ln155_3_reg_354_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln155_3_fu_144_p2[10]),
        .Q(add_ln155_3_reg_354[10]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln155_3_fu_144_p2[11]),
        .Q(add_ln155_3_reg_354[11]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln155_3_fu_144_p2[12]),
        .Q(add_ln155_3_reg_354[12]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(M01_fu_90_p3[3]),
        .Q(add_ln155_3_reg_354[3]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(M01_fu_90_p3[4]),
        .Q(add_ln155_3_reg_354[4]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln155_3_fu_144_p2[5]),
        .Q(add_ln155_3_reg_354[5]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln155_3_fu_144_p2[6]),
        .Q(add_ln155_3_reg_354[6]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln155_3_fu_144_p2[7]),
        .Q(add_ln155_3_reg_354[7]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln155_3_fu_144_p2[8]),
        .Q(add_ln155_3_reg_354[8]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln155_3_fu_144_p2[9]),
        .Q(add_ln155_3_reg_354[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln166_2_fu_238_p2__0_carry
       (.CI(1'b0),
        .CO({add_ln166_2_fu_238_p2__0_carry_n_9,add_ln166_2_fu_238_p2__0_carry_n_10,add_ln166_2_fu_238_p2__0_carry_n_11,add_ln166_2_fu_238_p2__0_carry_n_12}),
        .CYINIT(1'b0),
        .DI({DI,trunc_ln162_reg_369[1]}),
        .O(add_ln166_2_fu_238_p2[4:1]),
        .S({S,add_ln166_2_fu_238_p2__0_carry_i_7_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln166_2_fu_238_p2__0_carry__0
       (.CI(add_ln166_2_fu_238_p2__0_carry_n_9),
        .CO({add_ln166_2_fu_238_p2__0_carry__0_n_9,add_ln166_2_fu_238_p2__0_carry__0_n_10,add_ln166_2_fu_238_p2__0_carry__0_n_11,add_ln166_2_fu_238_p2__0_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(\add_ln166_2_reg_374_reg[8]_0 ),
        .O(add_ln166_2_fu_238_p2[8:5]),
        .S(\add_ln166_2_reg_374_reg[8]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln166_2_fu_238_p2__0_carry__1
       (.CI(add_ln166_2_fu_238_p2__0_carry__0_n_9),
        .CO({add_ln166_2_fu_238_p2__0_carry__1_n_9,add_ln166_2_fu_238_p2__0_carry__1_n_10,add_ln166_2_fu_238_p2__0_carry__1_n_11,add_ln166_2_fu_238_p2__0_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,temp_g_2_reg_364[9]}),
        .O(add_ln166_2_fu_238_p2[12:9]),
        .S({temp_g_2_reg_364[12:10],add_ln166_2_fu_238_p2__0_carry__1_i_1__0_n_9}));
  LUT3 #(
    .INIT(8'h78)) 
    add_ln166_2_fu_238_p2__0_carry__1_i_1__0
       (.I0(\add_ln166_2_reg_374_reg[12]_0 [1]),
        .I1(\temp_g_2_reg_364_reg[8]_0 ),
        .I2(temp_g_2_reg_364[9]),
        .O(add_ln166_2_fu_238_p2__0_carry__1_i_1__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln166_2_fu_238_p2__0_carry__2
       (.CI(add_ln166_2_fu_238_p2__0_carry__1_n_9),
        .CO({NLW_add_ln166_2_fu_238_p2__0_carry__2_CO_UNCONNECTED[3:2],add_ln166_2_fu_238_p2__0_carry__2_n_11,add_ln166_2_fu_238_p2__0_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln166_2_fu_238_p2__0_carry__2_O_UNCONNECTED[3],add_ln166_2_fu_238_p2[15:13]}),
        .S({1'b0,temp_g_2_reg_364[14],temp_g_2_reg_364[14:13]}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln166_2_fu_238_p2__0_carry_i_7
       (.I0(trunc_ln162_reg_369[1]),
        .I1(\add_ln166_2_reg_374_reg[12]_0 [0]),
        .O(add_ln166_2_fu_238_p2__0_carry_i_7_n_9));
  FDRE \add_ln166_2_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln162_reg_369[0]),
        .Q(add_ln166_2_reg_374[0]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[10]),
        .Q(add_ln166_2_reg_374[10]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[11]),
        .Q(add_ln166_2_reg_374[11]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[12]),
        .Q(add_ln166_2_reg_374[12]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[13]),
        .Q(add_ln166_2_reg_374[13]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[14]),
        .Q(add_ln166_2_reg_374[14]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[15]),
        .Q(add_ln166_2_reg_374[15]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[1]),
        .Q(add_ln166_2_reg_374[1]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[2]),
        .Q(add_ln166_2_reg_374[2]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[3]),
        .Q(add_ln166_2_reg_374[3]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[4]),
        .Q(add_ln166_2_reg_374[4]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[5]),
        .Q(add_ln166_2_reg_374[5]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[6]),
        .Q(add_ln166_2_reg_374[6]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[7]),
        .Q(add_ln166_2_reg_374[7]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[8]),
        .Q(add_ln166_2_reg_374[8]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[9]),
        .Q(add_ln166_2_reg_374[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln168_3_fu_192_p2__1_carry
       (.CI(1'b0),
        .CO({add_ln168_3_fu_192_p2__1_carry_n_9,add_ln168_3_fu_192_p2__1_carry_n_10,add_ln168_3_fu_192_p2__1_carry_n_11,add_ln168_3_fu_192_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({tmp361_fu_128_p2[2:0],1'b0}),
        .O({p_0_in[2:0],NLW_add_ln168_3_fu_192_p2__1_carry_O_UNCONNECTED[0]}),
        .S({add_ln168_3_fu_192_p2__1_carry_i_1__0_n_9,add_ln168_3_fu_192_p2__1_carry_i_2__0_n_9,add_ln168_3_fu_192_p2__1_carry_i_3__0_n_9,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln168_3_fu_192_p2__1_carry__0
       (.CI(add_ln168_3_fu_192_p2__1_carry_n_9),
        .CO({NLW_add_ln168_3_fu_192_p2__1_carry__0_CO_UNCONNECTED[3],add_ln168_3_fu_192_p2__1_carry__0_n_10,add_ln168_3_fu_192_p2__1_carry__0_n_11,add_ln168_3_fu_192_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln168_3_fu_192_p2__1_carry__0_i_1__0_n_9,add_ln168_3_fu_192_p2__1_carry__0_i_2__0_n_9,add_ln168_3_fu_192_p2__1_carry__0_i_3__0_n_9}),
        .O(p_0_in[6:3]),
        .S({add_ln168_3_fu_192_p2__1_carry__0_i_4__0_n_9,add_ln168_3_fu_192_p2__1_carry__0_i_5__0_n_9,add_ln168_3_fu_192_p2__1_carry__0_i_6_n_9,add_ln168_3_fu_192_p2__1_carry__0_i_7_n_9}));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_1__0
       (.I0(\add_ln168_3_reg_359_reg[7]_0 [4]),
        .I1(trunc_ln6_fu_154_p3[5]),
        .I2(tmp361_fu_128_p2[4]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_1__0_n_9));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_2__0
       (.I0(\add_ln168_3_reg_359_reg[7]_0 [3]),
        .I1(trunc_ln6_fu_154_p3[4]),
        .I2(tmp361_fu_128_p2[3]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_2__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_3__0
       (.I0(tmp361_fu_128_p2[3]),
        .I1(\add_ln168_3_reg_359_reg[7]_0 [3]),
        .I2(trunc_ln6_fu_154_p3[4]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_3__0_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_4__0
       (.I0(tmp361_fu_128_p2[5]),
        .I1(trunc_ln6_fu_154_p3[6]),
        .I2(\add_ln168_3_reg_359_reg[7]_0 [5]),
        .I3(trunc_ln6_fu_154_p3[7]),
        .I4(\add_ln168_3_reg_359_reg[7]_0 [6]),
        .I5(tmp361_fu_128_p2[6]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_5__0
       (.I0(add_ln168_3_fu_192_p2__1_carry__0_i_1__0_n_9),
        .I1(trunc_ln6_fu_154_p3[6]),
        .I2(\add_ln168_3_reg_359_reg[7]_0 [5]),
        .I3(tmp361_fu_128_p2[5]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_5__0_n_9));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_6
       (.I0(\add_ln168_3_reg_359_reg[7]_0 [4]),
        .I1(trunc_ln6_fu_154_p3[5]),
        .I2(tmp361_fu_128_p2[4]),
        .I3(add_ln168_3_fu_192_p2__1_carry__0_i_2__0_n_9),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair71" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_7
       (.I0(\add_ln168_3_reg_359_reg[7]_0 [3]),
        .I1(trunc_ln6_fu_154_p3[4]),
        .I2(tmp361_fu_128_p2[3]),
        .I3(trunc_ln6_fu_154_p3[3]),
        .I4(\add_ln168_3_reg_359_reg[7]_0 [2]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_7_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln168_3_fu_192_p2__1_carry_i_1__0
       (.I0(\add_ln168_3_reg_359_reg[7]_0 [2]),
        .I1(trunc_ln6_fu_154_p3[3]),
        .I2(tmp361_fu_128_p2[2]),
        .O(add_ln168_3_fu_192_p2__1_carry_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln168_3_fu_192_p2__1_carry_i_2__0
       (.I0(tmp361_fu_128_p2[1]),
        .I1(\add_ln168_3_reg_359_reg[7]_0 [1]),
        .O(add_ln168_3_fu_192_p2__1_carry_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln168_3_fu_192_p2__1_carry_i_3__0
       (.I0(tmp361_fu_128_p2[0]),
        .I1(\add_ln168_3_reg_359_reg[7]_0 [0]),
        .O(add_ln168_3_fu_192_p2__1_carry_i_3__0_n_9));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln168_3_reg_359_reg_n_9_[1] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln168_3_reg_359_reg_n_9_[2] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln168_3_reg_359_reg_n_9_[3] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln168_3_reg_359_reg_n_9_[4] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln168_3_reg_359_reg_n_9_[5] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln168_3_reg_359_reg_n_9_[6] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln168_3_reg_359_reg_n_9_[7] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln168_fu_247_p2_carry
       (.CI(1'b0),
        .CO({add_ln168_fu_247_p2_carry_n_9,add_ln168_fu_247_p2_carry_n_10,add_ln168_fu_247_p2_carry_n_11,add_ln168_fu_247_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({add_ln168_fu_247_p2_carry_i_1__0_n_9,add_ln168_fu_247_p2_carry_i_2__0_n_9,add_ln168_fu_247_p2_carry_i_3__0_n_9,add_ln168_fu_247_p2_carry_i_4__0_n_9}),
        .O(add_ln168_fu_247_p2[5:2]),
        .S({add_ln168_fu_247_p2_carry_i_5__0_n_9,add_ln168_fu_247_p2_carry_i_6__0_n_9,add_ln168_fu_247_p2_carry_i_7__0_n_9,add_ln168_fu_247_p2_carry_i_8_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln168_fu_247_p2_carry__0
       (.CI(add_ln168_fu_247_p2_carry_n_9),
        .CO({NLW_add_ln168_fu_247_p2_carry__0_CO_UNCONNECTED[3:1],add_ln168_fu_247_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln168_fu_247_p2_carry__0_i_1__0_n_9}),
        .O({NLW_add_ln168_fu_247_p2_carry__0_O_UNCONNECTED[3:2],add_ln168_fu_247_p2[7:6]}),
        .S({1'b0,1'b0,add_ln168_fu_247_p2_carry__0_i_2__0_n_9,add_ln168_fu_247_p2_carry__0_i_3__0_n_9}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln168_fu_247_p2_carry__0_i_1__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[5]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [3]),
        .O(add_ln168_fu_247_p2_carry__0_i_1__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln168_fu_247_p2_carry__0_i_2__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[6]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [4]),
        .I2(\trunc_ln162_reg_369_reg[7]_0 [5]),
        .I3(add_ln168_3_reg_359_pp0_iter1_reg[7]),
        .O(add_ln168_fu_247_p2_carry__0_i_2__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln168_fu_247_p2_carry__0_i_3__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[5]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [3]),
        .I2(\trunc_ln162_reg_369_reg[7]_0 [4]),
        .I3(add_ln168_3_reg_359_pp0_iter1_reg[6]),
        .O(add_ln168_fu_247_p2_carry__0_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln168_fu_247_p2_carry_i_1__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[4]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [2]),
        .O(add_ln168_fu_247_p2_carry_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln168_fu_247_p2_carry_i_2__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[3]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [1]),
        .O(add_ln168_fu_247_p2_carry_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln168_fu_247_p2_carry_i_3__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[2]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [0]),
        .O(add_ln168_fu_247_p2_carry_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln168_fu_247_p2_carry_i_4__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[1]),
        .I1(trunc_ln162_reg_369[1]),
        .O(add_ln168_fu_247_p2_carry_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln168_fu_247_p2_carry_i_5__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[4]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [2]),
        .I2(\trunc_ln162_reg_369_reg[7]_0 [3]),
        .I3(add_ln168_3_reg_359_pp0_iter1_reg[5]),
        .O(add_ln168_fu_247_p2_carry_i_5__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln168_fu_247_p2_carry_i_6__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[3]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [1]),
        .I2(\trunc_ln162_reg_369_reg[7]_0 [2]),
        .I3(add_ln168_3_reg_359_pp0_iter1_reg[4]),
        .O(add_ln168_fu_247_p2_carry_i_6__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln168_fu_247_p2_carry_i_7__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[2]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [0]),
        .I2(\trunc_ln162_reg_369_reg[7]_0 [1]),
        .I3(add_ln168_3_reg_359_pp0_iter1_reg[3]),
        .O(add_ln168_fu_247_p2_carry_i_7__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln168_fu_247_p2_carry_i_8
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[1]),
        .I1(trunc_ln162_reg_369[1]),
        .I2(\trunc_ln162_reg_369_reg[7]_0 [0]),
        .I3(add_ln168_3_reg_359_pp0_iter1_reg[2]),
        .O(add_ln168_fu_247_p2_carry_i_8_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln168_reg_379[1]_i_1 
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[1]),
        .I1(trunc_ln162_reg_369[1]),
        .O(add_ln168_fu_247_p2[1]));
  FDRE \add_ln168_reg_379_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln168_fu_247_p2[1]),
        .Q(add_ln168_reg_379[1]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln168_fu_247_p2[2]),
        .Q(add_ln168_reg_379[2]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln168_fu_247_p2[3]),
        .Q(add_ln168_reg_379[3]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln168_fu_247_p2[4]),
        .Q(add_ln168_reg_379[4]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln168_fu_247_p2[5]),
        .Q(add_ln168_reg_379[5]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln168_fu_247_p2[6]),
        .Q(add_ln168_reg_379[6]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln168_fu_247_p2[7]),
        .Q(add_ln168_reg_379[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[0]_i_1 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(add_ln166_2_reg_374[0]),
        .O(\add_ln166_2_reg_374_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[1]_i_1 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(add_ln168_reg_379[1]),
        .O(\add_ln168_reg_379_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[2]_i_1 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(add_ln168_reg_379[2]),
        .O(\add_ln168_reg_379_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[3]_i_1 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(add_ln168_reg_379[3]),
        .O(\add_ln168_reg_379_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[4]_i_1 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(add_ln168_reg_379[4]),
        .O(\add_ln168_reg_379_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[5]_i_1 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(add_ln168_reg_379[5]),
        .O(\add_ln168_reg_379_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[6]_i_1 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(add_ln168_reg_379[6]),
        .O(\add_ln168_reg_379_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    \ref_tmp1_reg_775[7]_i_1 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(\ref_tmp1_reg_775_reg[0] ),
        .O(\icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[7]_i_2 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(add_ln168_reg_379[7]),
        .O(\add_ln168_reg_379_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ref_tmp1_reg_775[7]_i_3 
       (.I0(tmp_9_fu_285_p4__0[0]),
        .I1(tmp_9_fu_285_p4__0[1]),
        .I2(tmp_9_fu_285_p4__0[2]),
        .I3(tmp_9_fu_285_p4__0[3]),
        .I4(tmp_9_fu_285_p4__0[4]),
        .I5(tmp_9_fu_285_p4__0[5]),
        .O(\ref_tmp1_reg_775[7]_i_3_n_9 ));
  CARRY4 temp_g_2_fu_213_p2__1_carry
       (.CI(1'b0),
        .CO({temp_g_2_fu_213_p2__1_carry_n_9,temp_g_2_fu_213_p2__1_carry_n_10,temp_g_2_fu_213_p2__1_carry_n_11,temp_g_2_fu_213_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry_i_1__1_n_9,temp_g_2_fu_213_p2__1_carry_i_2__1_n_9,temp_g_2_fu_213_p2__1_carry_i_3__1_n_9,1'b0}),
        .O({temp_g_2_fu_213_p2__1_carry_n_13,temp_g_2_fu_213_p2__1_carry_n_14,temp_g_2_fu_213_p2__1_carry_n_15,temp_g_2_fu_213_p2__1_carry_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry_i_4__1_n_9,temp_g_2_fu_213_p2__1_carry_i_5__1_n_9,temp_g_2_fu_213_p2__1_carry_i_6__1_n_9,temp_g_2_fu_213_p2__1_carry_i_7__1_n_9}));
  CARRY4 temp_g_2_fu_213_p2__1_carry__0
       (.CI(temp_g_2_fu_213_p2__1_carry_n_9),
        .CO({temp_g_2_fu_213_p2__1_carry__0_n_9,temp_g_2_fu_213_p2__1_carry__0_n_10,temp_g_2_fu_213_p2__1_carry__0_n_11,temp_g_2_fu_213_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry__0_i_1__1_n_9,temp_g_2_fu_213_p2__1_carry__0_i_2__1_n_9,temp_g_2_fu_213_p2__1_carry__0_i_3__1_n_9,temp_g_2_fu_213_p2__1_carry__0_i_4__1_n_9}),
        .O({temp_g_2_fu_213_p2__1_carry__0_n_13,temp_g_2_fu_213_p2__1_carry__0_n_14,temp_g_2_fu_213_p2__1_carry__0_n_15,temp_g_2_fu_213_p2__1_carry__0_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry__0_i_5__1_n_9,temp_g_2_fu_213_p2__1_carry__0_i_6__1_n_9,temp_g_2_fu_213_p2__1_carry__0_i_7__1_n_9,temp_g_2_fu_213_p2__1_carry__0_i_8__1_n_9}));
  LUT6 #(
    .INIT(64'hE0F808EF08EFE0F8)) 
    temp_g_2_fu_213_p2__1_carry__0_i_10__1
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[5]),
        .I3(vb0_val_read_reg_305[6]),
        .I4(add_ln155_3_reg_354[6]),
        .I5(vt0_val_read_reg_333[6]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_10__1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_11__1
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_11__1_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_12__1
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[5]),
        .I4(vt0_val_read_reg_333[5]),
        .I5(add_ln155_3_reg_354[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_12__1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_13__1
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_13__1_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_14__1
       (.I0(vt0_val_read_reg_333[3]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[2]),
        .I3(vb0_val_read_reg_305[4]),
        .I4(add_ln155_3_reg_354[4]),
        .I5(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_14__1_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_15__1
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .I3(vb0_val_read_reg_305[7]),
        .I4(vt0_val_read_reg_333[7]),
        .I5(add_ln155_3_reg_354[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_15__1_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_16__1
       (.I0(add_ln155_3_reg_354[7]),
        .I1(vt0_val_read_reg_333[7]),
        .I2(vb0_val_read_reg_305[7]),
        .I3(vt0_val_read_reg_333[5]),
        .I4(add_ln155_3_reg_354[6]),
        .I5(vt0_val_read_reg_333[6]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_16__1_n_9));
  LUT6 #(
    .INIT(64'h6996696969699669)) 
    temp_g_2_fu_213_p2__1_carry__0_i_17__1
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vb0_val_read_reg_305[6]),
        .I3(vt0_val_read_reg_333[5]),
        .I4(add_ln155_3_reg_354[5]),
        .I5(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_17__1_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_18__1
       (.I0(add_ln155_3_reg_354[5]),
        .I1(vt0_val_read_reg_333[5]),
        .I2(vb0_val_read_reg_305[5]),
        .I3(vt0_val_read_reg_333[3]),
        .I4(add_ln155_3_reg_354[4]),
        .I5(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_18__1_n_9));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_1__1
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .I3(vb0_val_read_reg_305[7]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_9__1_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_10__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_1__1_n_9));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_2__1
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[5]),
        .I3(vb0_val_read_reg_305[6]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_11__1_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_12__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_2__1_n_9));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_3__1
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[5]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_13__1_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_14__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_3__1_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_2_fu_213_p2__1_carry__0_i_4__1
       (.I0(temp_g_2_fu_213_p2__1_carry_i_8__1_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry_i_9__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_4__1_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_5__1
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_1__1_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_15__1_n_9),
        .I2(add_ln155_3_reg_354[8]),
        .I3(vt0_val_read_reg_333[6]),
        .I4(add_ln155_3_reg_354[7]),
        .I5(vt0_val_read_reg_333[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_5__1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_6__1
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_2__1_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_10__1_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_16__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_6__1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_7__1
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_3__1_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_12__1_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_17__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_7__1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_8__1
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_4__1_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_14__1_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_18__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_8__1_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_9__1
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(vt0_val_read_reg_333[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_9__1_n_9));
  CARRY4 temp_g_2_fu_213_p2__1_carry__1
       (.CI(temp_g_2_fu_213_p2__1_carry__0_n_9),
        .CO({temp_g_2_fu_213_p2__1_carry__1_n_9,temp_g_2_fu_213_p2__1_carry__1_n_10,temp_g_2_fu_213_p2__1_carry__1_n_11,temp_g_2_fu_213_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry__1_i_1__1_n_9,temp_g_2_fu_213_p2__1_carry__1_i_2__1_n_9,temp_g_2_fu_213_p2__1_carry__1_i_3__1_n_9,temp_g_2_fu_213_p2__1_carry__1_i_4__1_n_9}),
        .O({temp_g_2_fu_213_p2__1_carry__1_n_13,temp_g_2_fu_213_p2__1_carry__1_n_14,temp_g_2_fu_213_p2__1_carry__1_n_15,temp_g_2_fu_213_p2__1_carry__1_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry__1_i_5__1_n_9,temp_g_2_fu_213_p2__1_carry__1_i_6__1_n_9,temp_g_2_fu_213_p2__1_carry__1_i_7__1_n_9,temp_g_2_fu_213_p2__1_carry__1_i_8__1_n_9}));
  LUT2 #(
    .INIT(4'h2)) 
    temp_g_2_fu_213_p2__1_carry__1_i_1__1
       (.I0(add_ln155_3_reg_354[11]),
        .I1(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_1__1_n_9));
  LUT4 #(
    .INIT(16'h0700)) 
    temp_g_2_fu_213_p2__1_carry__1_i_2__1
       (.I0(vt0_val_read_reg_333[7]),
        .I1(add_ln155_3_reg_354[8]),
        .I2(add_ln155_3_reg_354[9]),
        .I3(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_2__1_n_9));
  LUT5 #(
    .INIT(32'h00071000)) 
    temp_g_2_fu_213_p2__1_carry__1_i_3__1
       (.I0(add_ln155_3_reg_354[7]),
        .I1(vt0_val_read_reg_333[6]),
        .I2(vt0_val_read_reg_333[7]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(add_ln155_3_reg_354[9]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_3__1_n_9));
  LUT5 #(
    .INIT(32'h0000BD42)) 
    temp_g_2_fu_213_p2__1_carry__1_i_4__1
       (.I0(vt0_val_read_reg_333[7]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(vt0_val_read_reg_333[6]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_15__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_4__1_n_9));
  LUT3 #(
    .INIT(8'h93)) 
    temp_g_2_fu_213_p2__1_carry__1_i_5__1
       (.I0(add_ln155_3_reg_354[10]),
        .I1(add_ln155_3_reg_354[12]),
        .I2(add_ln155_3_reg_354[11]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_5__1_n_9));
  LUT5 #(
    .INIT(32'hEA1500FF)) 
    temp_g_2_fu_213_p2__1_carry__1_i_6__1
       (.I0(add_ln155_3_reg_354[9]),
        .I1(add_ln155_3_reg_354[8]),
        .I2(vt0_val_read_reg_333[7]),
        .I3(add_ln155_3_reg_354[11]),
        .I4(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_6__1_n_9));
  LUT6 #(
    .INIT(64'hFEF0F080010F0F7F)) 
    temp_g_2_fu_213_p2__1_carry__1_i_7__1
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(add_ln155_3_reg_354[9]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(vt0_val_read_reg_333[7]),
        .I5(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_7__1_n_9));
  LUT6 #(
    .INIT(64'h9666966996696669)) 
    temp_g_2_fu_213_p2__1_carry__1_i_8__1
       (.I0(temp_g_2_fu_213_p2__1_carry__1_i_4__1_n_9),
        .I1(add_ln155_3_reg_354[9]),
        .I2(add_ln155_3_reg_354[8]),
        .I3(vt0_val_read_reg_333[7]),
        .I4(vt0_val_read_reg_333[6]),
        .I5(add_ln155_3_reg_354[7]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_8__1_n_9));
  CARRY4 temp_g_2_fu_213_p2__1_carry__2
       (.CI(temp_g_2_fu_213_p2__1_carry__1_n_9),
        .CO({NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED[3:1],temp_g_2_fu_213_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,temp_g_2_fu_213_p2__1_carry__2_i_1__1_n_9}),
        .O({NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED[3:2],temp_g_2_fu_213_p2__1_carry__2_n_15,temp_g_2_fu_213_p2__1_carry__2_n_16}),
        .S({1'b0,1'b0,1'b1,temp_g_2_fu_213_p2__1_carry__2_i_2__1_n_9}));
  LUT2 #(
    .INIT(4'h2)) 
    temp_g_2_fu_213_p2__1_carry__2_i_1__1
       (.I0(add_ln155_3_reg_354[12]),
        .I1(add_ln155_3_reg_354[11]),
        .O(temp_g_2_fu_213_p2__1_carry__2_i_1__1_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    temp_g_2_fu_213_p2__1_carry__2_i_2__1
       (.I0(add_ln155_3_reg_354[11]),
        .I1(add_ln155_3_reg_354[12]),
        .O(temp_g_2_fu_213_p2__1_carry__2_i_2__1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry_i_10__1
       (.I0(vt0_val_read_reg_333[3]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_10__1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    temp_g_2_fu_213_p2__1_carry_i_11__1
       (.I0(vt0_val_read_reg_333[2]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[2]),
        .I4(vb0_val_read_reg_305[3]),
        .O(temp_g_2_fu_213_p2__1_carry_i_11__1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_2_fu_213_p2__1_carry_i_1__1
       (.I0(temp_g_2_fu_213_p2__1_carry_i_8__1_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry_i_9__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry_i_1__1_n_9));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h47D7)) 
    temp_g_2_fu_213_p2__1_carry_i_2__1
       (.I0(vb0_val_read_reg_305[2]),
        .I1(vt0_val_read_reg_333[2]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vt0_val_read_reg_333[0]),
        .O(temp_g_2_fu_213_p2__1_carry_i_2__1_n_9));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'hED8D)) 
    temp_g_2_fu_213_p2__1_carry_i_3__1
       (.I0(vt0_val_read_reg_333[1]),
        .I1(vb0_val_read_reg_305[1]),
        .I2(vt0_val_read_reg_333[0]),
        .I3(vb0_val_read_reg_305[0]),
        .O(temp_g_2_fu_213_p2__1_carry_i_3__1_n_9));
  LUT6 #(
    .INIT(64'h559595AA6A555595)) 
    temp_g_2_fu_213_p2__1_carry_i_4__1
       (.I0(temp_g_2_fu_213_p2__1_carry_i_9__1_n_9),
        .I1(vt0_val_read_reg_333[2]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vb0_val_read_reg_305[2]),
        .I4(vb0_val_read_reg_305[3]),
        .I5(temp_g_2_fu_213_p2__1_carry_i_10__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry_i_4__1_n_9));
  LUT4 #(
    .INIT(16'h6999)) 
    temp_g_2_fu_213_p2__1_carry_i_5__1
       (.I0(temp_g_2_fu_213_p2__1_carry_i_2__1_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry_i_11__1_n_9),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_5__1_n_9));
  (* HLUTNM = "lutpair58" *) 
  LUT5 #(
    .INIT(32'h66969969)) 
    temp_g_2_fu_213_p2__1_carry_i_6__1
       (.I0(vb0_val_read_reg_305[2]),
        .I1(vt0_val_read_reg_333[2]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vt0_val_read_reg_333[0]),
        .I4(temp_g_2_fu_213_p2__1_carry_i_3__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry_i_6__1_n_9));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    temp_g_2_fu_213_p2__1_carry_i_7__1
       (.I0(vt0_val_read_reg_333[1]),
        .I1(vb0_val_read_reg_305[1]),
        .I2(vt0_val_read_reg_333[0]),
        .I3(vb0_val_read_reg_305[0]),
        .O(temp_g_2_fu_213_p2__1_carry_i_7__1_n_9));
  LUT6 #(
    .INIT(64'h14414114C33C3CC3)) 
    temp_g_2_fu_213_p2__1_carry_i_8__1
       (.I0(vt0_val_read_reg_333[1]),
        .I1(vb0_val_read_reg_305[3]),
        .I2(vb0_val_read_reg_305[2]),
        .I3(vt0_val_read_reg_333[3]),
        .I4(add_ln155_3_reg_354[3]),
        .I5(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_8__1_n_9));
  LUT6 #(
    .INIT(64'h9696966969969696)) 
    temp_g_2_fu_213_p2__1_carry_i_9__1
       (.I0(vb0_val_read_reg_305[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[4]),
        .I3(vt0_val_read_reg_333[2]),
        .I4(add_ln155_3_reg_354[3]),
        .I5(vt0_val_read_reg_333[3]),
        .O(temp_g_2_fu_213_p2__1_carry_i_9__1_n_9));
  FDRE \temp_g_2_reg_364_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_15),
        .Q(temp_g_2_reg_364[10]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_14),
        .Q(temp_g_2_reg_364[11]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_13),
        .Q(temp_g_2_reg_364[12]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__2_n_16),
        .Q(temp_g_2_reg_364[13]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__2_n_15),
        .Q(temp_g_2_reg_364[14]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_13),
        .Q(\temp_g_2_reg_364_reg[8]_0 ),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_16),
        .Q(temp_g_2_reg_364[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry
       (.CI(1'b0),
        .CO({temp_g_fu_272_p2__1_carry_n_9,temp_g_fu_272_p2__1_carry_n_10,temp_g_fu_272_p2__1_carry_n_11,temp_g_fu_272_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({add_ln166_2_reg_374[3:1],1'b0}),
        .O(NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_272_p2__1_carry_i_1__1_n_9,temp_g_fu_272_p2__1_carry_i_2__1_n_9,temp_g_fu_272_p2__1_carry_i_3__1_n_9,add_ln166_2_reg_374[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__0
       (.CI(temp_g_fu_272_p2__1_carry_n_9),
        .CO({temp_g_fu_272_p2__1_carry__0_n_9,temp_g_fu_272_p2__1_carry__0_n_10,temp_g_fu_272_p2__1_carry__0_n_11,temp_g_fu_272_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_272_p2__1_carry__0_i_1__1_n_9,temp_g_fu_272_p2__1_carry__0_i_2__1_n_9,temp_g_fu_272_p2__1_carry__0_i_3__1_n_9,temp_g_fu_272_p2__1_carry__0_i_4__1_n_9}),
        .O(NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_272_p2__1_carry__0_i_5__1_n_9,temp_g_fu_272_p2__1_carry__0_i_6__1_n_9,temp_g_fu_272_p2__1_carry__0_i_7__1_n_9,temp_g_fu_272_p2__1_carry__0_i_8__1_n_9}));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_1__1
       (.I0(M00_fu_252_p3[6]),
        .I1(tmp5_fu_259_p3[6]),
        .I2(add_ln166_2_reg_374[6]),
        .O(temp_g_fu_272_p2__1_carry__0_i_1__1_n_9));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_2__1
       (.I0(M00_fu_252_p3[5]),
        .I1(tmp5_fu_259_p3[5]),
        .I2(add_ln166_2_reg_374[5]),
        .O(temp_g_fu_272_p2__1_carry__0_i_2__1_n_9));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_3__1
       (.I0(M00_fu_252_p3[4]),
        .I1(tmp5_fu_259_p3[4]),
        .I2(add_ln166_2_reg_374[4]),
        .O(temp_g_fu_272_p2__1_carry__0_i_3__1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_272_p2__1_carry__0_i_4__1
       (.I0(add_ln166_2_reg_374[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(tmp5_fu_259_p3[4]),
        .O(temp_g_fu_272_p2__1_carry__0_i_4__1_n_9));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_272_p2__1_carry__0_i_5__1
       (.I0(M00_fu_252_p3[7]),
        .I1(tmp5_fu_259_p3[7]),
        .I2(add_ln166_2_reg_374[7]),
        .I3(temp_g_fu_272_p2__1_carry__0_i_1__1_n_9),
        .O(temp_g_fu_272_p2__1_carry__0_i_5__1_n_9));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_272_p2__1_carry__0_i_6__1
       (.I0(M00_fu_252_p3[6]),
        .I1(tmp5_fu_259_p3[6]),
        .I2(add_ln166_2_reg_374[6]),
        .I3(temp_g_fu_272_p2__1_carry__0_i_2__1_n_9),
        .O(temp_g_fu_272_p2__1_carry__0_i_6__1_n_9));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_272_p2__1_carry__0_i_7__1
       (.I0(M00_fu_252_p3[5]),
        .I1(tmp5_fu_259_p3[5]),
        .I2(add_ln166_2_reg_374[5]),
        .I3(temp_g_fu_272_p2__1_carry__0_i_3__1_n_9),
        .O(temp_g_fu_272_p2__1_carry__0_i_7__1_n_9));
  (* HLUTNM = "lutpair65" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    temp_g_fu_272_p2__1_carry__0_i_8__1
       (.I0(M00_fu_252_p3[4]),
        .I1(tmp5_fu_259_p3[4]),
        .I2(add_ln166_2_reg_374[4]),
        .I3(tmp5_fu_259_p3[3]),
        .I4(M00_fu_252_p3[3]),
        .O(temp_g_fu_272_p2__1_carry__0_i_8__1_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__1
       (.CI(temp_g_fu_272_p2__1_carry__0_n_9),
        .CO({temp_g_fu_272_p2__1_carry__1_n_9,temp_g_fu_272_p2__1_carry__1_n_10,temp_g_fu_272_p2__1_carry__1_n_11,temp_g_fu_272_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_272_p2__1_carry__1_i_1__1_n_9,temp_g_fu_272_p2__1_carry__1_i_2__1_n_9,temp_g_fu_272_p2__1_carry__1_i_3__1_n_9,temp_g_fu_272_p2__1_carry__1_i_4__1_n_9}),
        .O(tmp_9_fu_285_p4__0[3:0]),
        .S({temp_g_fu_272_p2__1_carry__1_i_5__1_n_9,temp_g_fu_272_p2__1_carry__1_i_6__1_n_9,temp_g_fu_272_p2__1_carry__1_i_7__1_n_9,temp_g_fu_272_p2__1_carry__1_i_8__1_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_1__1
       (.I0(M00_fu_252_p3[10]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[10]),
        .O(temp_g_fu_272_p2__1_carry__1_i_1__1_n_9));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_2__1
       (.I0(M00_fu_252_p3[9]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[9]),
        .O(temp_g_fu_272_p2__1_carry__1_i_2__1_n_9));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_3__1
       (.I0(M00_fu_252_p3[8]),
        .I1(tmp5_fu_259_p3[8]),
        .I2(add_ln166_2_reg_374[8]),
        .O(temp_g_fu_272_p2__1_carry__1_i_3__1_n_9));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_4__1
       (.I0(M00_fu_252_p3[7]),
        .I1(tmp5_fu_259_p3[7]),
        .I2(add_ln166_2_reg_374[7]),
        .O(temp_g_fu_272_p2__1_carry__1_i_4__1_n_9));
  LUT4 #(
    .INIT(16'hE718)) 
    temp_g_fu_272_p2__1_carry__1_i_5__1
       (.I0(add_ln166_2_reg_374[10]),
        .I1(M00_fu_252_p3[10]),
        .I2(tmp5_fu_259_p3[14]),
        .I3(add_ln166_2_reg_374[11]),
        .O(temp_g_fu_272_p2__1_carry__1_i_5__1_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_272_p2__1_carry__1_i_6__1
       (.I0(temp_g_fu_272_p2__1_carry__1_i_2__1_n_9),
        .I1(tmp5_fu_259_p3[14]),
        .I2(M00_fu_252_p3[10]),
        .I3(add_ln166_2_reg_374[10]),
        .O(temp_g_fu_272_p2__1_carry__1_i_6__1_n_9));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_272_p2__1_carry__1_i_7__1
       (.I0(M00_fu_252_p3[9]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[9]),
        .I3(temp_g_fu_272_p2__1_carry__1_i_3__1_n_9),
        .O(temp_g_fu_272_p2__1_carry__1_i_7__1_n_9));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_272_p2__1_carry__1_i_8__1
       (.I0(M00_fu_252_p3[8]),
        .I1(tmp5_fu_259_p3[8]),
        .I2(add_ln166_2_reg_374[8]),
        .I3(temp_g_fu_272_p2__1_carry__1_i_4__1_n_9),
        .O(temp_g_fu_272_p2__1_carry__1_i_8__1_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__2
       (.CI(temp_g_fu_272_p2__1_carry__1_n_9),
        .CO({NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED[3],temp_g_fu_272_p2__1_carry__2_n_10,temp_g_fu_272_p2__1_carry__2_n_11,temp_g_fu_272_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,temp_g_fu_272_p2__1_carry__2_i_1__1_n_9,temp_g_fu_272_p2__1_carry__2_i_2__1_n_9,temp_g_fu_272_p2__1_carry__2_i_3__1_n_9}),
        .O({tmp_9_fu_285_p4,tmp_9_fu_285_p4__0[6:4]}),
        .S({temp_g_fu_272_p2__1_carry__2_i_4__1_n_9,temp_g_fu_272_p2__1_carry__2_i_5__1_n_9,temp_g_fu_272_p2__1_carry__2_i_6__1_n_9,temp_g_fu_272_p2__1_carry__2_i_7__1_n_9}));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_1__1
       (.I0(add_ln166_2_reg_374[13]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_2__1
       (.I0(add_ln166_2_reg_374[12]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_2__1_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_3__1
       (.I0(add_ln166_2_reg_374[11]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_3__1_n_9));
  LUT3 #(
    .INIT(8'hB4)) 
    temp_g_fu_272_p2__1_carry__2_i_4__1
       (.I0(add_ln166_2_reg_374[14]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[15]),
        .O(temp_g_fu_272_p2__1_carry__2_i_4__1_n_9));
  LUT3 #(
    .INIT(8'hB4)) 
    temp_g_fu_272_p2__1_carry__2_i_5__1
       (.I0(add_ln166_2_reg_374[13]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_5__1_n_9));
  LUT3 #(
    .INIT(8'hB4)) 
    temp_g_fu_272_p2__1_carry__2_i_6__1
       (.I0(add_ln166_2_reg_374[12]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[13]),
        .O(temp_g_fu_272_p2__1_carry__2_i_6__1_n_9));
  LUT3 #(
    .INIT(8'hB4)) 
    temp_g_fu_272_p2__1_carry__2_i_7__1
       (.I0(add_ln166_2_reg_374[11]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[12]),
        .O(temp_g_fu_272_p2__1_carry__2_i_7__1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_272_p2__1_carry_i_1__1
       (.I0(M00_fu_252_p3[3]),
        .I1(tmp5_fu_259_p3[3]),
        .I2(add_ln166_2_reg_374[3]),
        .O(temp_g_fu_272_p2__1_carry_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_fu_272_p2__1_carry_i_2__1
       (.I0(add_ln166_2_reg_374[2]),
        .I1(tmp5_fu_259_p3[2]),
        .O(temp_g_fu_272_p2__1_carry_i_2__1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_fu_272_p2__1_carry_i_3__1
       (.I0(add_ln166_2_reg_374[1]),
        .I1(tmp5_fu_259_p3[1]),
        .O(temp_g_fu_272_p2__1_carry_i_3__1_n_9));
  CARRY4 tmp361_fu_128_p2_carry
       (.CI(1'b0),
        .CO({tmp361_fu_128_p2_carry_n_9,tmp361_fu_128_p2_carry_n_10,tmp361_fu_128_p2_carry_n_11,tmp361_fu_128_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI(trunc_ln6_fu_154_p3[6:3]),
        .O(tmp361_fu_128_p2[3:0]),
        .S({tmp361_fu_128_p2_carry_i_1__1_n_9,tmp361_fu_128_p2_carry_i_2__1_n_9,tmp361_fu_128_p2_carry_i_3__1_n_9,tmp361_fu_128_p2_carry_i_4__1_n_9}));
  CARRY4 tmp361_fu_128_p2_carry__0
       (.CI(tmp361_fu_128_p2_carry_n_9),
        .CO({tmp361_fu_128_p2_carry__0_n_9,tmp361_fu_128_p2_carry__0_n_10,tmp361_fu_128_p2_carry__0_n_11,tmp361_fu_128_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({\vb1_val_int_reg_reg_n_9_[7] ,\vb1_val_int_reg_reg_n_9_[6] ,\vb1_val_int_reg_reg_n_9_[5] ,trunc_ln6_fu_154_p3[7]}),
        .O(tmp361_fu_128_p2[7:4]),
        .S({tmp361_fu_128_p2_carry__0_i_1__1_n_9,tmp361_fu_128_p2_carry__0_i_2__1_n_9,tmp361_fu_128_p2_carry__0_i_3__1_n_9,tmp361_fu_128_p2_carry__0_i_4__1_n_9}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_1__1
       (.I0(\vb1_val_int_reg_reg_n_9_[7] ),
        .I1(M01_fu_90_p3[10]),
        .O(tmp361_fu_128_p2_carry__0_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_2__1
       (.I0(\vb1_val_int_reg_reg_n_9_[6] ),
        .I1(M01_fu_90_p3[9]),
        .O(tmp361_fu_128_p2_carry__0_i_2__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_3__1
       (.I0(\vb1_val_int_reg_reg_n_9_[5] ),
        .I1(M01_fu_90_p3[8]),
        .O(tmp361_fu_128_p2_carry__0_i_3__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_4__1
       (.I0(trunc_ln6_fu_154_p3[7]),
        .I1(M01_fu_90_p3[7]),
        .O(tmp361_fu_128_p2_carry__0_i_4__1_n_9));
  CARRY4 tmp361_fu_128_p2_carry__1
       (.CI(tmp361_fu_128_p2_carry__0_n_9),
        .CO(NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED[3:1],tmp361_fu_128_p2[13]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_1__1
       (.I0(trunc_ln6_fu_154_p3[6]),
        .I1(M01_fu_90_p3[6]),
        .O(tmp361_fu_128_p2_carry_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_2__1
       (.I0(trunc_ln6_fu_154_p3[5]),
        .I1(M01_fu_90_p3[5]),
        .O(tmp361_fu_128_p2_carry_i_2__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_3__1
       (.I0(trunc_ln6_fu_154_p3[4]),
        .I1(M01_fu_90_p3[4]),
        .O(tmp361_fu_128_p2_carry_i_3__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_4__1
       (.I0(trunc_ln6_fu_154_p3[3]),
        .I1(M01_fu_90_p3[3]),
        .O(tmp361_fu_128_p2_carry_i_4__1_n_9));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[0]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9 ));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp361_reg_349[13]),
        .Q(tmp361_reg_349_pp0_iter1_reg[13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[1]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[2]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[3]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[4]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[5]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[6]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[6]_srl2_n_9 ));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp361_reg_349[7]),
        .Q(tmp361_reg_349_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[1]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp361_reg_349_pp0_iter1_reg[13]),
        .Q(tmp5_fu_259_p3[14]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[2]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[3]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[4]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[5]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[6]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[6]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[7]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp361_reg_349_pp0_iter1_reg[7]),
        .Q(tmp5_fu_259_p3[8]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp361_fu_128_p2[13]),
        .Q(tmp361_reg_349[13]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp361_fu_128_p2[7]),
        .Q(tmp361_reg_349[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[3]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[4]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[5]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[6]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[7]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[5] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[6] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[7] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ),
        .Q(M00_fu_252_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ),
        .Q(M00_fu_252_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ),
        .Q(M00_fu_252_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ),
        .Q(M00_fu_252_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ),
        .Q(M00_fu_252_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ),
        .Q(M00_fu_252_p3[8]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ),
        .Q(M00_fu_252_p3[9]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ),
        .Q(M00_fu_252_p3[10]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln162_reg_369[0]_i_1__1 
       (.I0(vt0_val_read_reg_333[0]),
        .I1(vb0_val_read_reg_305[0]),
        .O(\trunc_ln162_reg_369[0]_i_1__1_n_9 ));
  FDRE \trunc_ln162_reg_369_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln162_reg_369[0]_i_1__1_n_9 ),
        .Q(trunc_ln162_reg_369[0]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry_n_16),
        .Q(trunc_ln162_reg_369[1]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry_n_15),
        .Q(\trunc_ln162_reg_369_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry_n_14),
        .Q(\trunc_ln162_reg_369_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry_n_13),
        .Q(\trunc_ln162_reg_369_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_16),
        .Q(\trunc_ln162_reg_369_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_15),
        .Q(\trunc_ln162_reg_369_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_14),
        .Q(\trunc_ln162_reg_369_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(trunc_ln6_fu_154_p3[3]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(trunc_ln6_fu_154_p3[4]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(trunc_ln6_fu_154_p3[5]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(trunc_ln6_fu_154_p3[6]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(trunc_ln6_fu_154_p3[7]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\vb1_val_int_reg_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\vb1_val_int_reg_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\vb1_val_int_reg_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vt0_val_int_reg[0]),
        .Q(vt0_val_read_reg_333[0]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vt0_val_int_reg[1]),
        .Q(vt0_val_read_reg_333[1]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vt0_val_int_reg[2]),
        .Q(vt0_val_read_reg_333[2]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vt0_val_int_reg[3]),
        .Q(vt0_val_read_reg_333[3]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vt0_val_int_reg[4]),
        .Q(vt0_val_read_reg_333[4]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vt0_val_int_reg[5]),
        .Q(vt0_val_read_reg_333[5]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vt0_val_int_reg[6]),
        .Q(vt0_val_read_reg_333[6]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vt0_val_int_reg[7]),
        .Q(vt0_val_read_reg_333[7]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vt1_val_int_reg_reg[7]_0 [0]),
        .Q(M01_fu_90_p3[3]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vt1_val_int_reg_reg[7]_0 [1]),
        .Q(M01_fu_90_p3[4]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vt1_val_int_reg_reg[7]_0 [2]),
        .Q(M01_fu_90_p3[5]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vt1_val_int_reg_reg[7]_0 [3]),
        .Q(M01_fu_90_p3[6]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vt1_val_int_reg_reg[7]_0 [4]),
        .Q(M01_fu_90_p3[7]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vt1_val_int_reg_reg[7]_0 [5]),
        .Q(M01_fu_90_p3[8]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vt1_val_int_reg_reg[7]_0 [6]),
        .Q(M01_fu_90_p3[9]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vt1_val_int_reg_reg[7]_0 [7]),
        .Q(M01_fu_90_p3[10]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFGradientY_16_0_s" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s_31
   (\trunc_ln162_reg_369_reg[1]_0 ,
    O,
    \add_ln166_2_reg_374_reg[13]_0 ,
    Q,
    \add_ln155_3_reg_354_reg[2]_0 ,
    temp_g_fu_272_p2__1_carry__1_0,
    D,
    temp_g_fu_272_p2__1_carry__2_0,
    ap_ce_reg_reg,
    ap_ce_reg_reg_0,
    ap_ce_reg_reg_1,
    ap_ce_reg_reg_2,
    ap_ce_reg_reg_3,
    ap_ce_reg_reg_4,
    ap_ce_reg_reg_5,
    \add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0 ,
    \vb0_val_int_reg_reg[3] ,
    \vb0_val_int_reg_reg[7] ,
    E,
    ap_clk,
    DI,
    \add_ln168_reg_379_reg[3]_0 ,
    S,
    \add_ln155_3_reg_354_reg[7]_0 ,
    \add_ln155_3_reg_354_reg[7]_1 ,
    \add_ln155_3_reg_354_reg[11]_0 ,
    \add_ln155_3_reg_354_reg[11]_1 ,
    \add_ln155_3_reg_354_reg[11]_2 ,
    vb2_val_read_reg_298_pp0_iter1_reg,
    \ap_return_1_int_reg_reg[6] ,
    \vt1_val_int_reg_reg[0]_0 ,
    \GradientValuesY_reg_756_reg[6] ,
    vb0_val_read_reg_305,
    \trunc_ln162_reg_369_reg[4]_0 ,
    \tmp3_reg_344_reg[8]_0 ,
    \add_ln155_3_reg_354_reg[11]_3 ,
    \vb1_val_int_reg_reg[7]_0 ,
    \vt1_val_int_reg_reg[7]_0 ,
    \vt0_val_read_reg_333_reg[7]_0 ,
    vb0_val_int_reg,
    \tmp3_reg_344_reg[3]_0 ,
    \tmp3_reg_344_reg[3]_1 ,
    \tmp3_reg_344_reg[3]_2 ,
    \tmp3_reg_344_reg[3]_3 ,
    \tmp3_reg_344_reg[7]_0 ,
    \tmp3_reg_344_reg[7]_1 ,
    \tmp3_reg_344_reg[7]_2 ,
    \tmp3_reg_344_reg[7]_3 );
  output [1:0]\trunc_ln162_reg_369_reg[1]_0 ;
  output [0:0]O;
  output [2:0]\add_ln166_2_reg_374_reg[13]_0 ;
  output [6:0]Q;
  output [0:0]\add_ln155_3_reg_354_reg[2]_0 ;
  output temp_g_fu_272_p2__1_carry__1_0;
  output [6:0]D;
  output temp_g_fu_272_p2__1_carry__2_0;
  output ap_ce_reg_reg;
  output ap_ce_reg_reg_0;
  output ap_ce_reg_reg_1;
  output ap_ce_reg_reg_2;
  output ap_ce_reg_reg_3;
  output ap_ce_reg_reg_4;
  output ap_ce_reg_reg_5;
  output [0:0]\add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0 ;
  output [3:0]\vb0_val_int_reg_reg[3] ;
  output [3:0]\vb0_val_int_reg_reg[7] ;
  input [0:0]E;
  input ap_clk;
  input [0:0]DI;
  input [1:0]\add_ln168_reg_379_reg[3]_0 ;
  input [3:0]S;
  input [3:0]\add_ln155_3_reg_354_reg[7]_0 ;
  input [3:0]\add_ln155_3_reg_354_reg[7]_1 ;
  input [0:0]\add_ln155_3_reg_354_reg[11]_0 ;
  input [1:0]\add_ln155_3_reg_354_reg[11]_1 ;
  input \add_ln155_3_reg_354_reg[11]_2 ;
  input [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  input \ap_return_1_int_reg_reg[6] ;
  input [0:0]\vt1_val_int_reg_reg[0]_0 ;
  input [6:0]\GradientValuesY_reg_756_reg[6] ;
  input [7:0]vb0_val_read_reg_305;
  input \trunc_ln162_reg_369_reg[4]_0 ;
  input [8:0]\tmp3_reg_344_reg[8]_0 ;
  input \add_ln155_3_reg_354_reg[11]_3 ;
  input [7:0]\vb1_val_int_reg_reg[7]_0 ;
  input [7:0]\vt1_val_int_reg_reg[7]_0 ;
  input [7:0]\vt0_val_read_reg_333_reg[7]_0 ;
  input [7:0]vb0_val_int_reg;
  input \tmp3_reg_344_reg[3]_0 ;
  input \tmp3_reg_344_reg[3]_1 ;
  input \tmp3_reg_344_reg[3]_2 ;
  input \tmp3_reg_344_reg[3]_3 ;
  input \tmp3_reg_344_reg[7]_0 ;
  input \tmp3_reg_344_reg[7]_1 ;
  input \tmp3_reg_344_reg[7]_2 ;
  input \tmp3_reg_344_reg[7]_3 ;

  wire [6:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [6:0]\GradientValuesY_reg_756_reg[6] ;
  wire [10:3]M00_fu_252_p3;
  wire [10:10]M01_fu_90_p3;
  wire [0:0]O;
  wire [6:0]Q;
  wire [3:0]S;
  wire [12:0]add_ln155_3_fu_144_p2;
  wire add_ln155_3_fu_144_p2_carry__0_n_10;
  wire add_ln155_3_fu_144_p2_carry__0_n_11;
  wire add_ln155_3_fu_144_p2_carry__0_n_12;
  wire add_ln155_3_fu_144_p2_carry__0_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_i_1_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_i_2_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_i_4_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_i_5_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_n_10;
  wire add_ln155_3_fu_144_p2_carry__1_n_11;
  wire add_ln155_3_fu_144_p2_carry__1_n_12;
  wire add_ln155_3_fu_144_p2_carry__1_n_9;
  wire add_ln155_3_fu_144_p2_carry_n_10;
  wire add_ln155_3_fu_144_p2_carry_n_11;
  wire add_ln155_3_fu_144_p2_carry_n_12;
  wire add_ln155_3_fu_144_p2_carry_n_9;
  wire [12:0]add_ln155_3_reg_354;
  wire [0:0]\add_ln155_3_reg_354_reg[11]_0 ;
  wire [1:0]\add_ln155_3_reg_354_reg[11]_1 ;
  wire \add_ln155_3_reg_354_reg[11]_2 ;
  wire \add_ln155_3_reg_354_reg[11]_3 ;
  wire [0:0]\add_ln155_3_reg_354_reg[2]_0 ;
  wire [3:0]\add_ln155_3_reg_354_reg[7]_0 ;
  wire [3:0]\add_ln155_3_reg_354_reg[7]_1 ;
  wire [15:0]add_ln166_2_fu_238_p2;
  wire add_ln166_2_fu_238_p2__0_carry__0_i_1_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__0_i_2_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__0_i_3_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__0_i_4_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__0_i_5_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__0_i_6_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__0_i_7_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__0_i_8_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__0_n_10;
  wire add_ln166_2_fu_238_p2__0_carry__0_n_11;
  wire add_ln166_2_fu_238_p2__0_carry__0_n_12;
  wire add_ln166_2_fu_238_p2__0_carry__0_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__1_i_1_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__1_i_2_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__1_i_3_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__1_i_4_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__1_i_5_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__1_n_10;
  wire add_ln166_2_fu_238_p2__0_carry__1_n_11;
  wire add_ln166_2_fu_238_p2__0_carry__1_n_12;
  wire add_ln166_2_fu_238_p2__0_carry__1_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__2_n_10;
  wire add_ln166_2_fu_238_p2__0_carry__2_n_11;
  wire add_ln166_2_fu_238_p2__0_carry__2_n_12;
  wire add_ln166_2_fu_238_p2__0_carry_i_1__0_n_9;
  wire add_ln166_2_fu_238_p2__0_carry_i_2_n_9;
  wire add_ln166_2_fu_238_p2__0_carry_i_3_n_9;
  wire add_ln166_2_fu_238_p2__0_carry_i_4__0_n_9;
  wire add_ln166_2_fu_238_p2__0_carry_i_5_n_9;
  wire add_ln166_2_fu_238_p2__0_carry_i_6_n_9;
  wire add_ln166_2_fu_238_p2__0_carry_n_10;
  wire add_ln166_2_fu_238_p2__0_carry_n_11;
  wire add_ln166_2_fu_238_p2__0_carry_n_12;
  wire add_ln166_2_fu_238_p2__0_carry_n_9;
  wire [15:0]add_ln166_2_reg_374;
  wire [2:0]\add_ln166_2_reg_374_reg[13]_0 ;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_1_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_2_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_3_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_4_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_5_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_n_11;
  wire add_ln168_3_fu_192_p2__1_carry__0_n_12;
  wire add_ln168_3_fu_192_p2__1_carry_i_1_n_9;
  wire add_ln168_3_fu_192_p2__1_carry_i_2_n_9;
  wire add_ln168_3_fu_192_p2__1_carry_i_3_n_9;
  wire add_ln168_3_fu_192_p2__1_carry_n_10;
  wire add_ln168_3_fu_192_p2__1_carry_n_11;
  wire add_ln168_3_fu_192_p2__1_carry_n_12;
  wire add_ln168_3_fu_192_p2__1_carry_n_9;
  wire [6:2]add_ln168_3_reg_359_pp0_iter1_reg;
  wire [0:0]\add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0 ;
  wire \add_ln168_3_reg_359_reg_n_9_[1] ;
  wire \add_ln168_3_reg_359_reg_n_9_[2] ;
  wire \add_ln168_3_reg_359_reg_n_9_[3] ;
  wire \add_ln168_3_reg_359_reg_n_9_[4] ;
  wire \add_ln168_3_reg_359_reg_n_9_[5] ;
  wire \add_ln168_3_reg_359_reg_n_9_[6] ;
  wire [6:0]add_ln168_fu_247_p2;
  wire add_ln168_fu_247_p2_carry__0_i_1_n_9;
  wire add_ln168_fu_247_p2_carry__0_i_2_n_9;
  wire add_ln168_fu_247_p2_carry__0_i_3_n_9;
  wire add_ln168_fu_247_p2_carry__0_i_4_n_9;
  wire add_ln168_fu_247_p2_carry__0_i_5_n_9;
  wire add_ln168_fu_247_p2_carry__0_n_11;
  wire add_ln168_fu_247_p2_carry__0_n_12;
  wire add_ln168_fu_247_p2_carry_i_1_n_9;
  wire add_ln168_fu_247_p2_carry_i_2_n_9;
  wire add_ln168_fu_247_p2_carry_i_4_n_9;
  wire add_ln168_fu_247_p2_carry_i_5_n_9;
  wire add_ln168_fu_247_p2_carry_n_10;
  wire add_ln168_fu_247_p2_carry_n_11;
  wire add_ln168_fu_247_p2_carry_n_12;
  wire add_ln168_fu_247_p2_carry_n_9;
  wire [6:0]add_ln168_reg_379;
  wire [1:0]\add_ln168_reg_379_reg[3]_0 ;
  wire ap_ce_reg_reg;
  wire ap_ce_reg_reg_0;
  wire ap_ce_reg_reg_1;
  wire ap_ce_reg_reg_2;
  wire ap_ce_reg_reg_3;
  wire ap_ce_reg_reg_4;
  wire ap_ce_reg_reg_5;
  wire ap_clk;
  wire \ap_return_1_int_reg_reg[6] ;
  wire [6:0]ap_return_int_reg;
  wire \ap_return_int_reg[0]_i_1__2_n_9 ;
  wire \ap_return_int_reg[1]_i_1__0_n_9 ;
  wire \ap_return_int_reg[2]_i_1__0_n_9 ;
  wire \ap_return_int_reg[3]_i_1__0_n_9 ;
  wire \ap_return_int_reg[4]_i_1__0_n_9 ;
  wire \ap_return_int_reg[5]_i_1__0_n_9 ;
  wire \ap_return_int_reg[6]_i_1__0_n_9 ;
  wire [5:0]p_0_in;
  wire temp_g_2_fu_213_p2__1_carry__0_i_10_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_11_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_12_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_13_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_14_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_15_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_16_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_17_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_18_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_2_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_3_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_4_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_5_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_6_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_7_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_8_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_9_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_n_10;
  wire temp_g_2_fu_213_p2__1_carry__0_n_11;
  wire temp_g_2_fu_213_p2__1_carry__0_n_12;
  wire temp_g_2_fu_213_p2__1_carry__0_n_13;
  wire temp_g_2_fu_213_p2__1_carry__0_n_14;
  wire temp_g_2_fu_213_p2__1_carry__0_n_15;
  wire temp_g_2_fu_213_p2__1_carry__0_n_16;
  wire temp_g_2_fu_213_p2__1_carry__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_2_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_3_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_4_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_5_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_6_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_7_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_8_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_n_10;
  wire temp_g_2_fu_213_p2__1_carry__1_n_11;
  wire temp_g_2_fu_213_p2__1_carry__1_n_12;
  wire temp_g_2_fu_213_p2__1_carry__1_n_13;
  wire temp_g_2_fu_213_p2__1_carry__1_n_14;
  wire temp_g_2_fu_213_p2__1_carry__1_n_15;
  wire temp_g_2_fu_213_p2__1_carry__1_n_16;
  wire temp_g_2_fu_213_p2__1_carry__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_i_1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_i_2_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_n_12;
  wire temp_g_2_fu_213_p2__1_carry__2_n_15;
  wire temp_g_2_fu_213_p2__1_carry__2_n_16;
  wire temp_g_2_fu_213_p2__1_carry_i_11_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_12_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_2_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_3_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_4_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_5_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_6_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_7_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_8_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_9_n_9;
  wire temp_g_2_fu_213_p2__1_carry_n_10;
  wire temp_g_2_fu_213_p2__1_carry_n_11;
  wire temp_g_2_fu_213_p2__1_carry_n_12;
  wire temp_g_2_fu_213_p2__1_carry_n_13;
  wire temp_g_2_fu_213_p2__1_carry_n_14;
  wire temp_g_2_fu_213_p2__1_carry_n_15;
  wire temp_g_2_fu_213_p2__1_carry_n_16;
  wire temp_g_2_fu_213_p2__1_carry_n_9;
  wire [14:7]temp_g_2_reg_364;
  wire temp_g_fu_272_p2__1_carry__0_i_1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_2_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_3_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_4_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_5_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_6_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_7_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_8_n_9;
  wire temp_g_fu_272_p2__1_carry__0_n_10;
  wire temp_g_fu_272_p2__1_carry__0_n_11;
  wire temp_g_fu_272_p2__1_carry__0_n_12;
  wire temp_g_fu_272_p2__1_carry__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_0;
  wire temp_g_fu_272_p2__1_carry__1_i_1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_2_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_3_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_4_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_5_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_6_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_7_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_8_n_9;
  wire temp_g_fu_272_p2__1_carry__1_n_10;
  wire temp_g_fu_272_p2__1_carry__1_n_11;
  wire temp_g_fu_272_p2__1_carry__1_n_12;
  wire temp_g_fu_272_p2__1_carry__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_0;
  wire temp_g_fu_272_p2__1_carry__2_i_1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_2_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_3_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_4_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_5_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_6_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_7_n_9;
  wire temp_g_fu_272_p2__1_carry__2_n_10;
  wire temp_g_fu_272_p2__1_carry__2_n_11;
  wire temp_g_fu_272_p2__1_carry__2_n_12;
  wire temp_g_fu_272_p2__1_carry_i_1_n_9;
  wire temp_g_fu_272_p2__1_carry_i_2_n_9;
  wire temp_g_fu_272_p2__1_carry_i_3_n_9;
  wire temp_g_fu_272_p2__1_carry_n_10;
  wire temp_g_fu_272_p2__1_carry_n_11;
  wire temp_g_fu_272_p2__1_carry_n_12;
  wire temp_g_fu_272_p2__1_carry_n_9;
  wire [13:0]tmp361_fu_128_p2;
  wire tmp361_fu_128_p2_carry__0_i_1_n_9;
  wire tmp361_fu_128_p2_carry__0_i_2_n_9;
  wire tmp361_fu_128_p2_carry__0_i_3_n_9;
  wire tmp361_fu_128_p2_carry__0_i_4_n_9;
  wire tmp361_fu_128_p2_carry__0_n_10;
  wire tmp361_fu_128_p2_carry__0_n_11;
  wire tmp361_fu_128_p2_carry__0_n_12;
  wire tmp361_fu_128_p2_carry__0_n_9;
  wire tmp361_fu_128_p2_carry_i_1_n_9;
  wire tmp361_fu_128_p2_carry_i_2_n_9;
  wire tmp361_fu_128_p2_carry_i_3_n_9;
  wire tmp361_fu_128_p2_carry_i_4_n_9;
  wire tmp361_fu_128_p2_carry_n_10;
  wire tmp361_fu_128_p2_carry_n_11;
  wire tmp361_fu_128_p2_carry_n_12;
  wire tmp361_fu_128_p2_carry_n_9;
  wire [13:6]tmp361_reg_349;
  wire [13:6]tmp361_reg_349_pp0_iter1_reg;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9 ;
  wire [8:0]tmp3_reg_344;
  wire \tmp3_reg_344_reg[3]_0 ;
  wire \tmp3_reg_344_reg[3]_1 ;
  wire \tmp3_reg_344_reg[3]_2 ;
  wire \tmp3_reg_344_reg[3]_3 ;
  wire \tmp3_reg_344_reg[7]_0 ;
  wire \tmp3_reg_344_reg[7]_1 ;
  wire \tmp3_reg_344_reg[7]_2 ;
  wire \tmp3_reg_344_reg[7]_3 ;
  wire [8:0]\tmp3_reg_344_reg[8]_0 ;
  wire [9:1]tmp4_fu_225_p3;
  wire [14:1]tmp5_fu_259_p3;
  wire [4:1]tmp_9_fu_285_p4__0;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ;
  wire [6:2]trunc_ln162_reg_369;
  wire \trunc_ln162_reg_369[0]_i_1_n_9 ;
  wire [1:0]\trunc_ln162_reg_369_reg[1]_0 ;
  wire \trunc_ln162_reg_369_reg[4]_0 ;
  wire [7:3]trunc_ln6_fu_154_p3;
  wire [7:0]vb0_val_int_reg;
  wire [3:0]\vb0_val_int_reg_reg[3] ;
  wire [3:0]\vb0_val_int_reg_reg[7] ;
  wire [7:0]vb0_val_read_reg_305;
  wire [7:0]\vb1_val_int_reg_reg[7]_0 ;
  wire \vb1_val_int_reg_reg_n_9_[5] ;
  wire \vb1_val_int_reg_reg_n_9_[6] ;
  wire \vb1_val_int_reg_reg_n_9_[7] ;
  wire [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  wire [7:0]vt0_val_read_reg_333;
  wire [7:0]\vt0_val_read_reg_333_reg[7]_0 ;
  wire [0:0]\vt1_val_int_reg_reg[0]_0 ;
  wire [7:0]\vt1_val_int_reg_reg[7]_0 ;
  wire [3:0]NLW_add_ln155_3_fu_144_p2_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln155_3_fu_144_p2_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_add_ln166_2_fu_238_p2__0_carry__2_CO_UNCONNECTED;
  wire [0:0]NLW_add_ln168_3_fu_192_p2__1_carry_O_UNCONNECTED;
  wire [3:2]NLW_add_ln168_3_fu_192_p2__1_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln168_3_fu_192_p2__1_carry__0_O_UNCONNECTED;
  wire [0:0]NLW_add_ln168_fu_247_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_add_ln168_fu_247_p2_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln168_fu_247_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesY_reg_756[0]_i_1 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(E),
        .I2(add_ln168_reg_379[0]),
        .I3(ap_return_int_reg[0]),
        .I4(\vt1_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesY_reg_756_reg[6] [0]),
        .O(ap_ce_reg_reg));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesY_reg_756[1]_i_1 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(E),
        .I2(add_ln168_reg_379[1]),
        .I3(ap_return_int_reg[1]),
        .I4(\vt1_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesY_reg_756_reg[6] [1]),
        .O(ap_ce_reg_reg_0));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesY_reg_756[2]_i_1 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(E),
        .I2(add_ln168_reg_379[2]),
        .I3(ap_return_int_reg[2]),
        .I4(\vt1_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesY_reg_756_reg[6] [2]),
        .O(ap_ce_reg_reg_1));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesY_reg_756[3]_i_1 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(E),
        .I2(add_ln168_reg_379[3]),
        .I3(ap_return_int_reg[3]),
        .I4(\vt1_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesY_reg_756_reg[6] [3]),
        .O(ap_ce_reg_reg_2));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesY_reg_756[4]_i_1 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(E),
        .I2(add_ln168_reg_379[4]),
        .I3(ap_return_int_reg[4]),
        .I4(\vt1_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesY_reg_756_reg[6] [4]),
        .O(ap_ce_reg_reg_3));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesY_reg_756[5]_i_1 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(E),
        .I2(add_ln168_reg_379[5]),
        .I3(ap_return_int_reg[5]),
        .I4(\vt1_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesY_reg_756_reg[6] [5]),
        .O(ap_ce_reg_reg_4));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesY_reg_756[6]_i_2 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(E),
        .I2(add_ln168_reg_379[6]),
        .I3(ap_return_int_reg[6]),
        .I4(\vt1_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesY_reg_756_reg[6] [6]),
        .O(ap_ce_reg_reg_5));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \GradientValuesY_reg_756[6]_i_3 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [1]),
        .I1(\add_ln166_2_reg_374_reg[13]_0 [0]),
        .I2(O),
        .I3(temp_g_fu_272_p2__1_carry__1_0),
        .I4(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .O(temp_g_fu_272_p2__1_carry__2_0));
  CARRY4 add_ln155_3_fu_144_p2_carry
       (.CI(1'b0),
        .CO({add_ln155_3_fu_144_p2_carry_n_9,add_ln155_3_fu_144_p2_carry_n_10,add_ln155_3_fu_144_p2_carry_n_11,add_ln155_3_fu_144_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({Q[0],S[0],1'b0,1'b1}),
        .O(add_ln155_3_fu_144_p2[3:0]),
        .S(S));
  CARRY4 add_ln155_3_fu_144_p2_carry__0
       (.CI(add_ln155_3_fu_144_p2_carry_n_9),
        .CO({add_ln155_3_fu_144_p2_carry__0_n_9,add_ln155_3_fu_144_p2_carry__0_n_10,add_ln155_3_fu_144_p2_carry__0_n_11,add_ln155_3_fu_144_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(\add_ln155_3_reg_354_reg[7]_0 ),
        .O(add_ln155_3_fu_144_p2[7:4]),
        .S(\add_ln155_3_reg_354_reg[7]_1 ));
  CARRY4 add_ln155_3_fu_144_p2_carry__1
       (.CI(add_ln155_3_fu_144_p2_carry__0_n_9),
        .CO({add_ln155_3_fu_144_p2_carry__1_n_9,add_ln155_3_fu_144_p2_carry__1_n_10,add_ln155_3_fu_144_p2_carry__1_n_11,add_ln155_3_fu_144_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({M01_fu_90_p3,add_ln155_3_fu_144_p2_carry__1_i_1_n_9,add_ln155_3_fu_144_p2_carry__1_i_2_n_9,\add_ln155_3_reg_354_reg[11]_0 }),
        .O(add_ln155_3_fu_144_p2[11:8]),
        .S({add_ln155_3_fu_144_p2_carry__1_i_4_n_9,add_ln155_3_fu_144_p2_carry__1_i_5_n_9,\add_ln155_3_reg_354_reg[11]_1 }));
  LUT2 #(
    .INIT(4'hE)) 
    add_ln155_3_fu_144_p2_carry__1_i_1
       (.I0(Q[6]),
        .I1(\add_ln155_3_reg_354_reg[11]_2 ),
        .O(add_ln155_3_fu_144_p2_carry__1_i_1_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    add_ln155_3_fu_144_p2_carry__1_i_2
       (.I0(Q[5]),
        .I1(\add_ln155_3_reg_354_reg[11]_3 ),
        .O(add_ln155_3_fu_144_p2_carry__1_i_2_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln155_3_fu_144_p2_carry__1_i_4
       (.I0(M01_fu_90_p3),
        .O(add_ln155_3_fu_144_p2_carry__1_i_4_n_9));
  LUT3 #(
    .INIT(8'hE1)) 
    add_ln155_3_fu_144_p2_carry__1_i_5
       (.I0(\add_ln155_3_reg_354_reg[11]_2 ),
        .I1(Q[6]),
        .I2(M01_fu_90_p3),
        .O(add_ln155_3_fu_144_p2_carry__1_i_5_n_9));
  CARRY4 add_ln155_3_fu_144_p2_carry__2
       (.CI(add_ln155_3_fu_144_p2_carry__1_n_9),
        .CO(NLW_add_ln155_3_fu_144_p2_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln155_3_fu_144_p2_carry__2_O_UNCONNECTED[3:1],add_ln155_3_fu_144_p2[12]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln155_3_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[0]),
        .Q(add_ln155_3_reg_354[0]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[10]),
        .Q(add_ln155_3_reg_354[10]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[11]),
        .Q(add_ln155_3_reg_354[11]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[12]),
        .Q(add_ln155_3_reg_354[12]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[1]),
        .Q(add_ln155_3_reg_354[1]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[2]),
        .Q(\add_ln155_3_reg_354_reg[2]_0 ),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[3]),
        .Q(add_ln155_3_reg_354[3]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[4]),
        .Q(add_ln155_3_reg_354[4]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[5]),
        .Q(add_ln155_3_reg_354[5]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[6]),
        .Q(add_ln155_3_reg_354[6]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[7]),
        .Q(add_ln155_3_reg_354[7]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[8]),
        .Q(add_ln155_3_reg_354[8]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[9]),
        .Q(add_ln155_3_reg_354[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln166_2_fu_238_p2__0_carry
       (.CI(1'b0),
        .CO({add_ln166_2_fu_238_p2__0_carry_n_9,add_ln166_2_fu_238_p2__0_carry_n_10,add_ln166_2_fu_238_p2__0_carry_n_11,add_ln166_2_fu_238_p2__0_carry_n_12}),
        .CYINIT(1'b0),
        .DI({add_ln166_2_fu_238_p2__0_carry_i_1__0_n_9,add_ln166_2_fu_238_p2__0_carry_i_2_n_9,tmp4_fu_225_p3[1],\trunc_ln162_reg_369_reg[1]_0 [0]}),
        .O({add_ln166_2_fu_238_p2[3:1],add_ln168_fu_247_p2[0]}),
        .S({add_ln166_2_fu_238_p2__0_carry_i_3_n_9,add_ln166_2_fu_238_p2__0_carry_i_4__0_n_9,add_ln166_2_fu_238_p2__0_carry_i_5_n_9,add_ln166_2_fu_238_p2__0_carry_i_6_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln166_2_fu_238_p2__0_carry__0
       (.CI(add_ln166_2_fu_238_p2__0_carry_n_9),
        .CO({add_ln166_2_fu_238_p2__0_carry__0_n_9,add_ln166_2_fu_238_p2__0_carry__0_n_10,add_ln166_2_fu_238_p2__0_carry__0_n_11,add_ln166_2_fu_238_p2__0_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({add_ln166_2_fu_238_p2__0_carry__0_i_1_n_9,add_ln166_2_fu_238_p2__0_carry__0_i_2_n_9,add_ln166_2_fu_238_p2__0_carry__0_i_3_n_9,add_ln166_2_fu_238_p2__0_carry__0_i_4_n_9}),
        .O(add_ln166_2_fu_238_p2[7:4]),
        .S({add_ln166_2_fu_238_p2__0_carry__0_i_5_n_9,add_ln166_2_fu_238_p2__0_carry__0_i_6_n_9,add_ln166_2_fu_238_p2__0_carry__0_i_7_n_9,add_ln166_2_fu_238_p2__0_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_1
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .I1(trunc_ln162_reg_369[6]),
        .I2(tmp4_fu_225_p3[6]),
        .O(add_ln166_2_fu_238_p2__0_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_2
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .I1(trunc_ln162_reg_369[5]),
        .I2(tmp4_fu_225_p3[5]),
        .O(add_ln166_2_fu_238_p2__0_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_3
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .I1(trunc_ln162_reg_369[4]),
        .I2(tmp4_fu_225_p3[4]),
        .O(add_ln166_2_fu_238_p2__0_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_4
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .I1(trunc_ln162_reg_369[3]),
        .I2(tmp4_fu_225_p3[3]),
        .O(add_ln166_2_fu_238_p2__0_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_5
       (.I0(add_ln166_2_fu_238_p2__0_carry__0_i_1_n_9),
        .I1(temp_g_2_reg_364[7]),
        .I2(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .I3(tmp4_fu_225_p3[7]),
        .O(add_ln166_2_fu_238_p2__0_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_6
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .I1(trunc_ln162_reg_369[6]),
        .I2(tmp4_fu_225_p3[6]),
        .I3(add_ln166_2_fu_238_p2__0_carry__0_i_2_n_9),
        .O(add_ln166_2_fu_238_p2__0_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_7
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .I1(trunc_ln162_reg_369[5]),
        .I2(tmp4_fu_225_p3[5]),
        .I3(add_ln166_2_fu_238_p2__0_carry__0_i_3_n_9),
        .O(add_ln166_2_fu_238_p2__0_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_8
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .I1(trunc_ln162_reg_369[4]),
        .I2(tmp4_fu_225_p3[4]),
        .I3(add_ln166_2_fu_238_p2__0_carry__0_i_4_n_9),
        .O(add_ln166_2_fu_238_p2__0_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln166_2_fu_238_p2__0_carry__1
       (.CI(add_ln166_2_fu_238_p2__0_carry__0_n_9),
        .CO({add_ln166_2_fu_238_p2__0_carry__1_n_9,add_ln166_2_fu_238_p2__0_carry__1_n_10,add_ln166_2_fu_238_p2__0_carry__1_n_11,add_ln166_2_fu_238_p2__0_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,temp_g_2_reg_364[10],add_ln166_2_fu_238_p2__0_carry__1_i_1_n_9,add_ln166_2_fu_238_p2__0_carry__1_i_2_n_9}),
        .O(add_ln166_2_fu_238_p2[11:8]),
        .S({temp_g_2_reg_364[11],add_ln166_2_fu_238_p2__0_carry__1_i_3_n_9,add_ln166_2_fu_238_p2__0_carry__1_i_4_n_9,add_ln166_2_fu_238_p2__0_carry__1_i_5_n_9}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln166_2_fu_238_p2__0_carry__1_i_1
       (.I0(temp_g_2_reg_364[8]),
        .I1(tmp4_fu_225_p3[8]),
        .O(add_ln166_2_fu_238_p2__0_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln166_2_fu_238_p2__0_carry__1_i_2
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .I1(temp_g_2_reg_364[7]),
        .I2(tmp4_fu_225_p3[7]),
        .O(add_ln166_2_fu_238_p2__0_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'h78)) 
    add_ln166_2_fu_238_p2__0_carry__1_i_3
       (.I0(tmp4_fu_225_p3[9]),
        .I1(temp_g_2_reg_364[9]),
        .I2(temp_g_2_reg_364[10]),
        .O(add_ln166_2_fu_238_p2__0_carry__1_i_3_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln166_2_fu_238_p2__0_carry__1_i_4
       (.I0(tmp4_fu_225_p3[8]),
        .I1(temp_g_2_reg_364[8]),
        .I2(temp_g_2_reg_364[9]),
        .I3(tmp4_fu_225_p3[9]),
        .O(add_ln166_2_fu_238_p2__0_carry__1_i_4_n_9));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    add_ln166_2_fu_238_p2__0_carry__1_i_5
       (.I0(tmp4_fu_225_p3[7]),
        .I1(temp_g_2_reg_364[7]),
        .I2(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .I3(temp_g_2_reg_364[8]),
        .I4(tmp4_fu_225_p3[8]),
        .O(add_ln166_2_fu_238_p2__0_carry__1_i_5_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln166_2_fu_238_p2__0_carry__2
       (.CI(add_ln166_2_fu_238_p2__0_carry__1_n_9),
        .CO({NLW_add_ln166_2_fu_238_p2__0_carry__2_CO_UNCONNECTED[3],add_ln166_2_fu_238_p2__0_carry__2_n_10,add_ln166_2_fu_238_p2__0_carry__2_n_11,add_ln166_2_fu_238_p2__0_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln166_2_fu_238_p2[15:12]),
        .S({temp_g_2_reg_364[14],temp_g_2_reg_364[14:12]}));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln166_2_fu_238_p2__0_carry_i_1__0
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I1(trunc_ln162_reg_369[2]),
        .I2(tmp4_fu_225_p3[2]),
        .O(add_ln166_2_fu_238_p2__0_carry_i_1__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln166_2_fu_238_p2__0_carry_i_2
       (.I0(tmp4_fu_225_p3[2]),
        .I1(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I2(trunc_ln162_reg_369[2]),
        .O(add_ln166_2_fu_238_p2__0_carry_i_2_n_9));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln166_2_fu_238_p2__0_carry_i_3
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .I1(trunc_ln162_reg_369[3]),
        .I2(tmp4_fu_225_p3[3]),
        .I3(add_ln166_2_fu_238_p2__0_carry_i_1__0_n_9),
        .O(add_ln166_2_fu_238_p2__0_carry_i_3_n_9));
  (* HLUTNM = "lutpair75" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln166_2_fu_238_p2__0_carry_i_4__0
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I1(trunc_ln162_reg_369[2]),
        .I2(tmp4_fu_225_p3[2]),
        .I3(\trunc_ln162_reg_369_reg[1]_0 [1]),
        .I4(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .O(add_ln166_2_fu_238_p2__0_carry_i_4__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln166_2_fu_238_p2__0_carry_i_5
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .I1(\trunc_ln162_reg_369_reg[1]_0 [1]),
        .I2(tmp4_fu_225_p3[1]),
        .O(add_ln166_2_fu_238_p2__0_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln166_2_fu_238_p2__0_carry_i_6
       (.I0(\trunc_ln162_reg_369_reg[1]_0 [0]),
        .I1(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .O(add_ln166_2_fu_238_p2__0_carry_i_6_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln166_2_reg_374[0]_i_1 
       (.I0(\trunc_ln162_reg_369_reg[1]_0 [0]),
        .I1(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .O(add_ln166_2_fu_238_p2[0]));
  FDRE \add_ln166_2_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[0]),
        .Q(add_ln166_2_reg_374[0]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[10]),
        .Q(add_ln166_2_reg_374[10]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[11]),
        .Q(add_ln166_2_reg_374[11]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[12]),
        .Q(add_ln166_2_reg_374[12]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[13]),
        .Q(add_ln166_2_reg_374[13]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[14]),
        .Q(add_ln166_2_reg_374[14]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[15]),
        .Q(add_ln166_2_reg_374[15]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[1]),
        .Q(add_ln166_2_reg_374[1]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[2]),
        .Q(add_ln166_2_reg_374[2]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[3]),
        .Q(add_ln166_2_reg_374[3]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[4]),
        .Q(add_ln166_2_reg_374[4]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[5]),
        .Q(add_ln166_2_reg_374[5]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[6]),
        .Q(add_ln166_2_reg_374[6]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[7]),
        .Q(add_ln166_2_reg_374[7]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[8]),
        .Q(add_ln166_2_reg_374[8]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[9]),
        .Q(add_ln166_2_reg_374[9]),
        .R(1'b0));
  CARRY4 add_ln168_3_fu_192_p2__1_carry
       (.CI(1'b0),
        .CO({add_ln168_3_fu_192_p2__1_carry_n_9,add_ln168_3_fu_192_p2__1_carry_n_10,add_ln168_3_fu_192_p2__1_carry_n_11,add_ln168_3_fu_192_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({tmp361_fu_128_p2[2:0],1'b0}),
        .O({p_0_in[2:0],NLW_add_ln168_3_fu_192_p2__1_carry_O_UNCONNECTED[0]}),
        .S({add_ln168_3_fu_192_p2__1_carry_i_1_n_9,add_ln168_3_fu_192_p2__1_carry_i_2_n_9,add_ln168_3_fu_192_p2__1_carry_i_3_n_9,1'b0}));
  CARRY4 add_ln168_3_fu_192_p2__1_carry__0
       (.CI(add_ln168_3_fu_192_p2__1_carry_n_9),
        .CO({NLW_add_ln168_3_fu_192_p2__1_carry__0_CO_UNCONNECTED[3:2],add_ln168_3_fu_192_p2__1_carry__0_n_11,add_ln168_3_fu_192_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln168_3_fu_192_p2__1_carry__0_i_1_n_9,add_ln168_3_fu_192_p2__1_carry__0_i_2_n_9}),
        .O({NLW_add_ln168_3_fu_192_p2__1_carry__0_O_UNCONNECTED[3],p_0_in[5:3]}),
        .S({1'b0,add_ln168_3_fu_192_p2__1_carry__0_i_3_n_9,add_ln168_3_fu_192_p2__1_carry__0_i_4_n_9,add_ln168_3_fu_192_p2__1_carry__0_i_5_n_9}));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_1
       (.I0(\tmp3_reg_344_reg[8]_0 [3]),
        .I1(trunc_ln6_fu_154_p3[4]),
        .I2(tmp361_fu_128_p2[3]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_2
       (.I0(tmp361_fu_128_p2[3]),
        .I1(\tmp3_reg_344_reg[8]_0 [3]),
        .I2(trunc_ln6_fu_154_p3[4]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_2_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_3
       (.I0(tmp361_fu_128_p2[4]),
        .I1(trunc_ln6_fu_154_p3[5]),
        .I2(\tmp3_reg_344_reg[8]_0 [4]),
        .I3(trunc_ln6_fu_154_p3[6]),
        .I4(\tmp3_reg_344_reg[8]_0 [5]),
        .I5(tmp361_fu_128_p2[5]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_4
       (.I0(add_ln168_3_fu_192_p2__1_carry__0_i_1_n_9),
        .I1(trunc_ln6_fu_154_p3[5]),
        .I2(\tmp3_reg_344_reg[8]_0 [4]),
        .I3(tmp361_fu_128_p2[4]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_4_n_9));
  (* HLUTNM = "lutpair17" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_5
       (.I0(\tmp3_reg_344_reg[8]_0 [3]),
        .I1(trunc_ln6_fu_154_p3[4]),
        .I2(tmp361_fu_128_p2[3]),
        .I3(trunc_ln6_fu_154_p3[3]),
        .I4(\tmp3_reg_344_reg[8]_0 [2]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_5_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln168_3_fu_192_p2__1_carry_i_1
       (.I0(\tmp3_reg_344_reg[8]_0 [2]),
        .I1(trunc_ln6_fu_154_p3[3]),
        .I2(tmp361_fu_128_p2[2]),
        .O(add_ln168_3_fu_192_p2__1_carry_i_1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln168_3_fu_192_p2__1_carry_i_2
       (.I0(tmp361_fu_128_p2[1]),
        .I1(\tmp3_reg_344_reg[8]_0 [1]),
        .O(add_ln168_3_fu_192_p2__1_carry_i_2_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln168_3_fu_192_p2__1_carry_i_3
       (.I0(tmp361_fu_128_p2[0]),
        .I1(\tmp3_reg_344_reg[8]_0 [0]),
        .O(add_ln168_3_fu_192_p2__1_carry_i_3_n_9));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln168_3_reg_359_reg_n_9_[1] ),
        .Q(\add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0 ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln168_3_reg_359_reg_n_9_[2] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln168_3_reg_359_reg_n_9_[3] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln168_3_reg_359_reg_n_9_[4] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln168_3_reg_359_reg_n_9_[5] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln168_3_reg_359_reg_n_9_[6] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[6] ),
        .R(1'b0));
  CARRY4 add_ln168_fu_247_p2_carry
       (.CI(1'b0),
        .CO({add_ln168_fu_247_p2_carry_n_9,add_ln168_fu_247_p2_carry_n_10,add_ln168_fu_247_p2_carry_n_11,add_ln168_fu_247_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({add_ln168_fu_247_p2_carry_i_1_n_9,add_ln168_fu_247_p2_carry_i_2_n_9,DI,1'b0}),
        .O({add_ln168_fu_247_p2[3:1],NLW_add_ln168_fu_247_p2_carry_O_UNCONNECTED[0]}),
        .S({add_ln168_fu_247_p2_carry_i_4_n_9,add_ln168_fu_247_p2_carry_i_5_n_9,\add_ln168_reg_379_reg[3]_0 }));
  CARRY4 add_ln168_fu_247_p2_carry__0
       (.CI(add_ln168_fu_247_p2_carry_n_9),
        .CO({NLW_add_ln168_fu_247_p2_carry__0_CO_UNCONNECTED[3:2],add_ln168_fu_247_p2_carry__0_n_11,add_ln168_fu_247_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln168_fu_247_p2_carry__0_i_1_n_9,add_ln168_fu_247_p2_carry__0_i_2_n_9}),
        .O({NLW_add_ln168_fu_247_p2_carry__0_O_UNCONNECTED[3],add_ln168_fu_247_p2[6:4]}),
        .S({1'b0,add_ln168_fu_247_p2_carry__0_i_3_n_9,add_ln168_fu_247_p2_carry__0_i_4_n_9,add_ln168_fu_247_p2_carry__0_i_5_n_9}));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln168_fu_247_p2_carry__0_i_1
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .I1(trunc_ln162_reg_369[4]),
        .I2(add_ln168_3_reg_359_pp0_iter1_reg[4]),
        .O(add_ln168_fu_247_p2_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln168_fu_247_p2_carry__0_i_2
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .I1(trunc_ln162_reg_369[3]),
        .I2(add_ln168_3_reg_359_pp0_iter1_reg[3]),
        .O(add_ln168_fu_247_p2_carry__0_i_2_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    add_ln168_fu_247_p2_carry__0_i_3
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[5]),
        .I1(trunc_ln162_reg_369[5]),
        .I2(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .I3(trunc_ln162_reg_369[6]),
        .I4(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .I5(add_ln168_3_reg_359_pp0_iter1_reg[6]),
        .O(add_ln168_fu_247_p2_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln168_fu_247_p2_carry__0_i_4
       (.I0(add_ln168_fu_247_p2_carry__0_i_1_n_9),
        .I1(trunc_ln162_reg_369[5]),
        .I2(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .I3(add_ln168_3_reg_359_pp0_iter1_reg[5]),
        .O(add_ln168_fu_247_p2_carry__0_i_4_n_9));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln168_fu_247_p2_carry__0_i_5
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .I1(trunc_ln162_reg_369[4]),
        .I2(add_ln168_3_reg_359_pp0_iter1_reg[4]),
        .I3(add_ln168_fu_247_p2_carry__0_i_2_n_9),
        .O(add_ln168_fu_247_p2_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln168_fu_247_p2_carry_i_1
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I1(trunc_ln162_reg_369[2]),
        .I2(add_ln168_3_reg_359_pp0_iter1_reg[2]),
        .O(add_ln168_fu_247_p2_carry_i_1_n_9));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln168_fu_247_p2_carry_i_2
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .I1(\trunc_ln162_reg_369_reg[1]_0 [1]),
        .I2(\add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0 ),
        .O(add_ln168_fu_247_p2_carry_i_2_n_9));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln168_fu_247_p2_carry_i_4
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .I1(trunc_ln162_reg_369[3]),
        .I2(add_ln168_3_reg_359_pp0_iter1_reg[3]),
        .I3(add_ln168_fu_247_p2_carry_i_1_n_9),
        .O(add_ln168_fu_247_p2_carry_i_4_n_9));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln168_fu_247_p2_carry_i_5
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I1(trunc_ln162_reg_369[2]),
        .I2(add_ln168_3_reg_359_pp0_iter1_reg[2]),
        .I3(add_ln168_fu_247_p2_carry_i_2_n_9),
        .O(add_ln168_fu_247_p2_carry_i_5_n_9));
  FDRE \add_ln168_reg_379_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln168_fu_247_p2[0]),
        .Q(add_ln168_reg_379[0]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln168_fu_247_p2[1]),
        .Q(add_ln168_reg_379[1]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln168_fu_247_p2[2]),
        .Q(add_ln168_reg_379[2]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln168_fu_247_p2[3]),
        .Q(add_ln168_reg_379[3]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln168_fu_247_p2[4]),
        .Q(add_ln168_reg_379[4]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln168_fu_247_p2[5]),
        .Q(add_ln168_reg_379[5]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln168_fu_247_p2[6]),
        .Q(add_ln168_reg_379[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_1_int_reg[0]_i_1 
       (.I0(\ap_return_1_int_reg_reg[6] ),
        .I1(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I2(add_ln168_reg_379[0]),
        .I3(E),
        .I4(ap_return_int_reg[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_1_int_reg[1]_i_1 
       (.I0(\ap_return_1_int_reg_reg[6] ),
        .I1(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I2(add_ln168_reg_379[1]),
        .I3(E),
        .I4(ap_return_int_reg[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_1_int_reg[2]_i_1 
       (.I0(\ap_return_1_int_reg_reg[6] ),
        .I1(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I2(add_ln168_reg_379[2]),
        .I3(E),
        .I4(ap_return_int_reg[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_1_int_reg[3]_i_1 
       (.I0(\ap_return_1_int_reg_reg[6] ),
        .I1(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I2(add_ln168_reg_379[3]),
        .I3(E),
        .I4(ap_return_int_reg[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_1_int_reg[4]_i_1 
       (.I0(\ap_return_1_int_reg_reg[6] ),
        .I1(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I2(add_ln168_reg_379[4]),
        .I3(E),
        .I4(ap_return_int_reg[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_1_int_reg[5]_i_1 
       (.I0(\ap_return_1_int_reg_reg[6] ),
        .I1(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I2(add_ln168_reg_379[5]),
        .I3(E),
        .I4(ap_return_int_reg[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_1_int_reg[6]_i_1 
       (.I0(\ap_return_1_int_reg_reg[6] ),
        .I1(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I2(add_ln168_reg_379[6]),
        .I3(E),
        .I4(ap_return_int_reg[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[0]_i_1__2 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(temp_g_fu_272_p2__1_carry__1_0),
        .I2(O),
        .I3(\add_ln166_2_reg_374_reg[13]_0 [0]),
        .I4(\add_ln166_2_reg_374_reg[13]_0 [1]),
        .I5(add_ln168_reg_379[0]),
        .O(\ap_return_int_reg[0]_i_1__2_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[1]_i_1__0 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(temp_g_fu_272_p2__1_carry__1_0),
        .I2(O),
        .I3(\add_ln166_2_reg_374_reg[13]_0 [0]),
        .I4(\add_ln166_2_reg_374_reg[13]_0 [1]),
        .I5(add_ln168_reg_379[1]),
        .O(\ap_return_int_reg[1]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[2]_i_1__0 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(temp_g_fu_272_p2__1_carry__1_0),
        .I2(O),
        .I3(\add_ln166_2_reg_374_reg[13]_0 [0]),
        .I4(\add_ln166_2_reg_374_reg[13]_0 [1]),
        .I5(add_ln168_reg_379[2]),
        .O(\ap_return_int_reg[2]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[3]_i_1__0 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(temp_g_fu_272_p2__1_carry__1_0),
        .I2(O),
        .I3(\add_ln166_2_reg_374_reg[13]_0 [0]),
        .I4(\add_ln166_2_reg_374_reg[13]_0 [1]),
        .I5(add_ln168_reg_379[3]),
        .O(\ap_return_int_reg[3]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[4]_i_1__0 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(temp_g_fu_272_p2__1_carry__1_0),
        .I2(O),
        .I3(\add_ln166_2_reg_374_reg[13]_0 [0]),
        .I4(\add_ln166_2_reg_374_reg[13]_0 [1]),
        .I5(add_ln168_reg_379[4]),
        .O(\ap_return_int_reg[4]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[5]_i_1__0 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(temp_g_fu_272_p2__1_carry__1_0),
        .I2(O),
        .I3(\add_ln166_2_reg_374_reg[13]_0 [0]),
        .I4(\add_ln166_2_reg_374_reg[13]_0 [1]),
        .I5(add_ln168_reg_379[5]),
        .O(\ap_return_int_reg[5]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[6]_i_1__0 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(temp_g_fu_272_p2__1_carry__1_0),
        .I2(O),
        .I3(\add_ln166_2_reg_374_reg[13]_0 [0]),
        .I4(\add_ln166_2_reg_374_reg[13]_0 [1]),
        .I5(add_ln168_reg_379[6]),
        .O(\ap_return_int_reg[6]_i_1__0_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_return_int_reg[6]_i_2__0 
       (.I0(tmp_9_fu_285_p4__0[2]),
        .I1(tmp_9_fu_285_p4__0[1]),
        .I2(tmp_9_fu_285_p4__0[4]),
        .I3(tmp_9_fu_285_p4__0[3]),
        .O(temp_g_fu_272_p2__1_carry__1_0));
  FDSE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_return_int_reg[0]_i_1__2_n_9 ),
        .Q(ap_return_int_reg[0]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_return_int_reg[1]_i_1__0_n_9 ),
        .Q(ap_return_int_reg[1]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_return_int_reg[2]_i_1__0_n_9 ),
        .Q(ap_return_int_reg[2]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_return_int_reg[3]_i_1__0_n_9 ),
        .Q(ap_return_int_reg[3]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_return_int_reg[4]_i_1__0_n_9 ),
        .Q(ap_return_int_reg[4]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_return_int_reg[5]_i_1__0_n_9 ),
        .Q(ap_return_int_reg[5]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_return_int_reg[6]_i_1__0_n_9 ),
        .Q(ap_return_int_reg[6]),
        .S(1'b0));
  CARRY4 temp_g_2_fu_213_p2__1_carry
       (.CI(1'b0),
        .CO({temp_g_2_fu_213_p2__1_carry_n_9,temp_g_2_fu_213_p2__1_carry_n_10,temp_g_2_fu_213_p2__1_carry_n_11,temp_g_2_fu_213_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry_i_1_n_9,temp_g_2_fu_213_p2__1_carry_i_2_n_9,temp_g_2_fu_213_p2__1_carry_i_3_n_9,1'b0}),
        .O({temp_g_2_fu_213_p2__1_carry_n_13,temp_g_2_fu_213_p2__1_carry_n_14,temp_g_2_fu_213_p2__1_carry_n_15,temp_g_2_fu_213_p2__1_carry_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry_i_4_n_9,temp_g_2_fu_213_p2__1_carry_i_5_n_9,temp_g_2_fu_213_p2__1_carry_i_6_n_9,temp_g_2_fu_213_p2__1_carry_i_7_n_9}));
  CARRY4 temp_g_2_fu_213_p2__1_carry__0
       (.CI(temp_g_2_fu_213_p2__1_carry_n_9),
        .CO({temp_g_2_fu_213_p2__1_carry__0_n_9,temp_g_2_fu_213_p2__1_carry__0_n_10,temp_g_2_fu_213_p2__1_carry__0_n_11,temp_g_2_fu_213_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry__0_i_1_n_9,temp_g_2_fu_213_p2__1_carry__0_i_2_n_9,temp_g_2_fu_213_p2__1_carry__0_i_3_n_9,temp_g_2_fu_213_p2__1_carry__0_i_4_n_9}),
        .O({temp_g_2_fu_213_p2__1_carry__0_n_13,temp_g_2_fu_213_p2__1_carry__0_n_14,temp_g_2_fu_213_p2__1_carry__0_n_15,temp_g_2_fu_213_p2__1_carry__0_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry__0_i_5_n_9,temp_g_2_fu_213_p2__1_carry__0_i_6_n_9,temp_g_2_fu_213_p2__1_carry__0_i_7_n_9,temp_g_2_fu_213_p2__1_carry__0_i_8_n_9}));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_1
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .I3(vb0_val_read_reg_305[7]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_9_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_10_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_1_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_10
       (.I0(vt0_val_read_reg_333[5]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[4]),
        .I3(vb0_val_read_reg_305[6]),
        .I4(add_ln155_3_reg_354[6]),
        .I5(vt0_val_read_reg_333[6]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_10_n_9));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_11
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_11_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_12
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[5]),
        .I4(add_ln155_3_reg_354[5]),
        .I5(vt0_val_read_reg_333[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_12_n_9));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_13
       (.I0(vt0_val_read_reg_333[5]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_13_n_9));
  LUT6 #(
    .INIT(64'hE0F808EF08EFE0F8)) 
    temp_g_2_fu_213_p2__1_carry__0_i_14
       (.I0(vt0_val_read_reg_333[2]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[4]),
        .I4(add_ln155_3_reg_354[4]),
        .I5(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_14_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_15
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .I3(vb0_val_read_reg_305[7]),
        .I4(vt0_val_read_reg_333[7]),
        .I5(add_ln155_3_reg_354[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_15_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_16
       (.I0(add_ln155_3_reg_354[7]),
        .I1(vt0_val_read_reg_333[7]),
        .I2(vb0_val_read_reg_305[7]),
        .I3(vt0_val_read_reg_333[5]),
        .I4(add_ln155_3_reg_354[6]),
        .I5(vt0_val_read_reg_333[6]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_16_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_17
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vb0_val_read_reg_305[6]),
        .I3(vt0_val_read_reg_333[4]),
        .I4(add_ln155_3_reg_354[5]),
        .I5(vt0_val_read_reg_333[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_17_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_18
       (.I0(vt0_val_read_reg_333[5]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vb0_val_read_reg_305[5]),
        .I3(vt0_val_read_reg_333[3]),
        .I4(add_ln155_3_reg_354[4]),
        .I5(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_18_n_9));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_2
       (.I0(vt0_val_read_reg_333[5]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[4]),
        .I3(vb0_val_read_reg_305[6]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_11_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_12_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_2_n_9));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_3
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[5]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_13_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_14_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h2A00)) 
    temp_g_2_fu_213_p2__1_carry__0_i_4
       (.I0(temp_g_2_fu_213_p2__1_carry_i_8_n_9),
        .I1(vt0_val_read_reg_333[1]),
        .I2(vt0_val_read_reg_333[2]),
        .I3(temp_g_2_fu_213_p2__1_carry_i_9_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_4_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_5
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_1_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_15_n_9),
        .I2(add_ln155_3_reg_354[8]),
        .I3(vt0_val_read_reg_333[6]),
        .I4(add_ln155_3_reg_354[7]),
        .I5(vt0_val_read_reg_333[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_5_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_6
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_2_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_10_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_16_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_6_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_7
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_3_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_12_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_17_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_7_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_8
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_4_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_14_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_18_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_8_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_9
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(vt0_val_read_reg_333[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_9_n_9));
  CARRY4 temp_g_2_fu_213_p2__1_carry__1
       (.CI(temp_g_2_fu_213_p2__1_carry__0_n_9),
        .CO({temp_g_2_fu_213_p2__1_carry__1_n_9,temp_g_2_fu_213_p2__1_carry__1_n_10,temp_g_2_fu_213_p2__1_carry__1_n_11,temp_g_2_fu_213_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry__1_i_1_n_9,temp_g_2_fu_213_p2__1_carry__1_i_2_n_9,temp_g_2_fu_213_p2__1_carry__1_i_3_n_9,temp_g_2_fu_213_p2__1_carry__1_i_4_n_9}),
        .O({temp_g_2_fu_213_p2__1_carry__1_n_13,temp_g_2_fu_213_p2__1_carry__1_n_14,temp_g_2_fu_213_p2__1_carry__1_n_15,temp_g_2_fu_213_p2__1_carry__1_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry__1_i_5_n_9,temp_g_2_fu_213_p2__1_carry__1_i_6_n_9,temp_g_2_fu_213_p2__1_carry__1_i_7_n_9,temp_g_2_fu_213_p2__1_carry__1_i_8_n_9}));
  LUT2 #(
    .INIT(4'h2)) 
    temp_g_2_fu_213_p2__1_carry__1_i_1
       (.I0(add_ln155_3_reg_354[11]),
        .I1(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_1_n_9));
  LUT4 #(
    .INIT(16'h0700)) 
    temp_g_2_fu_213_p2__1_carry__1_i_2
       (.I0(vt0_val_read_reg_333[7]),
        .I1(add_ln155_3_reg_354[8]),
        .I2(add_ln155_3_reg_354[9]),
        .I3(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_2_n_9));
  LUT5 #(
    .INIT(32'h00071000)) 
    temp_g_2_fu_213_p2__1_carry__1_i_3
       (.I0(add_ln155_3_reg_354[7]),
        .I1(vt0_val_read_reg_333[6]),
        .I2(vt0_val_read_reg_333[7]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(add_ln155_3_reg_354[9]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_3_n_9));
  LUT5 #(
    .INIT(32'h0000BD42)) 
    temp_g_2_fu_213_p2__1_carry__1_i_4
       (.I0(vt0_val_read_reg_333[7]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(vt0_val_read_reg_333[6]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_15_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_4_n_9));
  LUT3 #(
    .INIT(8'h93)) 
    temp_g_2_fu_213_p2__1_carry__1_i_5
       (.I0(add_ln155_3_reg_354[10]),
        .I1(add_ln155_3_reg_354[12]),
        .I2(add_ln155_3_reg_354[11]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_5_n_9));
  LUT5 #(
    .INIT(32'hEA1500FF)) 
    temp_g_2_fu_213_p2__1_carry__1_i_6
       (.I0(add_ln155_3_reg_354[9]),
        .I1(add_ln155_3_reg_354[8]),
        .I2(vt0_val_read_reg_333[7]),
        .I3(add_ln155_3_reg_354[11]),
        .I4(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_6_n_9));
  LUT6 #(
    .INIT(64'hFEF0F080010F0F7F)) 
    temp_g_2_fu_213_p2__1_carry__1_i_7
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(add_ln155_3_reg_354[9]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(vt0_val_read_reg_333[7]),
        .I5(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_7_n_9));
  LUT6 #(
    .INIT(64'h9666966996696669)) 
    temp_g_2_fu_213_p2__1_carry__1_i_8
       (.I0(temp_g_2_fu_213_p2__1_carry__1_i_4_n_9),
        .I1(add_ln155_3_reg_354[9]),
        .I2(add_ln155_3_reg_354[8]),
        .I3(vt0_val_read_reg_333[7]),
        .I4(vt0_val_read_reg_333[6]),
        .I5(add_ln155_3_reg_354[7]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_8_n_9));
  CARRY4 temp_g_2_fu_213_p2__1_carry__2
       (.CI(temp_g_2_fu_213_p2__1_carry__1_n_9),
        .CO({NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED[3:1],temp_g_2_fu_213_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,temp_g_2_fu_213_p2__1_carry__2_i_1_n_9}),
        .O({NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED[3:2],temp_g_2_fu_213_p2__1_carry__2_n_15,temp_g_2_fu_213_p2__1_carry__2_n_16}),
        .S({1'b0,1'b0,1'b1,temp_g_2_fu_213_p2__1_carry__2_i_2_n_9}));
  LUT2 #(
    .INIT(4'h2)) 
    temp_g_2_fu_213_p2__1_carry__2_i_1
       (.I0(add_ln155_3_reg_354[12]),
        .I1(add_ln155_3_reg_354[11]),
        .O(temp_g_2_fu_213_p2__1_carry__2_i_1_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    temp_g_2_fu_213_p2__1_carry__2_i_2
       (.I0(add_ln155_3_reg_354[11]),
        .I1(add_ln155_3_reg_354[12]),
        .O(temp_g_2_fu_213_p2__1_carry__2_i_2_n_9));
  LUT4 #(
    .INIT(16'hD52A)) 
    temp_g_2_fu_213_p2__1_carry_i_1
       (.I0(temp_g_2_fu_213_p2__1_carry_i_8_n_9),
        .I1(vt0_val_read_reg_333[1]),
        .I2(vt0_val_read_reg_333[2]),
        .I3(temp_g_2_fu_213_p2__1_carry_i_9_n_9),
        .O(temp_g_2_fu_213_p2__1_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry_i_11
       (.I0(vt0_val_read_reg_333[2]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[3]),
        .O(temp_g_2_fu_213_p2__1_carry_i_11_n_9));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_2_fu_213_p2__1_carry_i_12
       (.I0(vt0_val_read_reg_333[0]),
        .I1(add_ln155_3_reg_354[1]),
        .I2(vt0_val_read_reg_333[1]),
        .O(temp_g_2_fu_213_p2__1_carry_i_12_n_9));
  LUT6 #(
    .INIT(64'hF71010F71F07071F)) 
    temp_g_2_fu_213_p2__1_carry_i_2
       (.I0(vt0_val_read_reg_333[0]),
        .I1(add_ln155_3_reg_354[1]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(\add_ln155_3_reg_354_reg[2]_0 ),
        .I4(vb0_val_read_reg_305[2]),
        .I5(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_2_n_9));
  LUT6 #(
    .INIT(64'h2E8B2882BEEB2E8B)) 
    temp_g_2_fu_213_p2__1_carry_i_3
       (.I0(vb0_val_read_reg_305[1]),
        .I1(add_ln155_3_reg_354[1]),
        .I2(vt0_val_read_reg_333[0]),
        .I3(vt0_val_read_reg_333[1]),
        .I4(vb0_val_read_reg_305[0]),
        .I5(add_ln155_3_reg_354[0]),
        .O(temp_g_2_fu_213_p2__1_carry_i_3_n_9));
  LUT6 #(
    .INIT(64'h559595AA6A555595)) 
    temp_g_2_fu_213_p2__1_carry_i_4
       (.I0(temp_g_2_fu_213_p2__1_carry_i_9_n_9),
        .I1(vt0_val_read_reg_333[2]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(\trunc_ln162_reg_369_reg[4]_0 ),
        .I4(vb0_val_read_reg_305[3]),
        .I5(temp_g_2_fu_213_p2__1_carry_i_11_n_9),
        .O(temp_g_2_fu_213_p2__1_carry_i_4_n_9));
  LUT4 #(
    .INIT(16'h6999)) 
    temp_g_2_fu_213_p2__1_carry_i_5
       (.I0(temp_g_2_fu_213_p2__1_carry_i_2_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry_i_8_n_9),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    temp_g_2_fu_213_p2__1_carry_i_6
       (.I0(temp_g_2_fu_213_p2__1_carry_i_3_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry_i_12_n_9),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vt0_val_read_reg_333[2]),
        .I4(vb0_val_read_reg_305[2]),
        .I5(\add_ln155_3_reg_354_reg[2]_0 ),
        .O(temp_g_2_fu_213_p2__1_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'hB4D24B2D4B2DB4D2)) 
    temp_g_2_fu_213_p2__1_carry_i_7
       (.I0(add_ln155_3_reg_354[0]),
        .I1(vb0_val_read_reg_305[0]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vt0_val_read_reg_333[0]),
        .I4(add_ln155_3_reg_354[1]),
        .I5(vb0_val_read_reg_305[1]),
        .O(temp_g_2_fu_213_p2__1_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h9696699669699669)) 
    temp_g_2_fu_213_p2__1_carry_i_8
       (.I0(vt0_val_read_reg_333[3]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[2]),
        .I3(vb0_val_read_reg_305[2]),
        .I4(\add_ln155_3_reg_354_reg[2]_0 ),
        .I5(vb0_val_read_reg_305[3]),
        .O(temp_g_2_fu_213_p2__1_carry_i_8_n_9));
  LUT6 #(
    .INIT(64'h9669969696966996)) 
    temp_g_2_fu_213_p2__1_carry_i_9
       (.I0(vb0_val_read_reg_305[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[4]),
        .I3(vt0_val_read_reg_333[3]),
        .I4(add_ln155_3_reg_354[3]),
        .I5(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_9_n_9));
  FDRE \temp_g_2_reg_364_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_15),
        .Q(temp_g_2_reg_364[10]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_14),
        .Q(temp_g_2_reg_364[11]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_13),
        .Q(temp_g_2_reg_364[12]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__2_n_16),
        .Q(temp_g_2_reg_364[13]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__2_n_15),
        .Q(temp_g_2_reg_364[14]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_14),
        .Q(temp_g_2_reg_364[7]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_13),
        .Q(temp_g_2_reg_364[8]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_16),
        .Q(temp_g_2_reg_364[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry
       (.CI(1'b0),
        .CO({temp_g_fu_272_p2__1_carry_n_9,temp_g_fu_272_p2__1_carry_n_10,temp_g_fu_272_p2__1_carry_n_11,temp_g_fu_272_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({add_ln166_2_reg_374[3:1],1'b0}),
        .O(NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_272_p2__1_carry_i_1_n_9,temp_g_fu_272_p2__1_carry_i_2_n_9,temp_g_fu_272_p2__1_carry_i_3_n_9,add_ln166_2_reg_374[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__0
       (.CI(temp_g_fu_272_p2__1_carry_n_9),
        .CO({temp_g_fu_272_p2__1_carry__0_n_9,temp_g_fu_272_p2__1_carry__0_n_10,temp_g_fu_272_p2__1_carry__0_n_11,temp_g_fu_272_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_272_p2__1_carry__0_i_1_n_9,temp_g_fu_272_p2__1_carry__0_i_2_n_9,temp_g_fu_272_p2__1_carry__0_i_3_n_9,temp_g_fu_272_p2__1_carry__0_i_4_n_9}),
        .O(NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_272_p2__1_carry__0_i_5_n_9,temp_g_fu_272_p2__1_carry__0_i_6_n_9,temp_g_fu_272_p2__1_carry__0_i_7_n_9,temp_g_fu_272_p2__1_carry__0_i_8_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_1
       (.I0(tmp5_fu_259_p3[6]),
        .I1(M00_fu_252_p3[6]),
        .I2(add_ln166_2_reg_374[6]),
        .O(temp_g_fu_272_p2__1_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_2
       (.I0(tmp5_fu_259_p3[5]),
        .I1(M00_fu_252_p3[5]),
        .I2(add_ln166_2_reg_374[5]),
        .O(temp_g_fu_272_p2__1_carry__0_i_2_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_3
       (.I0(tmp5_fu_259_p3[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(add_ln166_2_reg_374[4]),
        .O(temp_g_fu_272_p2__1_carry__0_i_3_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_272_p2__1_carry__0_i_4
       (.I0(add_ln166_2_reg_374[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(tmp5_fu_259_p3[4]),
        .O(temp_g_fu_272_p2__1_carry__0_i_4_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__0_i_5
       (.I0(add_ln166_2_reg_374[6]),
        .I1(M00_fu_252_p3[6]),
        .I2(tmp5_fu_259_p3[6]),
        .I3(add_ln166_2_reg_374[7]),
        .I4(M00_fu_252_p3[7]),
        .I5(tmp5_fu_259_p3[7]),
        .O(temp_g_fu_272_p2__1_carry__0_i_5_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__0_i_6
       (.I0(add_ln166_2_reg_374[5]),
        .I1(M00_fu_252_p3[5]),
        .I2(tmp5_fu_259_p3[5]),
        .I3(add_ln166_2_reg_374[6]),
        .I4(M00_fu_252_p3[6]),
        .I5(tmp5_fu_259_p3[6]),
        .O(temp_g_fu_272_p2__1_carry__0_i_6_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__0_i_7
       (.I0(add_ln166_2_reg_374[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(tmp5_fu_259_p3[4]),
        .I3(add_ln166_2_reg_374[5]),
        .I4(M00_fu_252_p3[5]),
        .I5(tmp5_fu_259_p3[5]),
        .O(temp_g_fu_272_p2__1_carry__0_i_7_n_9));
  LUT5 #(
    .INIT(32'h69969696)) 
    temp_g_fu_272_p2__1_carry__0_i_8
       (.I0(tmp5_fu_259_p3[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(add_ln166_2_reg_374[4]),
        .I3(tmp5_fu_259_p3[3]),
        .I4(M00_fu_252_p3[3]),
        .O(temp_g_fu_272_p2__1_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__1
       (.CI(temp_g_fu_272_p2__1_carry__0_n_9),
        .CO({temp_g_fu_272_p2__1_carry__1_n_9,temp_g_fu_272_p2__1_carry__1_n_10,temp_g_fu_272_p2__1_carry__1_n_11,temp_g_fu_272_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_272_p2__1_carry__1_i_1_n_9,temp_g_fu_272_p2__1_carry__1_i_2_n_9,temp_g_fu_272_p2__1_carry__1_i_3_n_9,temp_g_fu_272_p2__1_carry__1_i_4_n_9}),
        .O({tmp_9_fu_285_p4__0[3:1],O}),
        .S({temp_g_fu_272_p2__1_carry__1_i_5_n_9,temp_g_fu_272_p2__1_carry__1_i_6_n_9,temp_g_fu_272_p2__1_carry__1_i_7_n_9,temp_g_fu_272_p2__1_carry__1_i_8_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_1
       (.I0(tmp5_fu_259_p3[14]),
        .I1(M00_fu_252_p3[10]),
        .I2(add_ln166_2_reg_374[10]),
        .O(temp_g_fu_272_p2__1_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_2
       (.I0(tmp5_fu_259_p3[14]),
        .I1(M00_fu_252_p3[9]),
        .I2(add_ln166_2_reg_374[9]),
        .O(temp_g_fu_272_p2__1_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_3
       (.I0(tmp5_fu_259_p3[8]),
        .I1(M00_fu_252_p3[8]),
        .I2(add_ln166_2_reg_374[8]),
        .O(temp_g_fu_272_p2__1_carry__1_i_3_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_4
       (.I0(tmp5_fu_259_p3[7]),
        .I1(M00_fu_252_p3[7]),
        .I2(add_ln166_2_reg_374[7]),
        .O(temp_g_fu_272_p2__1_carry__1_i_4_n_9));
  LUT4 #(
    .INIT(16'hE718)) 
    temp_g_fu_272_p2__1_carry__1_i_5
       (.I0(add_ln166_2_reg_374[10]),
        .I1(M00_fu_252_p3[10]),
        .I2(tmp5_fu_259_p3[14]),
        .I3(add_ln166_2_reg_374[11]),
        .O(temp_g_fu_272_p2__1_carry__1_i_5_n_9));
  LUT5 #(
    .INIT(32'h1EE18778)) 
    temp_g_fu_272_p2__1_carry__1_i_6
       (.I0(add_ln166_2_reg_374[9]),
        .I1(M00_fu_252_p3[9]),
        .I2(add_ln166_2_reg_374[10]),
        .I3(M00_fu_252_p3[10]),
        .I4(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__1_i_6_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__1_i_7
       (.I0(add_ln166_2_reg_374[8]),
        .I1(M00_fu_252_p3[8]),
        .I2(tmp5_fu_259_p3[8]),
        .I3(add_ln166_2_reg_374[9]),
        .I4(M00_fu_252_p3[9]),
        .I5(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__1_i_7_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__1_i_8
       (.I0(add_ln166_2_reg_374[7]),
        .I1(M00_fu_252_p3[7]),
        .I2(tmp5_fu_259_p3[7]),
        .I3(add_ln166_2_reg_374[8]),
        .I4(M00_fu_252_p3[8]),
        .I5(tmp5_fu_259_p3[8]),
        .O(temp_g_fu_272_p2__1_carry__1_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__2
       (.CI(temp_g_fu_272_p2__1_carry__1_n_9),
        .CO({NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED[3],temp_g_fu_272_p2__1_carry__2_n_10,temp_g_fu_272_p2__1_carry__2_n_11,temp_g_fu_272_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,temp_g_fu_272_p2__1_carry__2_i_1_n_9,temp_g_fu_272_p2__1_carry__2_i_2_n_9,temp_g_fu_272_p2__1_carry__2_i_3_n_9}),
        .O({\add_ln166_2_reg_374_reg[13]_0 ,tmp_9_fu_285_p4__0[4]}),
        .S({temp_g_fu_272_p2__1_carry__2_i_4_n_9,temp_g_fu_272_p2__1_carry__2_i_5_n_9,temp_g_fu_272_p2__1_carry__2_i_6_n_9,temp_g_fu_272_p2__1_carry__2_i_7_n_9}));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_1
       (.I0(add_ln166_2_reg_374[13]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_1_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_2
       (.I0(add_ln166_2_reg_374[12]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_2_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_3
       (.I0(add_ln166_2_reg_374[11]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_3_n_9));
  LUT3 #(
    .INIT(8'hD2)) 
    temp_g_fu_272_p2__1_carry__2_i_4
       (.I0(tmp5_fu_259_p3[14]),
        .I1(add_ln166_2_reg_374[14]),
        .I2(add_ln166_2_reg_374[15]),
        .O(temp_g_fu_272_p2__1_carry__2_i_4_n_9));
  LUT3 #(
    .INIT(8'h9C)) 
    temp_g_fu_272_p2__1_carry__2_i_5
       (.I0(add_ln166_2_reg_374[13]),
        .I1(add_ln166_2_reg_374[14]),
        .I2(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_5_n_9));
  LUT3 #(
    .INIT(8'hB4)) 
    temp_g_fu_272_p2__1_carry__2_i_6
       (.I0(add_ln166_2_reg_374[12]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[13]),
        .O(temp_g_fu_272_p2__1_carry__2_i_6_n_9));
  LUT3 #(
    .INIT(8'hB4)) 
    temp_g_fu_272_p2__1_carry__2_i_7
       (.I0(add_ln166_2_reg_374[11]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[12]),
        .O(temp_g_fu_272_p2__1_carry__2_i_7_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_272_p2__1_carry_i_1
       (.I0(M00_fu_252_p3[3]),
        .I1(tmp5_fu_259_p3[3]),
        .I2(add_ln166_2_reg_374[3]),
        .O(temp_g_fu_272_p2__1_carry_i_1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_fu_272_p2__1_carry_i_2
       (.I0(add_ln166_2_reg_374[2]),
        .I1(tmp5_fu_259_p3[2]),
        .O(temp_g_fu_272_p2__1_carry_i_2_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_fu_272_p2__1_carry_i_3
       (.I0(add_ln166_2_reg_374[1]),
        .I1(tmp5_fu_259_p3[1]),
        .O(temp_g_fu_272_p2__1_carry_i_3_n_9));
  CARRY4 tmp361_fu_128_p2_carry
       (.CI(1'b0),
        .CO({tmp361_fu_128_p2_carry_n_9,tmp361_fu_128_p2_carry_n_10,tmp361_fu_128_p2_carry_n_11,tmp361_fu_128_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI(trunc_ln6_fu_154_p3[6:3]),
        .O(tmp361_fu_128_p2[3:0]),
        .S({tmp361_fu_128_p2_carry_i_1_n_9,tmp361_fu_128_p2_carry_i_2_n_9,tmp361_fu_128_p2_carry_i_3_n_9,tmp361_fu_128_p2_carry_i_4_n_9}));
  CARRY4 tmp361_fu_128_p2_carry__0
       (.CI(tmp361_fu_128_p2_carry_n_9),
        .CO({tmp361_fu_128_p2_carry__0_n_9,tmp361_fu_128_p2_carry__0_n_10,tmp361_fu_128_p2_carry__0_n_11,tmp361_fu_128_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({\vb1_val_int_reg_reg_n_9_[7] ,\vb1_val_int_reg_reg_n_9_[6] ,\vb1_val_int_reg_reg_n_9_[5] ,trunc_ln6_fu_154_p3[7]}),
        .O(tmp361_fu_128_p2[7:4]),
        .S({tmp361_fu_128_p2_carry__0_i_1_n_9,tmp361_fu_128_p2_carry__0_i_2_n_9,tmp361_fu_128_p2_carry__0_i_3_n_9,tmp361_fu_128_p2_carry__0_i_4_n_9}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_1
       (.I0(\vb1_val_int_reg_reg_n_9_[7] ),
        .I1(M01_fu_90_p3),
        .O(tmp361_fu_128_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_2
       (.I0(\vb1_val_int_reg_reg_n_9_[6] ),
        .I1(Q[6]),
        .O(tmp361_fu_128_p2_carry__0_i_2_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_3
       (.I0(\vb1_val_int_reg_reg_n_9_[5] ),
        .I1(Q[5]),
        .O(tmp361_fu_128_p2_carry__0_i_3_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_4
       (.I0(trunc_ln6_fu_154_p3[7]),
        .I1(Q[4]),
        .O(tmp361_fu_128_p2_carry__0_i_4_n_9));
  CARRY4 tmp361_fu_128_p2_carry__1
       (.CI(tmp361_fu_128_p2_carry__0_n_9),
        .CO(NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED[3:1],tmp361_fu_128_p2[13]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_1
       (.I0(trunc_ln6_fu_154_p3[6]),
        .I1(Q[3]),
        .O(tmp361_fu_128_p2_carry_i_1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_2
       (.I0(trunc_ln6_fu_154_p3[5]),
        .I1(Q[2]),
        .O(tmp361_fu_128_p2_carry_i_2_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_3
       (.I0(trunc_ln6_fu_154_p3[4]),
        .I1(Q[1]),
        .O(tmp361_fu_128_p2_carry_i_3_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_4
       (.I0(trunc_ln6_fu_154_p3[3]),
        .I1(Q[0]),
        .O(tmp361_fu_128_p2_carry_i_4_n_9));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[0]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9 ));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_reg_349[13]),
        .Q(tmp361_reg_349_pp0_iter1_reg[13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[1]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[2]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[3]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[4]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[5]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9 ));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_reg_349[6]),
        .Q(tmp361_reg_349_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_reg_349[7]),
        .Q(tmp361_reg_349_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[1]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_reg_349_pp0_iter1_reg[13]),
        .Q(tmp5_fu_259_p3[14]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[2]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[3]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[4]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[5]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[6]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_reg_349_pp0_iter1_reg[6]),
        .Q(tmp5_fu_259_p3[7]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_reg_349_pp0_iter1_reg[7]),
        .Q(tmp5_fu_259_p3[8]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_fu_128_p2[13]),
        .Q(tmp361_reg_349[13]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_fu_128_p2[6]),
        .Q(tmp361_reg_349[6]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_fu_128_p2[7]),
        .Q(tmp361_reg_349[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[3]_i_2 
       (.I0(vb0_val_int_reg[3]),
        .I1(\tmp3_reg_344_reg[3]_3 ),
        .O(\vb0_val_int_reg_reg[3] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[3]_i_3 
       (.I0(vb0_val_int_reg[2]),
        .I1(\tmp3_reg_344_reg[3]_2 ),
        .O(\vb0_val_int_reg_reg[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[3]_i_4 
       (.I0(vb0_val_int_reg[1]),
        .I1(\tmp3_reg_344_reg[3]_1 ),
        .O(\vb0_val_int_reg_reg[3] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[3]_i_5 
       (.I0(vb0_val_int_reg[0]),
        .I1(\tmp3_reg_344_reg[3]_0 ),
        .O(\vb0_val_int_reg_reg[3] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[7]_i_2 
       (.I0(vb0_val_int_reg[7]),
        .I1(\tmp3_reg_344_reg[7]_3 ),
        .O(\vb0_val_int_reg_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[7]_i_3 
       (.I0(vb0_val_int_reg[6]),
        .I1(\tmp3_reg_344_reg[7]_2 ),
        .O(\vb0_val_int_reg_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[7]_i_4 
       (.I0(vb0_val_int_reg[5]),
        .I1(\tmp3_reg_344_reg[7]_1 ),
        .O(\vb0_val_int_reg_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[7]_i_5 
       (.I0(vb0_val_int_reg[4]),
        .I1(\tmp3_reg_344_reg[7]_0 ),
        .O(\vb0_val_int_reg_reg[7] [0]));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[0]),
        .Q(tmp4_fu_225_p3[1]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[1]),
        .Q(tmp4_fu_225_p3[2]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[2]),
        .Q(tmp4_fu_225_p3[3]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[3]),
        .Q(tmp4_fu_225_p3[4]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[4]),
        .Q(tmp4_fu_225_p3[5]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[5]),
        .Q(tmp4_fu_225_p3[6]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[6]),
        .Q(tmp4_fu_225_p3[7]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[7]),
        .Q(tmp4_fu_225_p3[8]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[8]),
        .Q(tmp4_fu_225_p3[9]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [0]),
        .Q(tmp3_reg_344[0]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [1]),
        .Q(tmp3_reg_344[1]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [2]),
        .Q(tmp3_reg_344[2]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [3]),
        .Q(tmp3_reg_344[3]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [4]),
        .Q(tmp3_reg_344[4]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [5]),
        .Q(tmp3_reg_344[5]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [6]),
        .Q(tmp3_reg_344[6]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [7]),
        .Q(tmp3_reg_344[7]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [8]),
        .Q(tmp3_reg_344[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[3]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[4]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[5]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[6]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[7]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[5] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[6] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[7] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ),
        .Q(M00_fu_252_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ),
        .Q(M00_fu_252_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ),
        .Q(M00_fu_252_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ),
        .Q(M00_fu_252_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ),
        .Q(M00_fu_252_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ),
        .Q(M00_fu_252_p3[8]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ),
        .Q(M00_fu_252_p3[9]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ),
        .Q(M00_fu_252_p3[10]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln162_reg_369[0]_i_1 
       (.I0(vt0_val_read_reg_333[0]),
        .I1(add_ln155_3_reg_354[0]),
        .I2(vb0_val_read_reg_305[0]),
        .O(\trunc_ln162_reg_369[0]_i_1_n_9 ));
  FDRE \trunc_ln162_reg_369_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln162_reg_369[0]_i_1_n_9 ),
        .Q(\trunc_ln162_reg_369_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry_n_16),
        .Q(\trunc_ln162_reg_369_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry_n_15),
        .Q(trunc_ln162_reg_369[2]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry_n_14),
        .Q(trunc_ln162_reg_369[3]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry_n_13),
        .Q(trunc_ln162_reg_369[4]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_16),
        .Q(trunc_ln162_reg_369[5]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_15),
        .Q(trunc_ln162_reg_369[6]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [0]),
        .Q(trunc_ln6_fu_154_p3[3]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [1]),
        .Q(trunc_ln6_fu_154_p3[4]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [2]),
        .Q(trunc_ln6_fu_154_p3[5]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [3]),
        .Q(trunc_ln6_fu_154_p3[6]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [4]),
        .Q(trunc_ln6_fu_154_p3[7]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [5]),
        .Q(\vb1_val_int_reg_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [6]),
        .Q(\vb1_val_int_reg_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [7]),
        .Q(\vb1_val_int_reg_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\vt0_val_read_reg_333_reg[7]_0 [0]),
        .Q(vt0_val_read_reg_333[0]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\vt0_val_read_reg_333_reg[7]_0 [1]),
        .Q(vt0_val_read_reg_333[1]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\vt0_val_read_reg_333_reg[7]_0 [2]),
        .Q(vt0_val_read_reg_333[2]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\vt0_val_read_reg_333_reg[7]_0 [3]),
        .Q(vt0_val_read_reg_333[3]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\vt0_val_read_reg_333_reg[7]_0 [4]),
        .Q(vt0_val_read_reg_333[4]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\vt0_val_read_reg_333_reg[7]_0 [5]),
        .Q(vt0_val_read_reg_333[5]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\vt0_val_read_reg_333_reg[7]_0 [6]),
        .Q(vt0_val_read_reg_333[6]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\vt0_val_read_reg_333_reg[7]_0 [7]),
        .Q(vt0_val_read_reg_333[7]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [7]),
        .Q(M01_fu_90_p3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFGradientY_16_0_s" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s_32
   (Q,
    \add_ln155_3_reg_354_reg[2]_0 ,
    \ap_return_1_int_reg_reg[7] ,
    D,
    \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ,
    ap_clk,
    S,
    DI,
    \add_ln155_3_reg_354_reg[7]_0 ,
    \add_ln155_3_reg_354_reg[11]_0 ,
    \add_ln155_3_reg_354_reg[11]_1 ,
    \add_ln155_3_reg_354_reg[11]_2 ,
    \add_ln155_3_reg_354_reg[11]_3 ,
    \GradientValuesY_reg_756_reg[7] ,
    \vt1_val_int_reg_reg[0]_0 ,
    vb0_val_read_reg_305,
    \temp_g_2_reg_364_reg[4]_0 ,
    \temp_g_2_reg_364_reg[4]_1 ,
    vb2_val_read_reg_298_pp0_iter1_reg,
    \vb1_val_int_reg_reg[7]_0 ,
    \vt1_val_int_reg_reg[7]_0 ,
    \vt0_val_read_reg_333_reg[7]_0 ,
    vb0_val_int_reg,
    \tmp3_reg_344_reg[3]_0 ,
    \tmp3_reg_344_reg[3]_1 ,
    \tmp3_reg_344_reg[3]_2 ,
    \tmp3_reg_344_reg[3]_3 ,
    \tmp3_reg_344_reg[7]_0 ,
    \tmp3_reg_344_reg[7]_1 ,
    \tmp3_reg_344_reg[7]_2 ,
    \tmp3_reg_344_reg[7]_3 );
  output [6:0]Q;
  output [0:0]\add_ln155_3_reg_354_reg[2]_0 ;
  output [0:0]\ap_return_1_int_reg_reg[7] ;
  output [0:0]D;
  input \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ;
  input ap_clk;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\add_ln155_3_reg_354_reg[7]_0 ;
  input [0:0]\add_ln155_3_reg_354_reg[11]_0 ;
  input [1:0]\add_ln155_3_reg_354_reg[11]_1 ;
  input \add_ln155_3_reg_354_reg[11]_2 ;
  input \add_ln155_3_reg_354_reg[11]_3 ;
  input [0:0]\GradientValuesY_reg_756_reg[7] ;
  input [0:0]\vt1_val_int_reg_reg[0]_0 ;
  input [7:0]vb0_val_read_reg_305;
  input \temp_g_2_reg_364_reg[4]_0 ;
  input \temp_g_2_reg_364_reg[4]_1 ;
  input [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  input [7:0]\vb1_val_int_reg_reg[7]_0 ;
  input [7:0]\vt1_val_int_reg_reg[7]_0 ;
  input [7:0]\vt0_val_read_reg_333_reg[7]_0 ;
  input [7:0]vb0_val_int_reg;
  input \tmp3_reg_344_reg[3]_0 ;
  input \tmp3_reg_344_reg[3]_1 ;
  input \tmp3_reg_344_reg[3]_2 ;
  input \tmp3_reg_344_reg[3]_3 ;
  input \tmp3_reg_344_reg[7]_0 ;
  input \tmp3_reg_344_reg[7]_1 ;
  input \tmp3_reg_344_reg[7]_2 ;
  input \tmp3_reg_344_reg[7]_3 ;

  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]\GradientValuesY_reg_756_reg[7] ;
  wire [10:3]M00_fu_252_p3;
  wire [10:10]M01_fu_90_p3;
  wire [6:0]Q;
  wire [3:0]S;
  wire [12:0]add_ln155_3_fu_144_p2;
  wire add_ln155_3_fu_144_p2_carry__0_n_10;
  wire add_ln155_3_fu_144_p2_carry__0_n_11;
  wire add_ln155_3_fu_144_p2_carry__0_n_12;
  wire add_ln155_3_fu_144_p2_carry__0_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_i_1__0_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_i_2__0_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_i_4__0_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_i_5__0_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_n_10;
  wire add_ln155_3_fu_144_p2_carry__1_n_11;
  wire add_ln155_3_fu_144_p2_carry__1_n_12;
  wire add_ln155_3_fu_144_p2_carry__1_n_9;
  wire add_ln155_3_fu_144_p2_carry_n_10;
  wire add_ln155_3_fu_144_p2_carry_n_11;
  wire add_ln155_3_fu_144_p2_carry_n_12;
  wire add_ln155_3_fu_144_p2_carry_n_9;
  wire [12:0]add_ln155_3_reg_354;
  wire [0:0]\add_ln155_3_reg_354_reg[11]_0 ;
  wire [1:0]\add_ln155_3_reg_354_reg[11]_1 ;
  wire \add_ln155_3_reg_354_reg[11]_2 ;
  wire \add_ln155_3_reg_354_reg[11]_3 ;
  wire [0:0]\add_ln155_3_reg_354_reg[2]_0 ;
  wire [3:0]\add_ln155_3_reg_354_reg[7]_0 ;
  wire [15:0]add_ln166_2_fu_238_p2;
  wire [15:0]add_ln166_2_reg_374;
  wire \add_ln166_2_reg_374[11]_i_2_n_9 ;
  wire \add_ln166_2_reg_374[11]_i_3_n_9 ;
  wire \add_ln166_2_reg_374[11]_i_4_n_9 ;
  wire \add_ln166_2_reg_374[11]_i_5_n_9 ;
  wire \add_ln166_2_reg_374[11]_i_6_n_9 ;
  wire \add_ln166_2_reg_374[3]_i_2_n_9 ;
  wire \add_ln166_2_reg_374[3]_i_3_n_9 ;
  wire \add_ln166_2_reg_374[3]_i_4_n_9 ;
  wire \add_ln166_2_reg_374[3]_i_5_n_9 ;
  wire \add_ln166_2_reg_374[3]_i_6_n_9 ;
  wire \add_ln166_2_reg_374[3]_i_7_n_9 ;
  wire \add_ln166_2_reg_374[7]_i_2_n_9 ;
  wire \add_ln166_2_reg_374[7]_i_3_n_9 ;
  wire \add_ln166_2_reg_374[7]_i_4_n_9 ;
  wire \add_ln166_2_reg_374[7]_i_5_n_9 ;
  wire \add_ln166_2_reg_374[7]_i_6_n_9 ;
  wire \add_ln166_2_reg_374[7]_i_7_n_9 ;
  wire \add_ln166_2_reg_374[7]_i_8_n_9 ;
  wire \add_ln166_2_reg_374[7]_i_9_n_9 ;
  wire \add_ln166_2_reg_374_reg[11]_i_1_n_10 ;
  wire \add_ln166_2_reg_374_reg[11]_i_1_n_11 ;
  wire \add_ln166_2_reg_374_reg[11]_i_1_n_12 ;
  wire \add_ln166_2_reg_374_reg[11]_i_1_n_9 ;
  wire \add_ln166_2_reg_374_reg[15]_i_1_n_10 ;
  wire \add_ln166_2_reg_374_reg[15]_i_1_n_11 ;
  wire \add_ln166_2_reg_374_reg[15]_i_1_n_12 ;
  wire \add_ln166_2_reg_374_reg[3]_i_1_n_10 ;
  wire \add_ln166_2_reg_374_reg[3]_i_1_n_11 ;
  wire \add_ln166_2_reg_374_reg[3]_i_1_n_12 ;
  wire \add_ln166_2_reg_374_reg[3]_i_1_n_9 ;
  wire \add_ln166_2_reg_374_reg[7]_i_1_n_10 ;
  wire \add_ln166_2_reg_374_reg[7]_i_1_n_11 ;
  wire \add_ln166_2_reg_374_reg[7]_i_1_n_12 ;
  wire \add_ln166_2_reg_374_reg[7]_i_1_n_9 ;
  wire [0:0]add_ln168_fu_247_p2;
  wire [0:0]add_ln168_reg_379;
  wire ap_clk;
  wire [0:0]\ap_return_1_int_reg_reg[7] ;
  wire [0:0]ap_return_int_reg;
  wire \ap_return_int_reg[0]_i_2__0_n_9 ;
  wire \ap_return_int_reg[0]_i_3__0_n_9 ;
  wire [0:0]select_ln172_fu_315_p3;
  wire temp_g_2_fu_213_p2__1_carry__0_i_10__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_11__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_12__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_13__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_14__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_15__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_16__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_17__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_18__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_1__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_2__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_3__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_4__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_5__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_6__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_7__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_8__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_9__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_n_10;
  wire temp_g_2_fu_213_p2__1_carry__0_n_11;
  wire temp_g_2_fu_213_p2__1_carry__0_n_12;
  wire temp_g_2_fu_213_p2__1_carry__0_n_13;
  wire temp_g_2_fu_213_p2__1_carry__0_n_14;
  wire temp_g_2_fu_213_p2__1_carry__0_n_15;
  wire temp_g_2_fu_213_p2__1_carry__0_n_16;
  wire temp_g_2_fu_213_p2__1_carry__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_1__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_2__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_3__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_4__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_5__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_6__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_7__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_8__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_n_10;
  wire temp_g_2_fu_213_p2__1_carry__1_n_11;
  wire temp_g_2_fu_213_p2__1_carry__1_n_12;
  wire temp_g_2_fu_213_p2__1_carry__1_n_13;
  wire temp_g_2_fu_213_p2__1_carry__1_n_14;
  wire temp_g_2_fu_213_p2__1_carry__1_n_15;
  wire temp_g_2_fu_213_p2__1_carry__1_n_16;
  wire temp_g_2_fu_213_p2__1_carry__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_i_1__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_i_2__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_n_12;
  wire temp_g_2_fu_213_p2__1_carry__2_n_15;
  wire temp_g_2_fu_213_p2__1_carry__2_n_16;
  wire temp_g_2_fu_213_p2__1_carry_i_11__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_1__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_2__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_3__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_4__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_5__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_6__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_7__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_8__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_9__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_n_10;
  wire temp_g_2_fu_213_p2__1_carry_n_11;
  wire temp_g_2_fu_213_p2__1_carry_n_12;
  wire temp_g_2_fu_213_p2__1_carry_n_13;
  wire temp_g_2_fu_213_p2__1_carry_n_14;
  wire temp_g_2_fu_213_p2__1_carry_n_15;
  wire temp_g_2_fu_213_p2__1_carry_n_16;
  wire temp_g_2_fu_213_p2__1_carry_n_9;
  wire [14:1]temp_g_2_reg_364;
  wire \temp_g_2_reg_364_reg[4]_0 ;
  wire \temp_g_2_reg_364_reg[4]_1 ;
  wire temp_g_fu_272_p2__1_carry__0_i_1__0_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_2__0_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_3__0_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_4__0_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_5__0_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_6__0_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_7__0_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_8__0_n_9;
  wire temp_g_fu_272_p2__1_carry__0_n_10;
  wire temp_g_fu_272_p2__1_carry__0_n_11;
  wire temp_g_fu_272_p2__1_carry__0_n_12;
  wire temp_g_fu_272_p2__1_carry__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_1__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_2__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_3__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_4__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_5__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_6__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_7__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_8__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_n_10;
  wire temp_g_fu_272_p2__1_carry__1_n_11;
  wire temp_g_fu_272_p2__1_carry__1_n_12;
  wire temp_g_fu_272_p2__1_carry__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_1__0_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_2__0_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_3__0_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_4__0_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_5__0_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_6__0_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_7__0_n_9;
  wire temp_g_fu_272_p2__1_carry__2_n_10;
  wire temp_g_fu_272_p2__1_carry__2_n_11;
  wire temp_g_fu_272_p2__1_carry__2_n_12;
  wire temp_g_fu_272_p2__1_carry_i_1__0_n_9;
  wire temp_g_fu_272_p2__1_carry_i_2__0_n_9;
  wire temp_g_fu_272_p2__1_carry_i_3__0_n_9;
  wire temp_g_fu_272_p2__1_carry_n_10;
  wire temp_g_fu_272_p2__1_carry_n_11;
  wire temp_g_fu_272_p2__1_carry_n_12;
  wire temp_g_fu_272_p2__1_carry_n_9;
  wire [13:0]tmp361_fu_128_p2;
  wire tmp361_fu_128_p2_carry__0_i_1__0_n_9;
  wire tmp361_fu_128_p2_carry__0_i_2__0_n_9;
  wire tmp361_fu_128_p2_carry__0_i_3__0_n_9;
  wire tmp361_fu_128_p2_carry__0_i_4__0_n_9;
  wire tmp361_fu_128_p2_carry__0_n_10;
  wire tmp361_fu_128_p2_carry__0_n_11;
  wire tmp361_fu_128_p2_carry__0_n_12;
  wire tmp361_fu_128_p2_carry__0_n_9;
  wire tmp361_fu_128_p2_carry_i_1__0_n_9;
  wire tmp361_fu_128_p2_carry_i_2__0_n_9;
  wire tmp361_fu_128_p2_carry_i_3__0_n_9;
  wire tmp361_fu_128_p2_carry_i_4__0_n_9;
  wire tmp361_fu_128_p2_carry_n_10;
  wire tmp361_fu_128_p2_carry_n_11;
  wire tmp361_fu_128_p2_carry_n_12;
  wire tmp361_fu_128_p2_carry_n_9;
  wire [13:0]tmp361_reg_349;
  wire [13:0]tmp361_reg_349_pp0_iter1_reg;
  wire [8:0]tmp3_reg_344;
  wire \tmp3_reg_344[3]_i_2_n_9 ;
  wire \tmp3_reg_344[3]_i_3_n_9 ;
  wire \tmp3_reg_344[3]_i_4_n_9 ;
  wire \tmp3_reg_344[3]_i_5_n_9 ;
  wire \tmp3_reg_344[7]_i_2_n_9 ;
  wire \tmp3_reg_344[7]_i_3_n_9 ;
  wire \tmp3_reg_344[7]_i_4_n_9 ;
  wire \tmp3_reg_344[7]_i_5_n_9 ;
  wire \tmp3_reg_344_reg[3]_0 ;
  wire \tmp3_reg_344_reg[3]_1 ;
  wire \tmp3_reg_344_reg[3]_2 ;
  wire \tmp3_reg_344_reg[3]_3 ;
  wire \tmp3_reg_344_reg[3]_i_1_n_10 ;
  wire \tmp3_reg_344_reg[3]_i_1_n_11 ;
  wire \tmp3_reg_344_reg[3]_i_1_n_12 ;
  wire \tmp3_reg_344_reg[3]_i_1_n_9 ;
  wire \tmp3_reg_344_reg[7]_0 ;
  wire \tmp3_reg_344_reg[7]_1 ;
  wire \tmp3_reg_344_reg[7]_2 ;
  wire \tmp3_reg_344_reg[7]_3 ;
  wire \tmp3_reg_344_reg[7]_i_1_n_10 ;
  wire \tmp3_reg_344_reg[7]_i_1_n_11 ;
  wire \tmp3_reg_344_reg[7]_i_1_n_12 ;
  wire \tmp3_reg_344_reg[7]_i_1_n_9 ;
  wire [9:1]tmp4_fu_225_p3;
  wire [14:1]tmp5_fu_259_p3;
  wire [7:7]tmp_9_fu_285_p4;
  wire [6:0]tmp_9_fu_285_p4__0;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ;
  wire [0:0]trunc_ln162_reg_369;
  wire \trunc_ln162_reg_369[0]_i_1__0_n_9 ;
  wire [8:0]trunc_ln166_fu_174_p1;
  wire [7:3]trunc_ln6_fu_154_p3;
  wire [7:0]vb0_val_int_reg;
  wire [7:0]vb0_val_read_reg_305;
  wire [7:0]\vb1_val_int_reg_reg[7]_0 ;
  wire \vb1_val_int_reg_reg_n_9_[5] ;
  wire \vb1_val_int_reg_reg_n_9_[6] ;
  wire \vb1_val_int_reg_reg_n_9_[7] ;
  wire [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  wire [7:0]vt0_val_read_reg_333;
  wire [7:0]\vt0_val_read_reg_333_reg[7]_0 ;
  wire [0:0]\vt1_val_int_reg_reg[0]_0 ;
  wire [7:0]\vt1_val_int_reg_reg[7]_0 ;
  wire [3:0]NLW_add_ln155_3_fu_144_p2_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln155_3_fu_144_p2_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_add_ln166_2_reg_374_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_tmp3_reg_344_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp3_reg_344_reg[8]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h3AFA0AFA3A0A0A0A)) 
    \GradientValuesY_reg_756[7]_i_1 
       (.I0(\GradientValuesY_reg_756_reg[7] ),
        .I1(tmp_9_fu_285_p4),
        .I2(\vt1_val_int_reg_reg[0]_0 ),
        .I3(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .I4(\ap_return_int_reg[0]_i_2__0_n_9 ),
        .I5(ap_return_int_reg),
        .O(\ap_return_1_int_reg_reg[7] ));
  CARRY4 add_ln155_3_fu_144_p2_carry
       (.CI(1'b0),
        .CO({add_ln155_3_fu_144_p2_carry_n_9,add_ln155_3_fu_144_p2_carry_n_10,add_ln155_3_fu_144_p2_carry_n_11,add_ln155_3_fu_144_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({Q[0],S[0],1'b0,1'b1}),
        .O(add_ln155_3_fu_144_p2[3:0]),
        .S(S));
  CARRY4 add_ln155_3_fu_144_p2_carry__0
       (.CI(add_ln155_3_fu_144_p2_carry_n_9),
        .CO({add_ln155_3_fu_144_p2_carry__0_n_9,add_ln155_3_fu_144_p2_carry__0_n_10,add_ln155_3_fu_144_p2_carry__0_n_11,add_ln155_3_fu_144_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(add_ln155_3_fu_144_p2[7:4]),
        .S(\add_ln155_3_reg_354_reg[7]_0 ));
  CARRY4 add_ln155_3_fu_144_p2_carry__1
       (.CI(add_ln155_3_fu_144_p2_carry__0_n_9),
        .CO({add_ln155_3_fu_144_p2_carry__1_n_9,add_ln155_3_fu_144_p2_carry__1_n_10,add_ln155_3_fu_144_p2_carry__1_n_11,add_ln155_3_fu_144_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({M01_fu_90_p3,add_ln155_3_fu_144_p2_carry__1_i_1__0_n_9,add_ln155_3_fu_144_p2_carry__1_i_2__0_n_9,\add_ln155_3_reg_354_reg[11]_0 }),
        .O(add_ln155_3_fu_144_p2[11:8]),
        .S({add_ln155_3_fu_144_p2_carry__1_i_4__0_n_9,add_ln155_3_fu_144_p2_carry__1_i_5__0_n_9,\add_ln155_3_reg_354_reg[11]_1 }));
  LUT2 #(
    .INIT(4'hE)) 
    add_ln155_3_fu_144_p2_carry__1_i_1__0
       (.I0(Q[6]),
        .I1(\add_ln155_3_reg_354_reg[11]_2 ),
        .O(add_ln155_3_fu_144_p2_carry__1_i_1__0_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    add_ln155_3_fu_144_p2_carry__1_i_2__0
       (.I0(Q[5]),
        .I1(\add_ln155_3_reg_354_reg[11]_3 ),
        .O(add_ln155_3_fu_144_p2_carry__1_i_2__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln155_3_fu_144_p2_carry__1_i_4__0
       (.I0(M01_fu_90_p3),
        .O(add_ln155_3_fu_144_p2_carry__1_i_4__0_n_9));
  LUT3 #(
    .INIT(8'hE1)) 
    add_ln155_3_fu_144_p2_carry__1_i_5__0
       (.I0(\add_ln155_3_reg_354_reg[11]_2 ),
        .I1(Q[6]),
        .I2(M01_fu_90_p3),
        .O(add_ln155_3_fu_144_p2_carry__1_i_5__0_n_9));
  CARRY4 add_ln155_3_fu_144_p2_carry__2
       (.CI(add_ln155_3_fu_144_p2_carry__1_n_9),
        .CO(NLW_add_ln155_3_fu_144_p2_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln155_3_fu_144_p2_carry__2_O_UNCONNECTED[3:1],add_ln155_3_fu_144_p2[12]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln155_3_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[0]),
        .Q(add_ln155_3_reg_354[0]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[10]),
        .Q(add_ln155_3_reg_354[10]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[11]),
        .Q(add_ln155_3_reg_354[11]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[12]),
        .Q(add_ln155_3_reg_354[12]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[1]),
        .Q(add_ln155_3_reg_354[1]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[2]),
        .Q(\add_ln155_3_reg_354_reg[2]_0 ),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[3]),
        .Q(add_ln155_3_reg_354[3]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[4]),
        .Q(add_ln155_3_reg_354[4]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[5]),
        .Q(add_ln155_3_reg_354[5]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[6]),
        .Q(add_ln155_3_reg_354[6]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[7]),
        .Q(add_ln155_3_reg_354[7]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[8]),
        .Q(add_ln155_3_reg_354[8]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[9]),
        .Q(add_ln155_3_reg_354[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln166_2_reg_374[11]_i_2 
       (.I0(temp_g_2_reg_364[8]),
        .I1(tmp4_fu_225_p3[8]),
        .O(\add_ln166_2_reg_374[11]_i_2_n_9 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln166_2_reg_374[11]_i_3 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .I1(temp_g_2_reg_364[7]),
        .I2(tmp4_fu_225_p3[7]),
        .O(\add_ln166_2_reg_374[11]_i_3_n_9 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln166_2_reg_374[11]_i_4 
       (.I0(tmp4_fu_225_p3[9]),
        .I1(temp_g_2_reg_364[9]),
        .I2(temp_g_2_reg_364[10]),
        .O(\add_ln166_2_reg_374[11]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln166_2_reg_374[11]_i_5 
       (.I0(tmp4_fu_225_p3[8]),
        .I1(temp_g_2_reg_364[8]),
        .I2(temp_g_2_reg_364[9]),
        .I3(tmp4_fu_225_p3[9]),
        .O(\add_ln166_2_reg_374[11]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln166_2_reg_374[11]_i_6 
       (.I0(tmp4_fu_225_p3[7]),
        .I1(temp_g_2_reg_364[7]),
        .I2(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .I3(temp_g_2_reg_364[8]),
        .I4(tmp4_fu_225_p3[8]),
        .O(\add_ln166_2_reg_374[11]_i_6_n_9 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln166_2_reg_374[3]_i_2 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I1(temp_g_2_reg_364[2]),
        .I2(tmp4_fu_225_p3[2]),
        .O(\add_ln166_2_reg_374[3]_i_2_n_9 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln166_2_reg_374[3]_i_3 
       (.I0(tmp4_fu_225_p3[2]),
        .I1(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I2(temp_g_2_reg_364[2]),
        .O(\add_ln166_2_reg_374[3]_i_3_n_9 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln166_2_reg_374[3]_i_4 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .I1(temp_g_2_reg_364[3]),
        .I2(tmp4_fu_225_p3[3]),
        .I3(\add_ln166_2_reg_374[3]_i_2_n_9 ),
        .O(\add_ln166_2_reg_374[3]_i_4_n_9 ));
  (* HLUTNM = "lutpair49" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \add_ln166_2_reg_374[3]_i_5 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I1(temp_g_2_reg_364[2]),
        .I2(tmp4_fu_225_p3[2]),
        .I3(temp_g_2_reg_364[1]),
        .I4(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .O(\add_ln166_2_reg_374[3]_i_5_n_9 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln166_2_reg_374[3]_i_6 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .I1(temp_g_2_reg_364[1]),
        .I2(tmp4_fu_225_p3[1]),
        .O(\add_ln166_2_reg_374[3]_i_6_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln166_2_reg_374[3]_i_7 
       (.I0(trunc_ln162_reg_369),
        .I1(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .O(\add_ln166_2_reg_374[3]_i_7_n_9 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln166_2_reg_374[7]_i_2 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .I1(temp_g_2_reg_364[6]),
        .I2(tmp4_fu_225_p3[6]),
        .O(\add_ln166_2_reg_374[7]_i_2_n_9 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln166_2_reg_374[7]_i_3 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .I1(temp_g_2_reg_364[5]),
        .I2(tmp4_fu_225_p3[5]),
        .O(\add_ln166_2_reg_374[7]_i_3_n_9 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln166_2_reg_374[7]_i_4 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .I1(temp_g_2_reg_364[4]),
        .I2(tmp4_fu_225_p3[4]),
        .O(\add_ln166_2_reg_374[7]_i_4_n_9 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln166_2_reg_374[7]_i_5 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .I1(temp_g_2_reg_364[3]),
        .I2(tmp4_fu_225_p3[3]),
        .O(\add_ln166_2_reg_374[7]_i_5_n_9 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln166_2_reg_374[7]_i_6 
       (.I0(\add_ln166_2_reg_374[7]_i_2_n_9 ),
        .I1(temp_g_2_reg_364[7]),
        .I2(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .I3(tmp4_fu_225_p3[7]),
        .O(\add_ln166_2_reg_374[7]_i_6_n_9 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln166_2_reg_374[7]_i_7 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .I1(temp_g_2_reg_364[6]),
        .I2(tmp4_fu_225_p3[6]),
        .I3(\add_ln166_2_reg_374[7]_i_3_n_9 ),
        .O(\add_ln166_2_reg_374[7]_i_7_n_9 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln166_2_reg_374[7]_i_8 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .I1(temp_g_2_reg_364[5]),
        .I2(tmp4_fu_225_p3[5]),
        .I3(\add_ln166_2_reg_374[7]_i_4_n_9 ),
        .O(\add_ln166_2_reg_374[7]_i_8_n_9 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln166_2_reg_374[7]_i_9 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .I1(temp_g_2_reg_364[4]),
        .I2(tmp4_fu_225_p3[4]),
        .I3(\add_ln166_2_reg_374[7]_i_5_n_9 ),
        .O(\add_ln166_2_reg_374[7]_i_9_n_9 ));
  FDRE \add_ln166_2_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[0]),
        .Q(add_ln166_2_reg_374[0]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[10]),
        .Q(add_ln166_2_reg_374[10]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[11]),
        .Q(add_ln166_2_reg_374[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln166_2_reg_374_reg[11]_i_1 
       (.CI(\add_ln166_2_reg_374_reg[7]_i_1_n_9 ),
        .CO({\add_ln166_2_reg_374_reg[11]_i_1_n_9 ,\add_ln166_2_reg_374_reg[11]_i_1_n_10 ,\add_ln166_2_reg_374_reg[11]_i_1_n_11 ,\add_ln166_2_reg_374_reg[11]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,temp_g_2_reg_364[10],\add_ln166_2_reg_374[11]_i_2_n_9 ,\add_ln166_2_reg_374[11]_i_3_n_9 }),
        .O(add_ln166_2_fu_238_p2[11:8]),
        .S({temp_g_2_reg_364[11],\add_ln166_2_reg_374[11]_i_4_n_9 ,\add_ln166_2_reg_374[11]_i_5_n_9 ,\add_ln166_2_reg_374[11]_i_6_n_9 }));
  FDRE \add_ln166_2_reg_374_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[12]),
        .Q(add_ln166_2_reg_374[12]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[13]),
        .Q(add_ln166_2_reg_374[13]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[14]),
        .Q(add_ln166_2_reg_374[14]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[15]),
        .Q(add_ln166_2_reg_374[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln166_2_reg_374_reg[15]_i_1 
       (.CI(\add_ln166_2_reg_374_reg[11]_i_1_n_9 ),
        .CO({\NLW_add_ln166_2_reg_374_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln166_2_reg_374_reg[15]_i_1_n_10 ,\add_ln166_2_reg_374_reg[15]_i_1_n_11 ,\add_ln166_2_reg_374_reg[15]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln166_2_fu_238_p2[15:12]),
        .S({temp_g_2_reg_364[14],temp_g_2_reg_364[14:12]}));
  FDRE \add_ln166_2_reg_374_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[1]),
        .Q(add_ln166_2_reg_374[1]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[2]),
        .Q(add_ln166_2_reg_374[2]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[3]),
        .Q(add_ln166_2_reg_374[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln166_2_reg_374_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln166_2_reg_374_reg[3]_i_1_n_9 ,\add_ln166_2_reg_374_reg[3]_i_1_n_10 ,\add_ln166_2_reg_374_reg[3]_i_1_n_11 ,\add_ln166_2_reg_374_reg[3]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({\add_ln166_2_reg_374[3]_i_2_n_9 ,\add_ln166_2_reg_374[3]_i_3_n_9 ,tmp4_fu_225_p3[1],trunc_ln162_reg_369}),
        .O(add_ln166_2_fu_238_p2[3:0]),
        .S({\add_ln166_2_reg_374[3]_i_4_n_9 ,\add_ln166_2_reg_374[3]_i_5_n_9 ,\add_ln166_2_reg_374[3]_i_6_n_9 ,\add_ln166_2_reg_374[3]_i_7_n_9 }));
  FDRE \add_ln166_2_reg_374_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[4]),
        .Q(add_ln166_2_reg_374[4]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[5]),
        .Q(add_ln166_2_reg_374[5]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[6]),
        .Q(add_ln166_2_reg_374[6]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[7]),
        .Q(add_ln166_2_reg_374[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln166_2_reg_374_reg[7]_i_1 
       (.CI(\add_ln166_2_reg_374_reg[3]_i_1_n_9 ),
        .CO({\add_ln166_2_reg_374_reg[7]_i_1_n_9 ,\add_ln166_2_reg_374_reg[7]_i_1_n_10 ,\add_ln166_2_reg_374_reg[7]_i_1_n_11 ,\add_ln166_2_reg_374_reg[7]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({\add_ln166_2_reg_374[7]_i_2_n_9 ,\add_ln166_2_reg_374[7]_i_3_n_9 ,\add_ln166_2_reg_374[7]_i_4_n_9 ,\add_ln166_2_reg_374[7]_i_5_n_9 }),
        .O(add_ln166_2_fu_238_p2[7:4]),
        .S({\add_ln166_2_reg_374[7]_i_6_n_9 ,\add_ln166_2_reg_374[7]_i_7_n_9 ,\add_ln166_2_reg_374[7]_i_8_n_9 ,\add_ln166_2_reg_374[7]_i_9_n_9 }));
  FDRE \add_ln166_2_reg_374_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[8]),
        .Q(add_ln166_2_reg_374[8]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[9]),
        .Q(add_ln166_2_reg_374[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln168_reg_379[0]_i_1 
       (.I0(trunc_ln162_reg_369),
        .I1(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .O(add_ln168_fu_247_p2));
  FDRE \add_ln168_reg_379_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln168_fu_247_p2),
        .Q(add_ln168_reg_379),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0ACA)) 
    \ap_return_1_int_reg[7]_i_1 
       (.I0(ap_return_int_reg),
        .I1(\ap_return_int_reg[0]_i_2__0_n_9 ),
        .I2(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .I3(tmp_9_fu_285_p4),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_int_reg[0]_i_1__0 
       (.I0(\ap_return_int_reg[0]_i_2__0_n_9 ),
        .I1(tmp_9_fu_285_p4),
        .O(select_ln172_fu_315_p3));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_return_int_reg[0]_i_2__0 
       (.I0(tmp_9_fu_285_p4__0[1]),
        .I1(tmp_9_fu_285_p4__0[2]),
        .I2(add_ln168_reg_379),
        .I3(tmp_9_fu_285_p4__0[0]),
        .I4(\ap_return_int_reg[0]_i_3__0_n_9 ),
        .O(\ap_return_int_reg[0]_i_2__0_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_return_int_reg[0]_i_3__0 
       (.I0(tmp_9_fu_285_p4__0[4]),
        .I1(tmp_9_fu_285_p4__0[3]),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(tmp_9_fu_285_p4__0[5]),
        .O(\ap_return_int_reg[0]_i_3__0_n_9 ));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(select_ln172_fu_315_p3),
        .Q(ap_return_int_reg),
        .R(1'b0));
  CARRY4 temp_g_2_fu_213_p2__1_carry
       (.CI(1'b0),
        .CO({temp_g_2_fu_213_p2__1_carry_n_9,temp_g_2_fu_213_p2__1_carry_n_10,temp_g_2_fu_213_p2__1_carry_n_11,temp_g_2_fu_213_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry_i_1__0_n_9,temp_g_2_fu_213_p2__1_carry_i_2__0_n_9,temp_g_2_fu_213_p2__1_carry_i_3__0_n_9,1'b0}),
        .O({temp_g_2_fu_213_p2__1_carry_n_13,temp_g_2_fu_213_p2__1_carry_n_14,temp_g_2_fu_213_p2__1_carry_n_15,temp_g_2_fu_213_p2__1_carry_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry_i_4__0_n_9,temp_g_2_fu_213_p2__1_carry_i_5__0_n_9,temp_g_2_fu_213_p2__1_carry_i_6__0_n_9,temp_g_2_fu_213_p2__1_carry_i_7__0_n_9}));
  CARRY4 temp_g_2_fu_213_p2__1_carry__0
       (.CI(temp_g_2_fu_213_p2__1_carry_n_9),
        .CO({temp_g_2_fu_213_p2__1_carry__0_n_9,temp_g_2_fu_213_p2__1_carry__0_n_10,temp_g_2_fu_213_p2__1_carry__0_n_11,temp_g_2_fu_213_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry__0_i_1__0_n_9,temp_g_2_fu_213_p2__1_carry__0_i_2__0_n_9,temp_g_2_fu_213_p2__1_carry__0_i_3__0_n_9,temp_g_2_fu_213_p2__1_carry__0_i_4__0_n_9}),
        .O({temp_g_2_fu_213_p2__1_carry__0_n_13,temp_g_2_fu_213_p2__1_carry__0_n_14,temp_g_2_fu_213_p2__1_carry__0_n_15,temp_g_2_fu_213_p2__1_carry__0_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry__0_i_5__0_n_9,temp_g_2_fu_213_p2__1_carry__0_i_6__0_n_9,temp_g_2_fu_213_p2__1_carry__0_i_7__0_n_9,temp_g_2_fu_213_p2__1_carry__0_i_8__0_n_9}));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_10__0
       (.I0(vt0_val_read_reg_333[5]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[4]),
        .I3(vb0_val_read_reg_305[6]),
        .I4(add_ln155_3_reg_354[6]),
        .I5(vt0_val_read_reg_333[6]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_10__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_11__0
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_11__0_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_12__0
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[5]),
        .I4(add_ln155_3_reg_354[5]),
        .I5(vt0_val_read_reg_333[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_12__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_13__0
       (.I0(vt0_val_read_reg_333[5]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_13__0_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_14__0
       (.I0(vt0_val_read_reg_333[3]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[2]),
        .I3(vb0_val_read_reg_305[4]),
        .I4(add_ln155_3_reg_354[4]),
        .I5(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_14__0_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_15__0
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .I3(vb0_val_read_reg_305[7]),
        .I4(vt0_val_read_reg_333[7]),
        .I5(add_ln155_3_reg_354[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_15__0_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_16__0
       (.I0(add_ln155_3_reg_354[7]),
        .I1(vt0_val_read_reg_333[7]),
        .I2(vb0_val_read_reg_305[7]),
        .I3(vt0_val_read_reg_333[5]),
        .I4(add_ln155_3_reg_354[6]),
        .I5(vt0_val_read_reg_333[6]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_16__0_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_17__0
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vb0_val_read_reg_305[6]),
        .I3(vt0_val_read_reg_333[4]),
        .I4(add_ln155_3_reg_354[5]),
        .I5(vt0_val_read_reg_333[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_17__0_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_18__0
       (.I0(vt0_val_read_reg_333[5]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vb0_val_read_reg_305[5]),
        .I3(vt0_val_read_reg_333[3]),
        .I4(add_ln155_3_reg_354[4]),
        .I5(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_18__0_n_9));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_1__0
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .I3(vb0_val_read_reg_305[7]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_9__0_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_10__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_1__0_n_9));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_2__0
       (.I0(vt0_val_read_reg_333[5]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[4]),
        .I3(vb0_val_read_reg_305[6]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_11__0_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_12__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_2__0_n_9));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_3__0
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[5]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_13__0_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_14__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_3__0_n_9));
  LUT4 #(
    .INIT(16'h2A00)) 
    temp_g_2_fu_213_p2__1_carry__0_i_4__0
       (.I0(temp_g_2_fu_213_p2__1_carry_i_8__0_n_9),
        .I1(vt0_val_read_reg_333[1]),
        .I2(vt0_val_read_reg_333[2]),
        .I3(temp_g_2_fu_213_p2__1_carry_i_9__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_4__0_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_5__0
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_1__0_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_15__0_n_9),
        .I2(add_ln155_3_reg_354[8]),
        .I3(vt0_val_read_reg_333[6]),
        .I4(add_ln155_3_reg_354[7]),
        .I5(vt0_val_read_reg_333[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_5__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_6__0
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_2__0_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_10__0_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_16__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_6__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_7__0
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_3__0_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_12__0_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_17__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_7__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_8__0
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_4__0_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_14__0_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_18__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_8__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_9__0
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(vt0_val_read_reg_333[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_9__0_n_9));
  CARRY4 temp_g_2_fu_213_p2__1_carry__1
       (.CI(temp_g_2_fu_213_p2__1_carry__0_n_9),
        .CO({temp_g_2_fu_213_p2__1_carry__1_n_9,temp_g_2_fu_213_p2__1_carry__1_n_10,temp_g_2_fu_213_p2__1_carry__1_n_11,temp_g_2_fu_213_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry__1_i_1__0_n_9,temp_g_2_fu_213_p2__1_carry__1_i_2__0_n_9,temp_g_2_fu_213_p2__1_carry__1_i_3__0_n_9,temp_g_2_fu_213_p2__1_carry__1_i_4__0_n_9}),
        .O({temp_g_2_fu_213_p2__1_carry__1_n_13,temp_g_2_fu_213_p2__1_carry__1_n_14,temp_g_2_fu_213_p2__1_carry__1_n_15,temp_g_2_fu_213_p2__1_carry__1_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry__1_i_5__0_n_9,temp_g_2_fu_213_p2__1_carry__1_i_6__0_n_9,temp_g_2_fu_213_p2__1_carry__1_i_7__0_n_9,temp_g_2_fu_213_p2__1_carry__1_i_8__0_n_9}));
  LUT2 #(
    .INIT(4'h2)) 
    temp_g_2_fu_213_p2__1_carry__1_i_1__0
       (.I0(add_ln155_3_reg_354[11]),
        .I1(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_1__0_n_9));
  LUT4 #(
    .INIT(16'h0700)) 
    temp_g_2_fu_213_p2__1_carry__1_i_2__0
       (.I0(vt0_val_read_reg_333[7]),
        .I1(add_ln155_3_reg_354[8]),
        .I2(add_ln155_3_reg_354[9]),
        .I3(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_2__0_n_9));
  LUT5 #(
    .INIT(32'h00071000)) 
    temp_g_2_fu_213_p2__1_carry__1_i_3__0
       (.I0(add_ln155_3_reg_354[7]),
        .I1(vt0_val_read_reg_333[6]),
        .I2(vt0_val_read_reg_333[7]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(add_ln155_3_reg_354[9]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_3__0_n_9));
  LUT5 #(
    .INIT(32'h0000BD42)) 
    temp_g_2_fu_213_p2__1_carry__1_i_4__0
       (.I0(vt0_val_read_reg_333[7]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(vt0_val_read_reg_333[6]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_15__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_4__0_n_9));
  LUT3 #(
    .INIT(8'h93)) 
    temp_g_2_fu_213_p2__1_carry__1_i_5__0
       (.I0(add_ln155_3_reg_354[10]),
        .I1(add_ln155_3_reg_354[12]),
        .I2(add_ln155_3_reg_354[11]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_5__0_n_9));
  LUT5 #(
    .INIT(32'hEA1500FF)) 
    temp_g_2_fu_213_p2__1_carry__1_i_6__0
       (.I0(add_ln155_3_reg_354[9]),
        .I1(add_ln155_3_reg_354[8]),
        .I2(vt0_val_read_reg_333[7]),
        .I3(add_ln155_3_reg_354[11]),
        .I4(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_6__0_n_9));
  LUT6 #(
    .INIT(64'hFEF0F080010F0F7F)) 
    temp_g_2_fu_213_p2__1_carry__1_i_7__0
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(add_ln155_3_reg_354[9]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(vt0_val_read_reg_333[7]),
        .I5(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_7__0_n_9));
  LUT6 #(
    .INIT(64'h9666966996696669)) 
    temp_g_2_fu_213_p2__1_carry__1_i_8__0
       (.I0(temp_g_2_fu_213_p2__1_carry__1_i_4__0_n_9),
        .I1(add_ln155_3_reg_354[9]),
        .I2(add_ln155_3_reg_354[8]),
        .I3(vt0_val_read_reg_333[7]),
        .I4(vt0_val_read_reg_333[6]),
        .I5(add_ln155_3_reg_354[7]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_8__0_n_9));
  CARRY4 temp_g_2_fu_213_p2__1_carry__2
       (.CI(temp_g_2_fu_213_p2__1_carry__1_n_9),
        .CO({NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED[3:1],temp_g_2_fu_213_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,temp_g_2_fu_213_p2__1_carry__2_i_1__0_n_9}),
        .O({NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED[3:2],temp_g_2_fu_213_p2__1_carry__2_n_15,temp_g_2_fu_213_p2__1_carry__2_n_16}),
        .S({1'b0,1'b0,1'b1,temp_g_2_fu_213_p2__1_carry__2_i_2__0_n_9}));
  LUT2 #(
    .INIT(4'h2)) 
    temp_g_2_fu_213_p2__1_carry__2_i_1__0
       (.I0(add_ln155_3_reg_354[12]),
        .I1(add_ln155_3_reg_354[11]),
        .O(temp_g_2_fu_213_p2__1_carry__2_i_1__0_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    temp_g_2_fu_213_p2__1_carry__2_i_2__0
       (.I0(add_ln155_3_reg_354[11]),
        .I1(add_ln155_3_reg_354[12]),
        .O(temp_g_2_fu_213_p2__1_carry__2_i_2__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry_i_11__0
       (.I0(vt0_val_read_reg_333[3]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_11__0_n_9));
  LUT4 #(
    .INIT(16'hD52A)) 
    temp_g_2_fu_213_p2__1_carry_i_1__0
       (.I0(temp_g_2_fu_213_p2__1_carry_i_8__0_n_9),
        .I1(vt0_val_read_reg_333[1]),
        .I2(vt0_val_read_reg_333[2]),
        .I3(temp_g_2_fu_213_p2__1_carry_i_9__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry_i_1__0_n_9));
  LUT6 #(
    .INIT(64'hF71010F71F07071F)) 
    temp_g_2_fu_213_p2__1_carry_i_2__0
       (.I0(vt0_val_read_reg_333[0]),
        .I1(add_ln155_3_reg_354[1]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(\add_ln155_3_reg_354_reg[2]_0 ),
        .I4(vb0_val_read_reg_305[2]),
        .I5(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_2__0_n_9));
  LUT6 #(
    .INIT(64'h2E8B2882BEEB2E8B)) 
    temp_g_2_fu_213_p2__1_carry_i_3__0
       (.I0(vb0_val_read_reg_305[1]),
        .I1(add_ln155_3_reg_354[1]),
        .I2(vt0_val_read_reg_333[0]),
        .I3(vt0_val_read_reg_333[1]),
        .I4(vb0_val_read_reg_305[0]),
        .I5(add_ln155_3_reg_354[0]),
        .O(temp_g_2_fu_213_p2__1_carry_i_3__0_n_9));
  LUT6 #(
    .INIT(64'h559595AA6A555595)) 
    temp_g_2_fu_213_p2__1_carry_i_4__0
       (.I0(temp_g_2_fu_213_p2__1_carry_i_9__0_n_9),
        .I1(vt0_val_read_reg_333[2]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(\temp_g_2_reg_364_reg[4]_0 ),
        .I4(vb0_val_read_reg_305[3]),
        .I5(temp_g_2_fu_213_p2__1_carry_i_11__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h6999)) 
    temp_g_2_fu_213_p2__1_carry_i_5__0
       (.I0(temp_g_2_fu_213_p2__1_carry_i_2__0_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry_i_8__0_n_9),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_5__0_n_9));
  LUT6 #(
    .INIT(64'h5695A96AA96A5695)) 
    temp_g_2_fu_213_p2__1_carry_i_6__0
       (.I0(temp_g_2_fu_213_p2__1_carry_i_3__0_n_9),
        .I1(vt0_val_read_reg_333[0]),
        .I2(add_ln155_3_reg_354[1]),
        .I3(vt0_val_read_reg_333[1]),
        .I4(\temp_g_2_reg_364_reg[4]_1 ),
        .I5(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_6__0_n_9));
  LUT6 #(
    .INIT(64'hB4D24B2D4B2DB4D2)) 
    temp_g_2_fu_213_p2__1_carry_i_7__0
       (.I0(add_ln155_3_reg_354[0]),
        .I1(vb0_val_read_reg_305[0]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vt0_val_read_reg_333[0]),
        .I4(add_ln155_3_reg_354[1]),
        .I5(vb0_val_read_reg_305[1]),
        .O(temp_g_2_fu_213_p2__1_carry_i_7__0_n_9));
  LUT6 #(
    .INIT(64'h9696699669699669)) 
    temp_g_2_fu_213_p2__1_carry_i_8__0
       (.I0(vt0_val_read_reg_333[2]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[2]),
        .I4(\add_ln155_3_reg_354_reg[2]_0 ),
        .I5(vb0_val_read_reg_305[3]),
        .O(temp_g_2_fu_213_p2__1_carry_i_8__0_n_9));
  LUT6 #(
    .INIT(64'h9696966969969696)) 
    temp_g_2_fu_213_p2__1_carry_i_9__0
       (.I0(vb0_val_read_reg_305[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[4]),
        .I3(vt0_val_read_reg_333[2]),
        .I4(add_ln155_3_reg_354[3]),
        .I5(vt0_val_read_reg_333[3]),
        .O(temp_g_2_fu_213_p2__1_carry_i_9__0_n_9));
  FDRE \temp_g_2_reg_364_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_15),
        .Q(temp_g_2_reg_364[10]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_14),
        .Q(temp_g_2_reg_364[11]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_13),
        .Q(temp_g_2_reg_364[12]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__2_n_16),
        .Q(temp_g_2_reg_364[13]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__2_n_15),
        .Q(temp_g_2_reg_364[14]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry_n_16),
        .Q(temp_g_2_reg_364[1]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry_n_15),
        .Q(temp_g_2_reg_364[2]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry_n_14),
        .Q(temp_g_2_reg_364[3]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry_n_13),
        .Q(temp_g_2_reg_364[4]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_16),
        .Q(temp_g_2_reg_364[5]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_15),
        .Q(temp_g_2_reg_364[6]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_14),
        .Q(temp_g_2_reg_364[7]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_13),
        .Q(temp_g_2_reg_364[8]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_16),
        .Q(temp_g_2_reg_364[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry
       (.CI(1'b0),
        .CO({temp_g_fu_272_p2__1_carry_n_9,temp_g_fu_272_p2__1_carry_n_10,temp_g_fu_272_p2__1_carry_n_11,temp_g_fu_272_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({add_ln166_2_reg_374[3:1],1'b0}),
        .O(NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_272_p2__1_carry_i_1__0_n_9,temp_g_fu_272_p2__1_carry_i_2__0_n_9,temp_g_fu_272_p2__1_carry_i_3__0_n_9,add_ln166_2_reg_374[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__0
       (.CI(temp_g_fu_272_p2__1_carry_n_9),
        .CO({temp_g_fu_272_p2__1_carry__0_n_9,temp_g_fu_272_p2__1_carry__0_n_10,temp_g_fu_272_p2__1_carry__0_n_11,temp_g_fu_272_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_272_p2__1_carry__0_i_1__0_n_9,temp_g_fu_272_p2__1_carry__0_i_2__0_n_9,temp_g_fu_272_p2__1_carry__0_i_3__0_n_9,temp_g_fu_272_p2__1_carry__0_i_4__0_n_9}),
        .O(NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_272_p2__1_carry__0_i_5__0_n_9,temp_g_fu_272_p2__1_carry__0_i_6__0_n_9,temp_g_fu_272_p2__1_carry__0_i_7__0_n_9,temp_g_fu_272_p2__1_carry__0_i_8__0_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_1__0
       (.I0(tmp5_fu_259_p3[6]),
        .I1(M00_fu_252_p3[6]),
        .I2(add_ln166_2_reg_374[6]),
        .O(temp_g_fu_272_p2__1_carry__0_i_1__0_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_2__0
       (.I0(tmp5_fu_259_p3[5]),
        .I1(M00_fu_252_p3[5]),
        .I2(add_ln166_2_reg_374[5]),
        .O(temp_g_fu_272_p2__1_carry__0_i_2__0_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_3__0
       (.I0(tmp5_fu_259_p3[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(add_ln166_2_reg_374[4]),
        .O(temp_g_fu_272_p2__1_carry__0_i_3__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_272_p2__1_carry__0_i_4__0
       (.I0(add_ln166_2_reg_374[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(tmp5_fu_259_p3[4]),
        .O(temp_g_fu_272_p2__1_carry__0_i_4__0_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__0_i_5__0
       (.I0(add_ln166_2_reg_374[6]),
        .I1(M00_fu_252_p3[6]),
        .I2(tmp5_fu_259_p3[6]),
        .I3(add_ln166_2_reg_374[7]),
        .I4(M00_fu_252_p3[7]),
        .I5(tmp5_fu_259_p3[7]),
        .O(temp_g_fu_272_p2__1_carry__0_i_5__0_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__0_i_6__0
       (.I0(add_ln166_2_reg_374[5]),
        .I1(M00_fu_252_p3[5]),
        .I2(tmp5_fu_259_p3[5]),
        .I3(add_ln166_2_reg_374[6]),
        .I4(M00_fu_252_p3[6]),
        .I5(tmp5_fu_259_p3[6]),
        .O(temp_g_fu_272_p2__1_carry__0_i_6__0_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__0_i_7__0
       (.I0(add_ln166_2_reg_374[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(tmp5_fu_259_p3[4]),
        .I3(add_ln166_2_reg_374[5]),
        .I4(M00_fu_252_p3[5]),
        .I5(tmp5_fu_259_p3[5]),
        .O(temp_g_fu_272_p2__1_carry__0_i_7__0_n_9));
  LUT5 #(
    .INIT(32'h69969696)) 
    temp_g_fu_272_p2__1_carry__0_i_8__0
       (.I0(tmp5_fu_259_p3[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(add_ln166_2_reg_374[4]),
        .I3(tmp5_fu_259_p3[3]),
        .I4(M00_fu_252_p3[3]),
        .O(temp_g_fu_272_p2__1_carry__0_i_8__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__1
       (.CI(temp_g_fu_272_p2__1_carry__0_n_9),
        .CO({temp_g_fu_272_p2__1_carry__1_n_9,temp_g_fu_272_p2__1_carry__1_n_10,temp_g_fu_272_p2__1_carry__1_n_11,temp_g_fu_272_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_272_p2__1_carry__1_i_1__0_n_9,temp_g_fu_272_p2__1_carry__1_i_2__0_n_9,temp_g_fu_272_p2__1_carry__1_i_3__0_n_9,temp_g_fu_272_p2__1_carry__1_i_4__0_n_9}),
        .O(tmp_9_fu_285_p4__0[3:0]),
        .S({temp_g_fu_272_p2__1_carry__1_i_5__0_n_9,temp_g_fu_272_p2__1_carry__1_i_6__0_n_9,temp_g_fu_272_p2__1_carry__1_i_7__0_n_9,temp_g_fu_272_p2__1_carry__1_i_8__0_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_1__0
       (.I0(tmp5_fu_259_p3[14]),
        .I1(M00_fu_252_p3[10]),
        .I2(add_ln166_2_reg_374[10]),
        .O(temp_g_fu_272_p2__1_carry__1_i_1__0_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_2__0
       (.I0(tmp5_fu_259_p3[14]),
        .I1(M00_fu_252_p3[9]),
        .I2(add_ln166_2_reg_374[9]),
        .O(temp_g_fu_272_p2__1_carry__1_i_2__0_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_3__0
       (.I0(tmp5_fu_259_p3[8]),
        .I1(M00_fu_252_p3[8]),
        .I2(add_ln166_2_reg_374[8]),
        .O(temp_g_fu_272_p2__1_carry__1_i_3__0_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_4__0
       (.I0(tmp5_fu_259_p3[7]),
        .I1(M00_fu_252_p3[7]),
        .I2(add_ln166_2_reg_374[7]),
        .O(temp_g_fu_272_p2__1_carry__1_i_4__0_n_9));
  LUT4 #(
    .INIT(16'hE718)) 
    temp_g_fu_272_p2__1_carry__1_i_5__0
       (.I0(add_ln166_2_reg_374[10]),
        .I1(M00_fu_252_p3[10]),
        .I2(tmp5_fu_259_p3[14]),
        .I3(add_ln166_2_reg_374[11]),
        .O(temp_g_fu_272_p2__1_carry__1_i_5__0_n_9));
  LUT5 #(
    .INIT(32'h1EE18778)) 
    temp_g_fu_272_p2__1_carry__1_i_6__0
       (.I0(add_ln166_2_reg_374[9]),
        .I1(M00_fu_252_p3[9]),
        .I2(add_ln166_2_reg_374[10]),
        .I3(M00_fu_252_p3[10]),
        .I4(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__1_i_6__0_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__1_i_7__0
       (.I0(add_ln166_2_reg_374[8]),
        .I1(M00_fu_252_p3[8]),
        .I2(tmp5_fu_259_p3[8]),
        .I3(add_ln166_2_reg_374[9]),
        .I4(M00_fu_252_p3[9]),
        .I5(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__1_i_7__0_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__1_i_8__0
       (.I0(add_ln166_2_reg_374[7]),
        .I1(M00_fu_252_p3[7]),
        .I2(tmp5_fu_259_p3[7]),
        .I3(add_ln166_2_reg_374[8]),
        .I4(M00_fu_252_p3[8]),
        .I5(tmp5_fu_259_p3[8]),
        .O(temp_g_fu_272_p2__1_carry__1_i_8__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__2
       (.CI(temp_g_fu_272_p2__1_carry__1_n_9),
        .CO({NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED[3],temp_g_fu_272_p2__1_carry__2_n_10,temp_g_fu_272_p2__1_carry__2_n_11,temp_g_fu_272_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,temp_g_fu_272_p2__1_carry__2_i_1__0_n_9,temp_g_fu_272_p2__1_carry__2_i_2__0_n_9,temp_g_fu_272_p2__1_carry__2_i_3__0_n_9}),
        .O({tmp_9_fu_285_p4,tmp_9_fu_285_p4__0[6:4]}),
        .S({temp_g_fu_272_p2__1_carry__2_i_4__0_n_9,temp_g_fu_272_p2__1_carry__2_i_5__0_n_9,temp_g_fu_272_p2__1_carry__2_i_6__0_n_9,temp_g_fu_272_p2__1_carry__2_i_7__0_n_9}));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_1__0
       (.I0(add_ln166_2_reg_374[13]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_2__0
       (.I0(add_ln166_2_reg_374[12]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_3__0
       (.I0(add_ln166_2_reg_374[11]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_3__0_n_9));
  LUT3 #(
    .INIT(8'hD2)) 
    temp_g_fu_272_p2__1_carry__2_i_4__0
       (.I0(tmp5_fu_259_p3[14]),
        .I1(add_ln166_2_reg_374[14]),
        .I2(add_ln166_2_reg_374[15]),
        .O(temp_g_fu_272_p2__1_carry__2_i_4__0_n_9));
  LUT3 #(
    .INIT(8'h9C)) 
    temp_g_fu_272_p2__1_carry__2_i_5__0
       (.I0(add_ln166_2_reg_374[13]),
        .I1(add_ln166_2_reg_374[14]),
        .I2(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_5__0_n_9));
  LUT3 #(
    .INIT(8'hB4)) 
    temp_g_fu_272_p2__1_carry__2_i_6__0
       (.I0(add_ln166_2_reg_374[12]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[13]),
        .O(temp_g_fu_272_p2__1_carry__2_i_6__0_n_9));
  LUT3 #(
    .INIT(8'hB4)) 
    temp_g_fu_272_p2__1_carry__2_i_7__0
       (.I0(add_ln166_2_reg_374[11]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[12]),
        .O(temp_g_fu_272_p2__1_carry__2_i_7__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_272_p2__1_carry_i_1__0
       (.I0(M00_fu_252_p3[3]),
        .I1(tmp5_fu_259_p3[3]),
        .I2(add_ln166_2_reg_374[3]),
        .O(temp_g_fu_272_p2__1_carry_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_fu_272_p2__1_carry_i_2__0
       (.I0(add_ln166_2_reg_374[2]),
        .I1(tmp5_fu_259_p3[2]),
        .O(temp_g_fu_272_p2__1_carry_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_fu_272_p2__1_carry_i_3__0
       (.I0(add_ln166_2_reg_374[1]),
        .I1(tmp5_fu_259_p3[1]),
        .O(temp_g_fu_272_p2__1_carry_i_3__0_n_9));
  CARRY4 tmp361_fu_128_p2_carry
       (.CI(1'b0),
        .CO({tmp361_fu_128_p2_carry_n_9,tmp361_fu_128_p2_carry_n_10,tmp361_fu_128_p2_carry_n_11,tmp361_fu_128_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI(trunc_ln6_fu_154_p3[6:3]),
        .O(tmp361_fu_128_p2[3:0]),
        .S({tmp361_fu_128_p2_carry_i_1__0_n_9,tmp361_fu_128_p2_carry_i_2__0_n_9,tmp361_fu_128_p2_carry_i_3__0_n_9,tmp361_fu_128_p2_carry_i_4__0_n_9}));
  CARRY4 tmp361_fu_128_p2_carry__0
       (.CI(tmp361_fu_128_p2_carry_n_9),
        .CO({tmp361_fu_128_p2_carry__0_n_9,tmp361_fu_128_p2_carry__0_n_10,tmp361_fu_128_p2_carry__0_n_11,tmp361_fu_128_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({\vb1_val_int_reg_reg_n_9_[7] ,\vb1_val_int_reg_reg_n_9_[6] ,\vb1_val_int_reg_reg_n_9_[5] ,trunc_ln6_fu_154_p3[7]}),
        .O(tmp361_fu_128_p2[7:4]),
        .S({tmp361_fu_128_p2_carry__0_i_1__0_n_9,tmp361_fu_128_p2_carry__0_i_2__0_n_9,tmp361_fu_128_p2_carry__0_i_3__0_n_9,tmp361_fu_128_p2_carry__0_i_4__0_n_9}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_1__0
       (.I0(\vb1_val_int_reg_reg_n_9_[7] ),
        .I1(M01_fu_90_p3),
        .O(tmp361_fu_128_p2_carry__0_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_2__0
       (.I0(\vb1_val_int_reg_reg_n_9_[6] ),
        .I1(Q[6]),
        .O(tmp361_fu_128_p2_carry__0_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_3__0
       (.I0(\vb1_val_int_reg_reg_n_9_[5] ),
        .I1(Q[5]),
        .O(tmp361_fu_128_p2_carry__0_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_4__0
       (.I0(trunc_ln6_fu_154_p3[7]),
        .I1(Q[4]),
        .O(tmp361_fu_128_p2_carry__0_i_4__0_n_9));
  CARRY4 tmp361_fu_128_p2_carry__1
       (.CI(tmp361_fu_128_p2_carry__0_n_9),
        .CO(NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED[3:1],tmp361_fu_128_p2[13]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_1__0
       (.I0(trunc_ln6_fu_154_p3[6]),
        .I1(Q[3]),
        .O(tmp361_fu_128_p2_carry_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_2__0
       (.I0(trunc_ln6_fu_154_p3[5]),
        .I1(Q[2]),
        .O(tmp361_fu_128_p2_carry_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_3__0
       (.I0(trunc_ln6_fu_154_p3[4]),
        .I1(Q[1]),
        .O(tmp361_fu_128_p2_carry_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_4__0
       (.I0(trunc_ln6_fu_154_p3[3]),
        .I1(Q[0]),
        .O(tmp361_fu_128_p2_carry_i_4__0_n_9));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[0]),
        .Q(tmp361_reg_349_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[13]),
        .Q(tmp361_reg_349_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[1]),
        .Q(tmp361_reg_349_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[2]),
        .Q(tmp361_reg_349_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[3]),
        .Q(tmp361_reg_349_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[4]),
        .Q(tmp361_reg_349_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[5]),
        .Q(tmp361_reg_349_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[6]),
        .Q(tmp361_reg_349_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[7]),
        .Q(tmp361_reg_349_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[0]),
        .Q(tmp5_fu_259_p3[1]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[13]),
        .Q(tmp5_fu_259_p3[14]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[1]),
        .Q(tmp5_fu_259_p3[2]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[2]),
        .Q(tmp5_fu_259_p3[3]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[3]),
        .Q(tmp5_fu_259_p3[4]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[4]),
        .Q(tmp5_fu_259_p3[5]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[5]),
        .Q(tmp5_fu_259_p3[6]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[6]),
        .Q(tmp5_fu_259_p3[7]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[7]),
        .Q(tmp5_fu_259_p3[8]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[0]),
        .Q(tmp361_reg_349[0]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[13]),
        .Q(tmp361_reg_349[13]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[1]),
        .Q(tmp361_reg_349[1]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[2]),
        .Q(tmp361_reg_349[2]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[3]),
        .Q(tmp361_reg_349[3]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[4]),
        .Q(tmp361_reg_349[4]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[5]),
        .Q(tmp361_reg_349[5]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[6]),
        .Q(tmp361_reg_349[6]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[7]),
        .Q(tmp361_reg_349[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[3]_i_2 
       (.I0(vb0_val_int_reg[3]),
        .I1(\tmp3_reg_344_reg[3]_3 ),
        .O(\tmp3_reg_344[3]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[3]_i_3 
       (.I0(vb0_val_int_reg[2]),
        .I1(\tmp3_reg_344_reg[3]_2 ),
        .O(\tmp3_reg_344[3]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[3]_i_4 
       (.I0(vb0_val_int_reg[1]),
        .I1(\tmp3_reg_344_reg[3]_1 ),
        .O(\tmp3_reg_344[3]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[3]_i_5 
       (.I0(vb0_val_int_reg[0]),
        .I1(\tmp3_reg_344_reg[3]_0 ),
        .O(\tmp3_reg_344[3]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[7]_i_2 
       (.I0(vb0_val_int_reg[7]),
        .I1(\tmp3_reg_344_reg[7]_3 ),
        .O(\tmp3_reg_344[7]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[7]_i_3 
       (.I0(vb0_val_int_reg[6]),
        .I1(\tmp3_reg_344_reg[7]_2 ),
        .O(\tmp3_reg_344[7]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[7]_i_4 
       (.I0(vb0_val_int_reg[5]),
        .I1(\tmp3_reg_344_reg[7]_1 ),
        .O(\tmp3_reg_344[7]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[7]_i_5 
       (.I0(vb0_val_int_reg[4]),
        .I1(\tmp3_reg_344_reg[7]_0 ),
        .O(\tmp3_reg_344[7]_i_5_n_9 ));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[0]),
        .Q(tmp4_fu_225_p3[1]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[1]),
        .Q(tmp4_fu_225_p3[2]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[2]),
        .Q(tmp4_fu_225_p3[3]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[3]),
        .Q(tmp4_fu_225_p3[4]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[4]),
        .Q(tmp4_fu_225_p3[5]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[5]),
        .Q(tmp4_fu_225_p3[6]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[6]),
        .Q(tmp4_fu_225_p3[7]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[7]),
        .Q(tmp4_fu_225_p3[8]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[8]),
        .Q(tmp4_fu_225_p3[9]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[0]),
        .Q(tmp3_reg_344[0]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[1]),
        .Q(tmp3_reg_344[1]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[2]),
        .Q(tmp3_reg_344[2]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[3]),
        .Q(tmp3_reg_344[3]),
        .R(1'b0));
  CARRY4 \tmp3_reg_344_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp3_reg_344_reg[3]_i_1_n_9 ,\tmp3_reg_344_reg[3]_i_1_n_10 ,\tmp3_reg_344_reg[3]_i_1_n_11 ,\tmp3_reg_344_reg[3]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(vb0_val_int_reg[3:0]),
        .O(trunc_ln166_fu_174_p1[3:0]),
        .S({\tmp3_reg_344[3]_i_2_n_9 ,\tmp3_reg_344[3]_i_3_n_9 ,\tmp3_reg_344[3]_i_4_n_9 ,\tmp3_reg_344[3]_i_5_n_9 }));
  FDRE \tmp3_reg_344_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[4]),
        .Q(tmp3_reg_344[4]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[5]),
        .Q(tmp3_reg_344[5]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[6]),
        .Q(tmp3_reg_344[6]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[7]),
        .Q(tmp3_reg_344[7]),
        .R(1'b0));
  CARRY4 \tmp3_reg_344_reg[7]_i_1 
       (.CI(\tmp3_reg_344_reg[3]_i_1_n_9 ),
        .CO({\tmp3_reg_344_reg[7]_i_1_n_9 ,\tmp3_reg_344_reg[7]_i_1_n_10 ,\tmp3_reg_344_reg[7]_i_1_n_11 ,\tmp3_reg_344_reg[7]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(vb0_val_int_reg[7:4]),
        .O(trunc_ln166_fu_174_p1[7:4]),
        .S({\tmp3_reg_344[7]_i_2_n_9 ,\tmp3_reg_344[7]_i_3_n_9 ,\tmp3_reg_344[7]_i_4_n_9 ,\tmp3_reg_344[7]_i_5_n_9 }));
  FDRE \tmp3_reg_344_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[8]),
        .Q(tmp3_reg_344[8]),
        .R(1'b0));
  CARRY4 \tmp3_reg_344_reg[8]_i_1 
       (.CI(\tmp3_reg_344_reg[7]_i_1_n_9 ),
        .CO({\NLW_tmp3_reg_344_reg[8]_i_1_CO_UNCONNECTED [3:1],trunc_ln166_fu_174_p1[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp3_reg_344_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[3]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[4]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[5]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[6]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[7]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[5] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[6] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[7] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ),
        .Q(M00_fu_252_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ),
        .Q(M00_fu_252_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ),
        .Q(M00_fu_252_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ),
        .Q(M00_fu_252_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ),
        .Q(M00_fu_252_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ),
        .Q(M00_fu_252_p3[8]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ),
        .Q(M00_fu_252_p3[9]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ),
        .Q(M00_fu_252_p3[10]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln162_reg_369[0]_i_1__0 
       (.I0(vt0_val_read_reg_333[0]),
        .I1(add_ln155_3_reg_354[0]),
        .I2(vb0_val_read_reg_305[0]),
        .O(\trunc_ln162_reg_369[0]_i_1__0_n_9 ));
  FDRE \trunc_ln162_reg_369_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln162_reg_369[0]_i_1__0_n_9 ),
        .Q(trunc_ln162_reg_369),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [0]),
        .Q(trunc_ln6_fu_154_p3[3]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [1]),
        .Q(trunc_ln6_fu_154_p3[4]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [2]),
        .Q(trunc_ln6_fu_154_p3[5]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [3]),
        .Q(trunc_ln6_fu_154_p3[6]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [4]),
        .Q(trunc_ln6_fu_154_p3[7]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [5]),
        .Q(\vb1_val_int_reg_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [6]),
        .Q(\vb1_val_int_reg_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [7]),
        .Q(\vb1_val_int_reg_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\vt0_val_read_reg_333_reg[7]_0 [0]),
        .Q(vt0_val_read_reg_333[0]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\vt0_val_read_reg_333_reg[7]_0 [1]),
        .Q(vt0_val_read_reg_333[1]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\vt0_val_read_reg_333_reg[7]_0 [2]),
        .Q(vt0_val_read_reg_333[2]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\vt0_val_read_reg_333_reg[7]_0 [3]),
        .Q(vt0_val_read_reg_333[3]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\vt0_val_read_reg_333_reg[7]_0 [4]),
        .Q(vt0_val_read_reg_333[4]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\vt0_val_read_reg_333_reg[7]_0 [5]),
        .Q(vt0_val_read_reg_333[5]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\vt0_val_read_reg_333_reg[7]_0 [6]),
        .Q(vt0_val_read_reg_333[6]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\vt0_val_read_reg_333_reg[7]_0 [7]),
        .Q(vt0_val_read_reg_333[7]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [7]),
        .Q(M01_fu_90_p3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFScharr3x3_1_3_16_0_s" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_xFScharr3x3_1_3_16_0_s
   (ap_ce_reg,
    ap_ce_reg_0,
    ap_block_pp0_stage0_subdone,
    O,
    \S00_2_reg_346_reg[10] ,
    \S00_2_reg_346_reg[10]_0 ,
    \add_ln166_2_reg_374_reg[13] ,
    temp_g_fu_272_p2__1_carry__1,
    \tmp361_reg_349_pp0_iter2_reg_reg[13] ,
    D,
    \S00_2_reg_346_reg[15] ,
    temp_g_fu_272_p2__1_carry__2,
    \ap_return_1_int_reg_reg[7]_0 ,
    ap_ce_reg_reg_0,
    ap_ce_reg_reg_1,
    ap_ce_reg_reg_2,
    ap_ce_reg_reg_3,
    ap_ce_reg_reg_4,
    ap_ce_reg_reg_5,
    ap_ce_reg_reg_6,
    ap_ce_reg_reg_7,
    ap_ce_reg_reg_8,
    ap_ce_reg_reg_9,
    ap_ce_reg_reg_10,
    ap_ce_reg_reg_11,
    ap_ce_reg_reg_12,
    ap_ce_reg_reg_13,
    ap_clk,
    \src_buf1_1_val_int_reg_reg[0]_0 ,
    \src_buf1_1_val_int_reg_reg[0]_1 ,
    p_dstgx_data_full_n,
    p_dstgy_data_full_n,
    \src_buf1_1_val_int_reg_reg[0]_2 ,
    Q,
    \src_buf1_2_val_int_reg_reg[23]_0 ,
    \src_buf2_0_val_int_reg_reg[23]_0 ,
    \src_buf2_2_val_int_reg_reg[23]_0 ,
    \src_buf3_0_val_int_reg_reg[23]_0 ,
    \src_buf3_2_val_int_reg_reg[23]_0 ,
    \src_buf1_1_val_int_reg_reg[23]_0 ,
    \src_buf3_1_val_int_reg_reg[23]_0 ,
    \ap_return_0_int_reg_reg[6]_0 ,
    \ap_return_1_int_reg_reg[6]_0 );
  output ap_ce_reg;
  output ap_ce_reg_0;
  output ap_block_pp0_stage0_subdone;
  output [2:0]O;
  output \S00_2_reg_346_reg[10] ;
  output [0:0]\S00_2_reg_346_reg[10]_0 ;
  output [2:0]\add_ln166_2_reg_374_reg[13] ;
  output temp_g_fu_272_p2__1_carry__1;
  output [0:0]\tmp361_reg_349_pp0_iter2_reg_reg[13] ;
  output [0:0]D;
  output \S00_2_reg_346_reg[15] ;
  output temp_g_fu_272_p2__1_carry__2;
  output [0:0]\ap_return_1_int_reg_reg[7]_0 ;
  output ap_ce_reg_reg_0;
  output ap_ce_reg_reg_1;
  output ap_ce_reg_reg_2;
  output ap_ce_reg_reg_3;
  output ap_ce_reg_reg_4;
  output ap_ce_reg_reg_5;
  output ap_ce_reg_reg_6;
  output ap_ce_reg_reg_7;
  output ap_ce_reg_reg_8;
  output ap_ce_reg_reg_9;
  output ap_ce_reg_reg_10;
  output ap_ce_reg_reg_11;
  output ap_ce_reg_reg_12;
  output ap_ce_reg_reg_13;
  input ap_clk;
  input \src_buf1_1_val_int_reg_reg[0]_0 ;
  input \src_buf1_1_val_int_reg_reg[0]_1 ;
  input p_dstgx_data_full_n;
  input p_dstgy_data_full_n;
  input \src_buf1_1_val_int_reg_reg[0]_2 ;
  input [15:0]Q;
  input [15:0]\src_buf1_2_val_int_reg_reg[23]_0 ;
  input [15:0]\src_buf2_0_val_int_reg_reg[23]_0 ;
  input [15:0]\src_buf2_2_val_int_reg_reg[23]_0 ;
  input [15:0]\src_buf3_0_val_int_reg_reg[23]_0 ;
  input [15:0]\src_buf3_2_val_int_reg_reg[23]_0 ;
  input [15:0]\src_buf1_1_val_int_reg_reg[23]_0 ;
  input [15:0]\src_buf3_1_val_int_reg_reg[23]_0 ;
  input \ap_return_0_int_reg_reg[6]_0 ;
  input \ap_return_1_int_reg_reg[6]_0 ;

  wire [0:0]D;
  wire [9:3]M01_fu_90_p3;
  wire [9:3]M01_fu_90_p3_5;
  wire [2:0]O;
  wire [15:0]Q;
  wire \S00_2_reg_346_reg[10] ;
  wire [0:0]\S00_2_reg_346_reg[10]_0 ;
  wire \S00_2_reg_346_reg[15] ;
  wire [2:2]add_ln155_3_reg_354;
  wire [2:2]add_ln155_3_reg_354_4;
  wire [2:0]\add_ln166_2_reg_374_reg[13] ;
  wire [1:1]add_ln168_3_reg_359_pp0_iter1_reg;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg;
  wire ap_ce_reg_0;
  wire ap_ce_reg_reg_0;
  wire ap_ce_reg_reg_1;
  wire ap_ce_reg_reg_10;
  wire ap_ce_reg_reg_11;
  wire ap_ce_reg_reg_12;
  wire ap_ce_reg_reg_13;
  wire ap_ce_reg_reg_2;
  wire ap_ce_reg_reg_3;
  wire ap_ce_reg_reg_4;
  wire ap_ce_reg_reg_5;
  wire ap_ce_reg_reg_6;
  wire ap_ce_reg_reg_7;
  wire ap_ce_reg_reg_8;
  wire ap_ce_reg_reg_9;
  wire ap_clk;
  wire [7:0]ap_return_0_int_reg;
  wire \ap_return_0_int_reg_reg[6]_0 ;
  wire [7:0]ap_return_1_int_reg;
  wire \ap_return_1_int_reg_reg[6]_0 ;
  wire [0:0]\ap_return_1_int_reg_reg[7]_0 ;
  wire [6:0]grp_xFGradientX_16_0_s_fu_82_ap_return;
  wire grp_xFGradientX_16_0_s_fu_82_n_26;
  wire grp_xFGradientX_16_0_s_fu_82_n_27;
  wire grp_xFGradientX_16_0_s_fu_82_n_28;
  wire grp_xFGradientX_16_0_s_fu_82_n_29;
  wire grp_xFGradientX_16_0_s_fu_82_n_30;
  wire grp_xFGradientX_16_0_s_fu_82_n_31;
  wire grp_xFGradientX_16_0_s_fu_82_n_32;
  wire grp_xFGradientX_16_0_s_fu_82_n_33;
  wire grp_xFGradientX_16_0_s_fu_82_n_34;
  wire grp_xFGradientX_16_0_s_fu_82_n_35;
  wire grp_xFGradientX_16_0_s_fu_82_n_56;
  wire grp_xFGradientX_16_0_s_fu_82_n_57;
  wire grp_xFGradientX_16_0_s_fu_82_n_58;
  wire grp_xFGradientX_16_0_s_fu_82_n_59;
  wire grp_xFGradientX_16_0_s_fu_82_n_60;
  wire grp_xFGradientX_16_0_s_fu_82_n_61;
  wire grp_xFGradientX_16_0_s_fu_82_n_62;
  wire grp_xFGradientX_16_0_s_fu_82_n_63;
  wire grp_xFGradientX_16_0_s_fu_82_n_64;
  wire grp_xFGradientX_16_0_s_fu_82_n_81;
  wire grp_xFGradientX_16_0_s_fu_82_n_82;
  wire grp_xFGradientX_16_0_s_fu_82_n_83;
  wire grp_xFGradientX_16_0_s_fu_82_n_84;
  wire grp_xFGradientX_16_0_s_fu_82_n_9;
  wire grp_xFGradientX_16_0_s_fu_82_n_94;
  wire grp_xFGradientX_16_0_s_fu_82_n_95;
  wire grp_xFGradientX_16_0_s_fu_82_n_96;
  wire grp_xFGradientX_16_0_s_fu_82_n_97;
  wire grp_xFGradientX_16_0_s_fu_82_n_98;
  wire grp_xFGradientX_16_0_s_fu_92_ap_return;
  wire grp_xFGradientX_16_0_s_fu_92_n_10;
  wire grp_xFGradientX_16_0_s_fu_92_n_11;
  wire grp_xFGradientX_16_0_s_fu_92_n_12;
  wire grp_xFGradientX_16_0_s_fu_92_n_13;
  wire grp_xFGradientX_16_0_s_fu_92_n_14;
  wire grp_xFGradientX_16_0_s_fu_92_n_15;
  wire grp_xFGradientX_16_0_s_fu_92_n_16;
  wire grp_xFGradientX_16_0_s_fu_92_n_33;
  wire grp_xFGradientX_16_0_s_fu_92_n_34;
  wire grp_xFGradientX_16_0_s_fu_92_n_35;
  wire grp_xFGradientX_16_0_s_fu_92_n_36;
  wire grp_xFGradientX_16_0_s_fu_92_n_53;
  wire grp_xFGradientX_16_0_s_fu_92_n_54;
  wire grp_xFGradientX_16_0_s_fu_92_n_55;
  wire grp_xFGradientX_16_0_s_fu_92_n_56;
  wire grp_xFGradientX_16_0_s_fu_92_n_57;
  wire grp_xFGradientX_16_0_s_fu_92_n_58;
  wire grp_xFGradientX_16_0_s_fu_92_n_59;
  wire grp_xFGradientX_16_0_s_fu_92_n_60;
  wire grp_xFGradientX_16_0_s_fu_92_n_61;
  wire grp_xFGradientX_16_0_s_fu_92_n_62;
  wire grp_xFGradientX_16_0_s_fu_92_n_63;
  wire grp_xFGradientX_16_0_s_fu_92_n_64;
  wire grp_xFGradientX_16_0_s_fu_92_n_65;
  wire grp_xFGradientX_16_0_s_fu_92_n_66;
  wire grp_xFGradientX_16_0_s_fu_92_n_69;
  wire grp_xFGradientX_16_0_s_fu_92_n_70;
  wire [7:0]grp_xFGradientX_16_0_s_fu_92_vb2_val;
  wire [7:0]grp_xFGradientX_16_0_s_fu_92_vm2_val;
  wire [7:0]grp_xFGradientX_16_0_s_fu_92_vt2_val;
  wire [6:0]grp_xFGradientY_16_0_s_fu_102_ap_return;
  wire grp_xFGradientY_16_0_s_fu_102_n_40;
  wire grp_xFGradientY_16_0_s_fu_102_n_41;
  wire grp_xFGradientY_16_0_s_fu_102_n_42;
  wire grp_xFGradientY_16_0_s_fu_102_n_43;
  wire grp_xFGradientY_16_0_s_fu_102_n_44;
  wire grp_xFGradientY_16_0_s_fu_102_n_45;
  wire grp_xFGradientY_16_0_s_fu_102_n_46;
  wire grp_xFGradientY_16_0_s_fu_102_n_47;
  wire grp_xFGradientY_16_0_s_fu_112_ap_return;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire \src_buf1_1_val_int_reg_reg[0]_0 ;
  wire \src_buf1_1_val_int_reg_reg[0]_1 ;
  wire \src_buf1_1_val_int_reg_reg[0]_2 ;
  wire [15:0]\src_buf1_1_val_int_reg_reg[23]_0 ;
  wire [15:0]\src_buf1_2_val_int_reg_reg[23]_0 ;
  wire \src_buf1_2_val_int_reg_reg_n_9_[0] ;
  wire \src_buf1_2_val_int_reg_reg_n_9_[1] ;
  wire \src_buf1_2_val_int_reg_reg_n_9_[2] ;
  wire \src_buf1_2_val_int_reg_reg_n_9_[3] ;
  wire \src_buf1_2_val_int_reg_reg_n_9_[4] ;
  wire \src_buf1_2_val_int_reg_reg_n_9_[5] ;
  wire \src_buf1_2_val_int_reg_reg_n_9_[6] ;
  wire \src_buf1_2_val_int_reg_reg_n_9_[7] ;
  wire [15:0]\src_buf2_0_val_int_reg_reg[23]_0 ;
  wire [15:0]\src_buf2_2_val_int_reg_reg[23]_0 ;
  wire \src_buf2_2_val_int_reg_reg_n_9_[0] ;
  wire \src_buf2_2_val_int_reg_reg_n_9_[1] ;
  wire \src_buf2_2_val_int_reg_reg_n_9_[2] ;
  wire \src_buf2_2_val_int_reg_reg_n_9_[3] ;
  wire \src_buf2_2_val_int_reg_reg_n_9_[4] ;
  wire \src_buf2_2_val_int_reg_reg_n_9_[5] ;
  wire \src_buf2_2_val_int_reg_reg_n_9_[6] ;
  wire \src_buf2_2_val_int_reg_reg_n_9_[7] ;
  wire [15:0]\src_buf3_0_val_int_reg_reg[23]_0 ;
  wire [15:0]\src_buf3_1_val_int_reg_reg[23]_0 ;
  wire [15:0]\src_buf3_2_val_int_reg_reg[23]_0 ;
  wire \src_buf3_2_val_int_reg_reg_n_9_[0] ;
  wire \src_buf3_2_val_int_reg_reg_n_9_[1] ;
  wire \src_buf3_2_val_int_reg_reg_n_9_[2] ;
  wire \src_buf3_2_val_int_reg_reg_n_9_[3] ;
  wire \src_buf3_2_val_int_reg_reg_n_9_[4] ;
  wire \src_buf3_2_val_int_reg_reg_n_9_[5] ;
  wire \src_buf3_2_val_int_reg_reg_n_9_[6] ;
  wire \src_buf3_2_val_int_reg_reg_n_9_[7] ;
  wire temp_g_fu_272_p2__1_carry__1;
  wire temp_g_fu_272_p2__1_carry__2;
  wire [0:0]\tmp361_reg_349_pp0_iter2_reg_reg[13] ;
  wire [7:0]tmp_2_fu_214_p4;
  wire [7:0]tmp_4_fu_240_p4;
  wire [7:0]tmp_6_fu_268_p4;
  wire [7:0]tmp_7_fu_283_p4;
  wire [7:0]tmp_s_fu_186_p4;
  wire [1:0]trunc_ln162_reg_369;
  wire [8:0]trunc_ln166_fu_174_p1;
  wire [7:0]trunc_ln207_fu_122_p1;
  wire [7:0]trunc_ln208_1_fu_138_p1;
  wire [7:0]trunc_ln210_fu_152_p1;
  wire [7:0]trunc_ln214_fu_168_p1;
  wire [7:0]trunc_ln217_fu_177_p1;
  wire [7:0]vb0_val_int_reg;
  wire [7:0]vb0_val_int_reg_3;
  wire [7:0]vb0_val_read_reg_305;
  wire [7:0]vb0_val_read_reg_305_1;
  wire [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  wire [7:0]vb2_val_read_reg_298_pp0_iter1_reg_0;
  wire [7:0]vt0_val_int_reg;
  wire [7:0]vt0_val_int_reg_2;

  LUT5 #(
    .INIT(32'hAAAAA222)) 
    ap_ce_reg_i_1
       (.I0(\src_buf1_1_val_int_reg_reg[0]_0 ),
        .I1(\src_buf1_1_val_int_reg_reg[0]_1 ),
        .I2(p_dstgx_data_full_n),
        .I3(p_dstgy_data_full_n),
        .I4(\src_buf1_1_val_int_reg_reg[0]_2 ),
        .O(ap_block_pp0_stage0_subdone));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone),
        .Q(ap_ce_reg_0),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientX_16_0_s_fu_82_ap_return[0]),
        .Q(ap_return_0_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientX_16_0_s_fu_82_ap_return[1]),
        .Q(ap_return_0_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientX_16_0_s_fu_82_ap_return[2]),
        .Q(ap_return_0_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientX_16_0_s_fu_82_ap_return[3]),
        .Q(ap_return_0_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientX_16_0_s_fu_82_ap_return[4]),
        .Q(ap_return_0_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientX_16_0_s_fu_82_ap_return[5]),
        .Q(ap_return_0_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientX_16_0_s_fu_82_ap_return[6]),
        .Q(ap_return_0_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientX_16_0_s_fu_92_ap_return),
        .Q(ap_return_0_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientY_16_0_s_fu_102_ap_return[0]),
        .Q(ap_return_1_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientY_16_0_s_fu_102_ap_return[1]),
        .Q(ap_return_1_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientY_16_0_s_fu_102_ap_return[2]),
        .Q(ap_return_1_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientY_16_0_s_fu_102_ap_return[3]),
        .Q(ap_return_1_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientY_16_0_s_fu_102_ap_return[4]),
        .Q(ap_return_1_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientY_16_0_s_fu_102_ap_return[5]),
        .Q(ap_return_1_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientY_16_0_s_fu_102_ap_return[6]),
        .Q(ap_return_1_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientY_16_0_s_fu_112_ap_return),
        .Q(ap_return_1_int_reg[7]),
        .R(1'b0));
  scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s_29 grp_xFGradientX_16_0_s_fu_82
       (.D(grp_xFGradientX_16_0_s_fu_82_ap_return),
        .DI(grp_xFGradientX_16_0_s_fu_82_n_82),
        .\GradientValuesX_reg_750_reg[6] (ap_return_0_int_reg[6:0]),
        .O(\S00_2_reg_346_reg[10]_0 ),
        .Q({\src_buf3_2_val_int_reg_reg_n_9_[7] ,\src_buf3_2_val_int_reg_reg_n_9_[6] ,\src_buf3_2_val_int_reg_reg_n_9_[5] ,\src_buf3_2_val_int_reg_reg_n_9_[4] ,\src_buf3_2_val_int_reg_reg_n_9_[3] ,\src_buf3_2_val_int_reg_reg_n_9_[2] ,\src_buf3_2_val_int_reg_reg_n_9_[1] ,\src_buf3_2_val_int_reg_reg_n_9_[0] }),
        .S({grp_xFGradientX_16_0_s_fu_82_n_56,grp_xFGradientX_16_0_s_fu_82_n_57,grp_xFGradientX_16_0_s_fu_82_n_58}),
        .\S00_2_reg_346_reg[10]_0 (\S00_2_reg_346_reg[10] ),
        .\S00_2_reg_346_reg[15]_0 (O),
        .\S00_2_reg_346_reg[15]_1 (\S00_2_reg_346_reg[15] ),
        .\add_ln155_3_reg_354_reg[11] (M01_fu_90_p3),
        .\add_ln168_reg_379_reg[3] (add_ln168_3_reg_359_pp0_iter1_reg),
        .ap_ce_reg_reg(ap_ce_reg_reg_7),
        .ap_ce_reg_reg_0(ap_ce_reg_reg_8),
        .ap_ce_reg_reg_1(ap_ce_reg_reg_9),
        .ap_ce_reg_reg_2(ap_ce_reg_reg_10),
        .ap_ce_reg_reg_3(ap_ce_reg_reg_11),
        .ap_ce_reg_reg_4(ap_ce_reg_reg_12),
        .ap_ce_reg_reg_5(ap_ce_reg_reg_13),
        .ap_clk(ap_clk),
        .\ap_return_0_int_reg_reg[6] (\ap_return_0_int_reg_reg[6]_0 ),
        .\ap_return_int_reg_reg[0]_0 (ap_ce_reg),
        .temp_g_2_fu_213_p2__1_carry_i_4(add_ln155_3_reg_354),
        .\tmp3_reg_344_reg[3] ({grp_xFGradientY_16_0_s_fu_102_n_40,grp_xFGradientY_16_0_s_fu_102_n_41,grp_xFGradientY_16_0_s_fu_102_n_42,grp_xFGradientY_16_0_s_fu_102_n_43}),
        .\tmp3_reg_344_reg[7] ({grp_xFGradientY_16_0_s_fu_102_n_44,grp_xFGradientY_16_0_s_fu_102_n_45,grp_xFGradientY_16_0_s_fu_102_n_46,grp_xFGradientY_16_0_s_fu_102_n_47}),
        .trunc_ln162_reg_369(trunc_ln162_reg_369),
        .trunc_ln166_fu_174_p1(trunc_ln166_fu_174_p1),
        .vb0_val_int_reg(vb0_val_int_reg),
        .\vb0_val_int_reg_reg[7]_0 (trunc_ln210_fu_152_p1),
        .vb0_val_read_reg_305(vb0_val_read_reg_305),
        .\vb0_val_read_reg_305_reg[2]_0 (grp_xFGradientX_16_0_s_fu_82_n_81),
        .\vb2_val_int_reg_reg[0]_0 (grp_xFGradientX_16_0_s_fu_82_n_32),
        .\vb2_val_int_reg_reg[1]_0 (grp_xFGradientX_16_0_s_fu_82_n_33),
        .\vb2_val_int_reg_reg[2]_0 (grp_xFGradientX_16_0_s_fu_82_n_31),
        .\vb2_val_int_reg_reg[3]_0 (grp_xFGradientX_16_0_s_fu_82_n_30),
        .\vb2_val_int_reg_reg[4]_0 (grp_xFGradientX_16_0_s_fu_82_n_29),
        .\vb2_val_int_reg_reg[5]_0 (grp_xFGradientX_16_0_s_fu_82_n_35),
        .\vb2_val_int_reg_reg[6]_0 (grp_xFGradientX_16_0_s_fu_82_n_28),
        .\vb2_val_int_reg_reg[7]_0 (grp_xFGradientX_16_0_s_fu_82_n_9),
        .vb2_val_read_reg_298_pp0_iter1_reg(vb2_val_read_reg_298_pp0_iter1_reg),
        .\vb2_val_read_reg_298_pp0_iter1_reg_reg[1]_0 ({grp_xFGradientX_16_0_s_fu_82_n_83,grp_xFGradientX_16_0_s_fu_82_n_84}),
        .\vm0_val_int_reg_reg[7]_0 (trunc_ln208_1_fu_138_p1),
        .\vm2_val_int_reg_reg[0]_0 (ap_ce_reg_0),
        .\vm2_val_int_reg_reg[7]_0 ({\src_buf2_2_val_int_reg_reg_n_9_[7] ,\src_buf2_2_val_int_reg_reg_n_9_[6] ,\src_buf2_2_val_int_reg_reg_n_9_[5] ,\src_buf2_2_val_int_reg_reg_n_9_[4] ,\src_buf2_2_val_int_reg_reg_n_9_[3] ,\src_buf2_2_val_int_reg_reg_n_9_[2] ,\src_buf2_2_val_int_reg_reg_n_9_[1] ,\src_buf2_2_val_int_reg_reg_n_9_[0] }),
        .vt0_val_int_reg(vt0_val_int_reg),
        .\vt0_val_int_reg_reg[7]_0 (trunc_ln207_fu_122_p1),
        .\vt1_val_int_reg_reg[3] ({grp_xFGradientX_16_0_s_fu_82_n_59,grp_xFGradientX_16_0_s_fu_82_n_60,grp_xFGradientX_16_0_s_fu_82_n_61,grp_xFGradientX_16_0_s_fu_82_n_62}),
        .\vt2_val_int_reg_reg[0]_0 (grp_xFGradientX_16_0_s_fu_82_n_34),
        .\vt2_val_int_reg_reg[6]_0 (grp_xFGradientX_16_0_s_fu_82_n_27),
        .\vt2_val_int_reg_reg[6]_1 ({grp_xFGradientX_16_0_s_fu_82_n_63,grp_xFGradientX_16_0_s_fu_82_n_64}),
        .\vt2_val_int_reg_reg[6]_2 ({grp_xFGradientX_16_0_s_fu_82_n_94,grp_xFGradientX_16_0_s_fu_82_n_95,grp_xFGradientX_16_0_s_fu_82_n_96,grp_xFGradientX_16_0_s_fu_82_n_97}),
        .\vt2_val_int_reg_reg[7]_0 (grp_xFGradientX_16_0_s_fu_82_n_26),
        .\vt2_val_int_reg_reg[7]_1 (grp_xFGradientX_16_0_s_fu_82_n_98),
        .\vt2_val_int_reg_reg[7]_2 ({\src_buf1_2_val_int_reg_reg_n_9_[7] ,\src_buf1_2_val_int_reg_reg_n_9_[6] ,\src_buf1_2_val_int_reg_reg_n_9_[5] ,\src_buf1_2_val_int_reg_reg_n_9_[4] ,\src_buf1_2_val_int_reg_reg_n_9_[3] ,\src_buf1_2_val_int_reg_reg_n_9_[2] ,\src_buf1_2_val_int_reg_reg_n_9_[1] ,\src_buf1_2_val_int_reg_reg_n_9_[0] }));
  scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s_30 grp_xFGradientX_16_0_s_fu_92
       (.D(D),
        .DI({grp_xFGradientX_16_0_s_fu_92_n_62,grp_xFGradientX_16_0_s_fu_92_n_63,grp_xFGradientX_16_0_s_fu_92_n_64,grp_xFGradientX_16_0_s_fu_92_n_65}),
        .\GradientValuesX_reg_750_reg[7] (ap_return_0_int_reg[7]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val),
        .S({grp_xFGradientX_16_0_s_fu_92_n_53,grp_xFGradientX_16_0_s_fu_92_n_54,grp_xFGradientX_16_0_s_fu_92_n_55}),
        .\add_ln155_3_reg_354_reg[11] (M01_fu_90_p3_5),
        .ap_ce_reg_reg_0(ap_ce_reg),
        .ap_clk(ap_clk),
        .\ap_return_int_reg_reg[0]_0 (grp_xFGradientX_16_0_s_fu_92_ap_return),
        .temp_g_2_fu_213_p2__1_carry_i_4__0(add_ln155_3_reg_354_4),
        .vb0_val_int_reg(vb0_val_int_reg_3),
        .\vb0_val_int_reg_reg[7]_0 (tmp_4_fu_240_p4),
        .vb0_val_read_reg_305(vb0_val_read_reg_305_1),
        .\vb0_val_read_reg_305_reg[2]_0 (grp_xFGradientX_16_0_s_fu_92_n_69),
        .\vb0_val_read_reg_305_reg[2]_1 (grp_xFGradientX_16_0_s_fu_92_n_70),
        .\vb2_val_int_reg_reg[0]_0 (grp_xFGradientX_16_0_s_fu_92_n_35),
        .\vb2_val_int_reg_reg[1]_0 (grp_xFGradientX_16_0_s_fu_92_n_10),
        .\vb2_val_int_reg_reg[2]_0 (grp_xFGradientX_16_0_s_fu_92_n_11),
        .\vb2_val_int_reg_reg[3]_0 (grp_xFGradientX_16_0_s_fu_92_n_12),
        .\vb2_val_int_reg_reg[4]_0 (grp_xFGradientX_16_0_s_fu_92_n_13),
        .\vb2_val_int_reg_reg[5]_0 (grp_xFGradientX_16_0_s_fu_92_n_14),
        .\vb2_val_int_reg_reg[6]_0 (grp_xFGradientX_16_0_s_fu_92_n_15),
        .\vb2_val_int_reg_reg[7]_0 (grp_xFGradientX_16_0_s_fu_92_n_16),
        .vb2_val_read_reg_298_pp0_iter1_reg(vb2_val_read_reg_298_pp0_iter1_reg_0),
        .\vm0_val_int_reg_reg[7]_0 (tmp_2_fu_214_p4),
        .\vm2_val_int_reg_reg[0]_0 (ap_ce_reg_0),
        .\vm2_val_int_reg_reg[7]_0 (grp_xFGradientX_16_0_s_fu_92_vm2_val),
        .vt0_val_int_reg(vt0_val_int_reg_2),
        .\vt0_val_int_reg_reg[7]_0 (tmp_s_fu_186_p4),
        .\vt1_val_int_reg_reg[3] ({grp_xFGradientX_16_0_s_fu_92_n_56,grp_xFGradientX_16_0_s_fu_92_n_57,grp_xFGradientX_16_0_s_fu_92_n_58,grp_xFGradientX_16_0_s_fu_92_n_59}),
        .\vt2_val_int_reg_reg[0]_0 (grp_xFGradientX_16_0_s_fu_92_n_36),
        .\vt2_val_int_reg_reg[6]_0 (grp_xFGradientX_16_0_s_fu_92_n_33),
        .\vt2_val_int_reg_reg[6]_1 ({grp_xFGradientX_16_0_s_fu_92_n_60,grp_xFGradientX_16_0_s_fu_92_n_61}),
        .\vt2_val_int_reg_reg[7]_0 (grp_xFGradientX_16_0_s_fu_92_n_34),
        .\vt2_val_int_reg_reg[7]_1 (grp_xFGradientX_16_0_s_fu_92_n_66),
        .\vt2_val_int_reg_reg[7]_2 (grp_xFGradientX_16_0_s_fu_92_vt2_val));
  scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s_31 grp_xFGradientY_16_0_s_fu_102
       (.D(grp_xFGradientY_16_0_s_fu_102_ap_return),
        .DI(grp_xFGradientX_16_0_s_fu_82_n_82),
        .E(ap_ce_reg),
        .\GradientValuesY_reg_756_reg[6] (ap_return_1_int_reg[6:0]),
        .O(\tmp361_reg_349_pp0_iter2_reg_reg[13] ),
        .Q(M01_fu_90_p3),
        .S({grp_xFGradientX_16_0_s_fu_82_n_56,grp_xFGradientX_16_0_s_fu_82_n_57,grp_xFGradientX_16_0_s_fu_82_n_58,grp_xFGradientX_16_0_s_fu_82_n_34}),
        .\add_ln155_3_reg_354_reg[11]_0 (grp_xFGradientX_16_0_s_fu_82_n_98),
        .\add_ln155_3_reg_354_reg[11]_1 ({grp_xFGradientX_16_0_s_fu_82_n_63,grp_xFGradientX_16_0_s_fu_82_n_64}),
        .\add_ln155_3_reg_354_reg[11]_2 (grp_xFGradientX_16_0_s_fu_82_n_26),
        .\add_ln155_3_reg_354_reg[11]_3 (grp_xFGradientX_16_0_s_fu_82_n_27),
        .\add_ln155_3_reg_354_reg[2]_0 (add_ln155_3_reg_354),
        .\add_ln155_3_reg_354_reg[7]_0 ({grp_xFGradientX_16_0_s_fu_82_n_94,grp_xFGradientX_16_0_s_fu_82_n_95,grp_xFGradientX_16_0_s_fu_82_n_96,grp_xFGradientX_16_0_s_fu_82_n_97}),
        .\add_ln155_3_reg_354_reg[7]_1 ({grp_xFGradientX_16_0_s_fu_82_n_59,grp_xFGradientX_16_0_s_fu_82_n_60,grp_xFGradientX_16_0_s_fu_82_n_61,grp_xFGradientX_16_0_s_fu_82_n_62}),
        .\add_ln166_2_reg_374_reg[13]_0 (\add_ln166_2_reg_374_reg[13] ),
        .\add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0 (add_ln168_3_reg_359_pp0_iter1_reg),
        .\add_ln168_reg_379_reg[3]_0 ({grp_xFGradientX_16_0_s_fu_82_n_83,grp_xFGradientX_16_0_s_fu_82_n_84}),
        .ap_ce_reg_reg(ap_ce_reg_reg_0),
        .ap_ce_reg_reg_0(ap_ce_reg_reg_1),
        .ap_ce_reg_reg_1(ap_ce_reg_reg_2),
        .ap_ce_reg_reg_2(ap_ce_reg_reg_3),
        .ap_ce_reg_reg_3(ap_ce_reg_reg_4),
        .ap_ce_reg_reg_4(ap_ce_reg_reg_5),
        .ap_ce_reg_reg_5(ap_ce_reg_reg_6),
        .ap_clk(ap_clk),
        .\ap_return_1_int_reg_reg[6] (\ap_return_1_int_reg_reg[6]_0 ),
        .temp_g_fu_272_p2__1_carry__1_0(temp_g_fu_272_p2__1_carry__1),
        .temp_g_fu_272_p2__1_carry__2_0(temp_g_fu_272_p2__1_carry__2),
        .\tmp3_reg_344_reg[3]_0 (grp_xFGradientX_16_0_s_fu_82_n_32),
        .\tmp3_reg_344_reg[3]_1 (grp_xFGradientX_16_0_s_fu_82_n_33),
        .\tmp3_reg_344_reg[3]_2 (grp_xFGradientX_16_0_s_fu_82_n_31),
        .\tmp3_reg_344_reg[3]_3 (grp_xFGradientX_16_0_s_fu_82_n_30),
        .\tmp3_reg_344_reg[7]_0 (grp_xFGradientX_16_0_s_fu_82_n_29),
        .\tmp3_reg_344_reg[7]_1 (grp_xFGradientX_16_0_s_fu_82_n_35),
        .\tmp3_reg_344_reg[7]_2 (grp_xFGradientX_16_0_s_fu_82_n_28),
        .\tmp3_reg_344_reg[7]_3 (grp_xFGradientX_16_0_s_fu_82_n_9),
        .\tmp3_reg_344_reg[8]_0 (trunc_ln166_fu_174_p1),
        .\trunc_ln162_reg_369_reg[1]_0 (trunc_ln162_reg_369),
        .\trunc_ln162_reg_369_reg[4]_0 (grp_xFGradientX_16_0_s_fu_82_n_81),
        .vb0_val_int_reg(vb0_val_int_reg),
        .\vb0_val_int_reg_reg[3] ({grp_xFGradientY_16_0_s_fu_102_n_40,grp_xFGradientY_16_0_s_fu_102_n_41,grp_xFGradientY_16_0_s_fu_102_n_42,grp_xFGradientY_16_0_s_fu_102_n_43}),
        .\vb0_val_int_reg_reg[7] ({grp_xFGradientY_16_0_s_fu_102_n_44,grp_xFGradientY_16_0_s_fu_102_n_45,grp_xFGradientY_16_0_s_fu_102_n_46,grp_xFGradientY_16_0_s_fu_102_n_47}),
        .vb0_val_read_reg_305(vb0_val_read_reg_305),
        .\vb1_val_int_reg_reg[7]_0 (trunc_ln217_fu_177_p1),
        .vb2_val_read_reg_298_pp0_iter1_reg(vb2_val_read_reg_298_pp0_iter1_reg),
        .\vt0_val_read_reg_333_reg[7]_0 (vt0_val_int_reg),
        .\vt1_val_int_reg_reg[0]_0 (ap_ce_reg_0),
        .\vt1_val_int_reg_reg[7]_0 (trunc_ln214_fu_168_p1));
  scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s_32 grp_xFGradientY_16_0_s_fu_112
       (.D(grp_xFGradientY_16_0_s_fu_112_ap_return),
        .DI({grp_xFGradientX_16_0_s_fu_92_n_62,grp_xFGradientX_16_0_s_fu_92_n_63,grp_xFGradientX_16_0_s_fu_92_n_64,grp_xFGradientX_16_0_s_fu_92_n_65}),
        .\GradientValuesY_reg_756_reg[7] (ap_return_1_int_reg[7]),
        .Q(M01_fu_90_p3_5),
        .S({grp_xFGradientX_16_0_s_fu_92_n_53,grp_xFGradientX_16_0_s_fu_92_n_54,grp_xFGradientX_16_0_s_fu_92_n_55,grp_xFGradientX_16_0_s_fu_92_n_36}),
        .\add_ln155_3_reg_354_reg[11]_0 (grp_xFGradientX_16_0_s_fu_92_n_66),
        .\add_ln155_3_reg_354_reg[11]_1 ({grp_xFGradientX_16_0_s_fu_92_n_60,grp_xFGradientX_16_0_s_fu_92_n_61}),
        .\add_ln155_3_reg_354_reg[11]_2 (grp_xFGradientX_16_0_s_fu_92_n_34),
        .\add_ln155_3_reg_354_reg[11]_3 (grp_xFGradientX_16_0_s_fu_92_n_33),
        .\add_ln155_3_reg_354_reg[2]_0 (add_ln155_3_reg_354_4),
        .\add_ln155_3_reg_354_reg[7]_0 ({grp_xFGradientX_16_0_s_fu_92_n_56,grp_xFGradientX_16_0_s_fu_92_n_57,grp_xFGradientX_16_0_s_fu_92_n_58,grp_xFGradientX_16_0_s_fu_92_n_59}),
        .ap_clk(ap_clk),
        .\ap_return_1_int_reg_reg[7] (\ap_return_1_int_reg_reg[7]_0 ),
        .\temp_g_2_reg_364_reg[4]_0 (grp_xFGradientX_16_0_s_fu_92_n_70),
        .\temp_g_2_reg_364_reg[4]_1 (grp_xFGradientX_16_0_s_fu_92_n_69),
        .\tmp3_reg_344_reg[3]_0 (grp_xFGradientX_16_0_s_fu_92_n_35),
        .\tmp3_reg_344_reg[3]_1 (grp_xFGradientX_16_0_s_fu_92_n_10),
        .\tmp3_reg_344_reg[3]_2 (grp_xFGradientX_16_0_s_fu_92_n_11),
        .\tmp3_reg_344_reg[3]_3 (grp_xFGradientX_16_0_s_fu_92_n_12),
        .\tmp3_reg_344_reg[7]_0 (grp_xFGradientX_16_0_s_fu_92_n_13),
        .\tmp3_reg_344_reg[7]_1 (grp_xFGradientX_16_0_s_fu_92_n_14),
        .\tmp3_reg_344_reg[7]_2 (grp_xFGradientX_16_0_s_fu_92_n_15),
        .\tmp3_reg_344_reg[7]_3 (grp_xFGradientX_16_0_s_fu_92_n_16),
        .\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 (ap_ce_reg),
        .vb0_val_int_reg(vb0_val_int_reg_3),
        .vb0_val_read_reg_305(vb0_val_read_reg_305_1),
        .\vb1_val_int_reg_reg[7]_0 (tmp_7_fu_283_p4),
        .vb2_val_read_reg_298_pp0_iter1_reg(vb2_val_read_reg_298_pp0_iter1_reg_0),
        .\vt0_val_read_reg_333_reg[7]_0 (vt0_val_int_reg_2),
        .\vt1_val_int_reg_reg[0]_0 (ap_ce_reg_0),
        .\vt1_val_int_reg_reg[7]_0 (tmp_6_fu_268_p4));
  FDRE \src_buf1_0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[0]),
        .Q(trunc_ln207_fu_122_p1[0]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[8]),
        .Q(tmp_s_fu_186_p4[0]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[9]),
        .Q(tmp_s_fu_186_p4[1]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[10]),
        .Q(tmp_s_fu_186_p4[2]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[11]),
        .Q(tmp_s_fu_186_p4[3]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[1]),
        .Q(trunc_ln207_fu_122_p1[1]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[12]),
        .Q(tmp_s_fu_186_p4[4]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[13]),
        .Q(tmp_s_fu_186_p4[5]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[14]),
        .Q(tmp_s_fu_186_p4[6]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[15]),
        .Q(tmp_s_fu_186_p4[7]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[2]),
        .Q(trunc_ln207_fu_122_p1[2]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[3]),
        .Q(trunc_ln207_fu_122_p1[3]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[4]),
        .Q(trunc_ln207_fu_122_p1[4]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[5]),
        .Q(trunc_ln207_fu_122_p1[5]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[6]),
        .Q(trunc_ln207_fu_122_p1[6]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[7]),
        .Q(trunc_ln207_fu_122_p1[7]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [0]),
        .Q(trunc_ln214_fu_168_p1[0]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [8]),
        .Q(tmp_6_fu_268_p4[0]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [9]),
        .Q(tmp_6_fu_268_p4[1]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [10]),
        .Q(tmp_6_fu_268_p4[2]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [11]),
        .Q(tmp_6_fu_268_p4[3]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [1]),
        .Q(trunc_ln214_fu_168_p1[1]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [12]),
        .Q(tmp_6_fu_268_p4[4]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [13]),
        .Q(tmp_6_fu_268_p4[5]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [14]),
        .Q(tmp_6_fu_268_p4[6]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [15]),
        .Q(tmp_6_fu_268_p4[7]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [2]),
        .Q(trunc_ln214_fu_168_p1[2]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [3]),
        .Q(trunc_ln214_fu_168_p1[3]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [4]),
        .Q(trunc_ln214_fu_168_p1[4]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [5]),
        .Q(trunc_ln214_fu_168_p1[5]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [6]),
        .Q(trunc_ln214_fu_168_p1[6]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [7]),
        .Q(trunc_ln214_fu_168_p1[7]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf1_2_val_int_reg_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [8]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vt2_val[0]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [9]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vt2_val[1]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [10]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vt2_val[2]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [11]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vt2_val[3]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf1_2_val_int_reg_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [12]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vt2_val[4]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [13]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vt2_val[5]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [14]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vt2_val[6]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [15]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vt2_val[7]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf1_2_val_int_reg_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf1_2_val_int_reg_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf1_2_val_int_reg_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf1_2_val_int_reg_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf1_2_val_int_reg_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf1_2_val_int_reg_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [0]),
        .Q(trunc_ln208_1_fu_138_p1[0]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [8]),
        .Q(tmp_2_fu_214_p4[0]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [9]),
        .Q(tmp_2_fu_214_p4[1]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [10]),
        .Q(tmp_2_fu_214_p4[2]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [11]),
        .Q(tmp_2_fu_214_p4[3]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [1]),
        .Q(trunc_ln208_1_fu_138_p1[1]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [12]),
        .Q(tmp_2_fu_214_p4[4]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [13]),
        .Q(tmp_2_fu_214_p4[5]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [14]),
        .Q(tmp_2_fu_214_p4[6]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [15]),
        .Q(tmp_2_fu_214_p4[7]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [2]),
        .Q(trunc_ln208_1_fu_138_p1[2]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [3]),
        .Q(trunc_ln208_1_fu_138_p1[3]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [4]),
        .Q(trunc_ln208_1_fu_138_p1[4]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [5]),
        .Q(trunc_ln208_1_fu_138_p1[5]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [6]),
        .Q(trunc_ln208_1_fu_138_p1[6]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [7]),
        .Q(trunc_ln208_1_fu_138_p1[7]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf2_2_val_int_reg_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [8]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vm2_val[0]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [9]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vm2_val[1]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [10]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vm2_val[2]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [11]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vm2_val[3]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf2_2_val_int_reg_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [12]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vm2_val[4]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [13]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vm2_val[5]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [14]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vm2_val[6]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [15]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vm2_val[7]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf2_2_val_int_reg_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf2_2_val_int_reg_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf2_2_val_int_reg_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf2_2_val_int_reg_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf2_2_val_int_reg_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf2_2_val_int_reg_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [0]),
        .Q(trunc_ln210_fu_152_p1[0]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [8]),
        .Q(tmp_4_fu_240_p4[0]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [9]),
        .Q(tmp_4_fu_240_p4[1]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [10]),
        .Q(tmp_4_fu_240_p4[2]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [11]),
        .Q(tmp_4_fu_240_p4[3]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [1]),
        .Q(trunc_ln210_fu_152_p1[1]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [12]),
        .Q(tmp_4_fu_240_p4[4]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [13]),
        .Q(tmp_4_fu_240_p4[5]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [14]),
        .Q(tmp_4_fu_240_p4[6]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [15]),
        .Q(tmp_4_fu_240_p4[7]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [2]),
        .Q(trunc_ln210_fu_152_p1[2]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [3]),
        .Q(trunc_ln210_fu_152_p1[3]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [4]),
        .Q(trunc_ln210_fu_152_p1[4]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [5]),
        .Q(trunc_ln210_fu_152_p1[5]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [6]),
        .Q(trunc_ln210_fu_152_p1[6]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [7]),
        .Q(trunc_ln210_fu_152_p1[7]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [0]),
        .Q(trunc_ln217_fu_177_p1[0]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [8]),
        .Q(tmp_7_fu_283_p4[0]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [9]),
        .Q(tmp_7_fu_283_p4[1]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [10]),
        .Q(tmp_7_fu_283_p4[2]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [11]),
        .Q(tmp_7_fu_283_p4[3]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [1]),
        .Q(trunc_ln217_fu_177_p1[1]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [12]),
        .Q(tmp_7_fu_283_p4[4]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [13]),
        .Q(tmp_7_fu_283_p4[5]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [14]),
        .Q(tmp_7_fu_283_p4[6]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [15]),
        .Q(tmp_7_fu_283_p4[7]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [2]),
        .Q(trunc_ln217_fu_177_p1[2]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [3]),
        .Q(trunc_ln217_fu_177_p1[3]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [4]),
        .Q(trunc_ln217_fu_177_p1[4]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [5]),
        .Q(trunc_ln217_fu_177_p1[5]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [6]),
        .Q(trunc_ln217_fu_177_p1[6]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [7]),
        .Q(trunc_ln217_fu_177_p1[7]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf3_2_val_int_reg_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [8]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val[0]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [9]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val[1]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [10]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val[2]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [11]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val[3]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf3_2_val_int_reg_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [12]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val[4]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [13]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val[5]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [14]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val[6]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [15]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val[7]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf3_2_val_int_reg_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf3_2_val_int_reg_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf3_2_val_int_reg_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf3_2_val_int_reg_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf3_2_val_int_reg_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf3_2_val_int_reg_reg_n_9_[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s
   (\cmp_i_i603_i_reg_614_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    Q,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
    \trunc_ln350_reg_594_reg[0]_0 ,
    D,
    \trunc_ln350_reg_594_reg[0]_1 ,
    \GradientValuesX_reg_750_reg[7] ,
    \GradientValuesY_reg_756_reg[7] ,
    \ap_CS_fsm_reg[4]_0 ,
    \mOutPtr_reg[0] ,
    ap_enable_reg_pp0_iter1_reg_0,
    full_n_reg,
    full_n_reg_0,
    \ap_CS_fsm_reg[1]_0 ,
    ap_clk,
    SS,
    \ap_CS_fsm_reg[8]_0 ,
    ap_rst_n,
    in_mat_data_empty_n,
    ap_block_pp0_stage0_subdone,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    \ap_CS_fsm_reg[1]_1 ,
    \icmp_ln272_reg_682_reg[0] ,
    grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg,
    E,
    in_mat_cols_c_empty_n,
    in_mat_rows_c_empty_n,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start,
    \cmp_i_i603_i_reg_614_reg[0]_1 ,
    push,
    \mOutPtr_reg[0]_0 ,
    d1,
    ram_reg_2,
    ram_reg_2_0);
  output \cmp_i_i603_i_reg_614_reg[0]_0 ;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]Q;
  output Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  output \trunc_ln350_reg_594_reg[0]_0 ;
  output [1:0]D;
  output \trunc_ln350_reg_594_reg[0]_1 ;
  output [7:0]\GradientValuesX_reg_750_reg[7] ;
  output [7:0]\GradientValuesY_reg_756_reg[7] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \mOutPtr_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]full_n_reg;
  output [0:0]full_n_reg_0;
  output \ap_CS_fsm_reg[1]_0 ;
  input ap_clk;
  input [0:0]SS;
  input \ap_CS_fsm_reg[8]_0 ;
  input ap_rst_n;
  input in_mat_data_empty_n;
  input ap_block_pp0_stage0_subdone;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input [1:0]\ap_CS_fsm_reg[1]_1 ;
  input [15:0]\icmp_ln272_reg_682_reg[0] ;
  input grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg;
  input [0:0]E;
  input in_mat_cols_c_empty_n;
  input in_mat_rows_c_empty_n;
  input Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  input [15:0]\cmp_i_i603_i_reg_614_reg[0]_1 ;
  input push;
  input \mOutPtr_reg[0]_0 ;
  input [23:0]d1;
  input [23:0]ram_reg_2;
  input [23:0]ram_reg_2_0;

  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]GradientValuesX_0_fu_86;
  wire [7:0]\GradientValuesX_reg_750_reg[7] ;
  wire [7:0]GradientValuesY_0_fu_90;
  wire [7:0]\GradientValuesY_reg_756_reg[7] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  wire \ap_CS_fsm[1]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire \ap_CS_fsm_reg_n_9_[3] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache_i_1__1_n_9;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_rst_n;
  wire [1:0]bottom_1_fu_301_p3;
  wire \bottom_1_reg_599[1]_i_1_n_9 ;
  wire \bottom_1_reg_599[1]_i_3_n_9 ;
  wire \bottom_1_reg_599[1]_i_4_n_9 ;
  wire \bottom_1_reg_599[1]_i_5_n_9 ;
  wire [1:0]bottom_fu_82;
  wire buf_1_U_n_10;
  wire buf_1_U_n_9;
  wire [11:0]buf_1_address1;
  wire [23:0]buf_1_q0;
  wire buf_1_we1;
  wire [23:0]buf_2_q0;
  wire buf_U_n_34;
  wire [11:0]buf_address1;
  wire buf_ce0;
  wire buf_ce1;
  wire buf_we1;
  wire cmp_i_i603_i_fu_372_p2;
  wire cmp_i_i603_i_fu_372_p2_carry__0_i_1_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry__0_i_2_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry__0_i_3_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry__0_i_4_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry__0_i_5_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry__0_i_6_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry__0_i_7_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry__0_i_8_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry__0_n_10;
  wire cmp_i_i603_i_fu_372_p2_carry__0_n_11;
  wire cmp_i_i603_i_fu_372_p2_carry__0_n_12;
  wire cmp_i_i603_i_fu_372_p2_carry_i_1_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry_i_2_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry_i_3_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry_i_4_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry_i_5_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry_i_6_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry_i_7_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry_i_8_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry_n_10;
  wire cmp_i_i603_i_fu_372_p2_carry_n_11;
  wire cmp_i_i603_i_fu_372_p2_carry_n_12;
  wire cmp_i_i603_i_fu_372_p2_carry_n_9;
  wire \cmp_i_i603_i_reg_614_reg[0]_0 ;
  wire [15:0]\cmp_i_i603_i_reg_614_reg[0]_1 ;
  wire [23:0]d1;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire [0:0]full_n_reg;
  wire [0:0]full_n_reg_0;
  wire [13:8]\grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346 ;
  wire grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg;
  wire grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  wire grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_n_26;
  wire [7:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out;
  wire [7:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg;
  wire [11:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address0;
  wire [11:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address1;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_ce0;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_we1;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_10;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_12;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_70;
  wire [7:0]grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out;
  wire [7:0]grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out;
  wire grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg;
  wire grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_14;
  wire grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_21;
  wire grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_9;
  wire i__carry__0_i_1_n_9;
  wire i__carry__0_i_2_n_9;
  wire i__carry__0_i_3_n_9;
  wire i__carry__0_i_4_n_9;
  wire i__carry__0_i_5_n_9;
  wire i__carry__0_i_6_n_9;
  wire i__carry__0_i_7_n_9;
  wire i__carry_i_1_n_9;
  wire i__carry_i_2_n_9;
  wire i__carry_i_3_n_9;
  wire i__carry_i_4_n_9;
  wire i__carry_i_5_n_9;
  wire i__carry_i_6_n_9;
  wire i__carry_i_7_n_9;
  wire i__carry_i_8_n_9;
  wire [15:0]\icmp_ln272_reg_682_reg[0] ;
  wire icmp_ln400_fu_235_p2;
  wire \icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_10 ;
  wire \icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_11 ;
  wire \icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_12 ;
  wire \icmp_ln400_fu_235_p2_inferred__0/i__carry_n_10 ;
  wire \icmp_ln400_fu_235_p2_inferred__0/i__carry_n_11 ;
  wire \icmp_ln400_fu_235_p2_inferred__0/i__carry_n_12 ;
  wire \icmp_ln400_fu_235_p2_inferred__0/i__carry_n_9 ;
  wire in_mat_cols_c_empty_n;
  wire in_mat_data_empty_n;
  wire in_mat_rows_c_empty_n;
  wire [7:0]lshr_ln468_fu_281_p2;
  wire [7:0]lshr_ln469_fu_375_p2;
  wire [7:0]lshr_ln470_fu_469_p2;
  wire [7:0]lshr_ln473_fu_563_p2;
  wire [7:0]lshr_ln475_fu_657_p2;
  wire \mOutPtr[1]_i_5_n_9 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [1:0]mid_1_fu_332_p3;
  wire [1:0]mid_fu_78;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire push;
  wire [4:3]q_fu_80;
  wire [23:0]ram_reg_2;
  wire [23:0]ram_reg_2_0;
  wire \ref_tmp_reg_770[7]_i_2_n_9 ;
  wire \ref_tmp_reg_770[7]_i_4_n_9 ;
  wire \row_fu_70[0]_i_3_n_9 ;
  wire [12:0]row_fu_70_reg;
  wire \row_fu_70_reg[0]_i_2_n_10 ;
  wire \row_fu_70_reg[0]_i_2_n_11 ;
  wire \row_fu_70_reg[0]_i_2_n_12 ;
  wire \row_fu_70_reg[0]_i_2_n_13 ;
  wire \row_fu_70_reg[0]_i_2_n_14 ;
  wire \row_fu_70_reg[0]_i_2_n_15 ;
  wire \row_fu_70_reg[0]_i_2_n_16 ;
  wire \row_fu_70_reg[0]_i_2_n_9 ;
  wire \row_fu_70_reg[12]_i_1_n_16 ;
  wire \row_fu_70_reg[4]_i_1_n_10 ;
  wire \row_fu_70_reg[4]_i_1_n_11 ;
  wire \row_fu_70_reg[4]_i_1_n_12 ;
  wire \row_fu_70_reg[4]_i_1_n_13 ;
  wire \row_fu_70_reg[4]_i_1_n_14 ;
  wire \row_fu_70_reg[4]_i_1_n_15 ;
  wire \row_fu_70_reg[4]_i_1_n_16 ;
  wire \row_fu_70_reg[4]_i_1_n_9 ;
  wire \row_fu_70_reg[8]_i_1_n_10 ;
  wire \row_fu_70_reg[8]_i_1_n_11 ;
  wire \row_fu_70_reg[8]_i_1_n_12 ;
  wire \row_fu_70_reg[8]_i_1_n_13 ;
  wire \row_fu_70_reg[8]_i_1_n_14 ;
  wire \row_fu_70_reg[8]_i_1_n_15 ;
  wire \row_fu_70_reg[8]_i_1_n_16 ;
  wire \row_fu_70_reg[8]_i_1_n_9 ;
  wire [12:0]row_ind_1_fu_378_p2;
  wire row_ind_1_fu_378_p2_carry__0_n_10;
  wire row_ind_1_fu_378_p2_carry__0_n_11;
  wire row_ind_1_fu_378_p2_carry__0_n_12;
  wire row_ind_1_fu_378_p2_carry__0_n_9;
  wire row_ind_1_fu_378_p2_carry__1_n_10;
  wire row_ind_1_fu_378_p2_carry__1_n_11;
  wire row_ind_1_fu_378_p2_carry__1_n_12;
  wire row_ind_1_fu_378_p2_carry_n_10;
  wire row_ind_1_fu_378_p2_carry_n_11;
  wire row_ind_1_fu_378_p2_carry_n_12;
  wire row_ind_1_fu_378_p2_carry_n_9;
  wire [12:12]row_ind_fu_660_in;
  wire \row_ind_fu_66[12]_i_2_n_9 ;
  wire \row_ind_fu_66[12]_i_3_n_9 ;
  wire \row_ind_fu_66[12]_i_4_n_9 ;
  wire \row_ind_fu_66[1]_i_1_n_9 ;
  wire \row_ind_fu_66_reg_n_9_[0] ;
  wire \row_ind_fu_66_reg_n_9_[10] ;
  wire \row_ind_fu_66_reg_n_9_[11] ;
  wire \row_ind_fu_66_reg_n_9_[12] ;
  wire \row_ind_fu_66_reg_n_9_[1] ;
  wire \row_ind_fu_66_reg_n_9_[2] ;
  wire \row_ind_fu_66_reg_n_9_[3] ;
  wire \row_ind_fu_66_reg_n_9_[4] ;
  wire \row_ind_fu_66_reg_n_9_[5] ;
  wire \row_ind_fu_66_reg_n_9_[6] ;
  wire \row_ind_fu_66_reg_n_9_[7] ;
  wire \row_ind_fu_66_reg_n_9_[8] ;
  wire \row_ind_fu_66_reg_n_9_[9] ;
  wire [23:0]src_buf1_2_fu_466_p5;
  wire [23:0]src_buf2_2_fu_477_p5;
  wire [23:0]src_buf3_2_fu_488_p5;
  wire [1:0]tp_1_fu_363_p3;
  wire [1:0]tp_fu_74;
  wire [0:0]trunc_ln350_reg_594;
  wire \trunc_ln350_reg_594_reg[0]_0 ;
  wire \trunc_ln350_reg_594_reg[0]_1 ;
  wire [11:0]zext_ln392_reg_146_reg;
  wire [3:0]NLW_cmp_i_i603_i_fu_372_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i603_i_fu_372_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln400_fu_235_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln400_fu_235_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_row_fu_70_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_fu_70_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_row_ind_1_fu_378_p2_carry__1_CO_UNCONNECTED;

  FDRE \GradientValuesX_0_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out[0]),
        .Q(GradientValuesX_0_fu_86[0]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out[1]),
        .Q(GradientValuesX_0_fu_86[1]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out[2]),
        .Q(GradientValuesX_0_fu_86[2]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out[3]),
        .Q(GradientValuesX_0_fu_86[3]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out[4]),
        .Q(GradientValuesX_0_fu_86[4]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out[5]),
        .Q(GradientValuesX_0_fu_86[5]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out[6]),
        .Q(GradientValuesX_0_fu_86[6]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out[7]),
        .Q(GradientValuesX_0_fu_86[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \GradientValuesY_0_fu_90[7]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(p_dstgy_data_full_n),
        .I2(p_dstgx_data_full_n),
        .O(ap_NS_fsm12_out));
  FDRE \GradientValuesY_0_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out[0]),
        .Q(GradientValuesY_0_fu_90[0]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out[1]),
        .Q(GradientValuesY_0_fu_90[1]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out[2]),
        .Q(GradientValuesY_0_fu_90[2]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out[3]),
        .Q(GradientValuesY_0_fu_90[3]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out[4]),
        .Q(GradientValuesY_0_fu_90[4]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out[5]),
        .Q(GradientValuesY_0_fu_90[5]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out[6]),
        .Q(GradientValuesY_0_fu_90[6]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out[7]),
        .Q(GradientValuesY_0_fu_90[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F7F7F7FFF000000)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(in_mat_cols_c_empty_n),
        .I1(in_mat_rows_c_empty_n),
        .I2(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .I3(ap_NS_fsm[0]),
        .I4(\ap_CS_fsm_reg[1]_1 [1]),
        .I5(\ap_CS_fsm_reg[1]_1 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_9_[0] ),
        .I2(ap_CS_fsm_state5),
        .I3(icmp_ln400_fu_235_p2),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_9_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFF00FF00FF8AFFFF)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2_n_9 ),
        .I1(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_9_[0] ),
        .I3(E),
        .I4(\ap_CS_fsm_reg[1]_1 [1]),
        .I5(\ap_CS_fsm_reg[1]_1 [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(icmp_ln400_fu_235_p2),
        .I1(ap_CS_fsm_state5),
        .O(\ap_CS_fsm[1]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[3] ),
        .I1(ap_CS_fsm_state9),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_9_[3] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__1
       (.I0(ap_loop_exit_ready_pp0_iter5_reg),
        .I1(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I2(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1__1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \bottom_1_reg_599[0]_i_1 
       (.I0(bottom_fu_82[0]),
        .I1(\bottom_1_reg_599[1]_i_3_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[1] ),
        .I3(\row_ind_fu_66_reg_n_9_[0] ),
        .O(bottom_1_fu_301_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \bottom_1_reg_599[1]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(icmp_ln400_fu_235_p2),
        .O(\bottom_1_reg_599[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \bottom_1_reg_599[1]_i_2 
       (.I0(bottom_fu_82[1]),
        .I1(\bottom_1_reg_599[1]_i_3_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[0] ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(bottom_1_fu_301_p3[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \bottom_1_reg_599[1]_i_3 
       (.I0(\row_ind_fu_66_reg_n_9_[12] ),
        .I1(\row_ind_fu_66_reg_n_9_[11] ),
        .I2(\row_ind_fu_66_reg_n_9_[2] ),
        .I3(\bottom_1_reg_599[1]_i_4_n_9 ),
        .I4(\bottom_1_reg_599[1]_i_5_n_9 ),
        .O(\bottom_1_reg_599[1]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bottom_1_reg_599[1]_i_4 
       (.I0(\row_ind_fu_66_reg_n_9_[8] ),
        .I1(\row_ind_fu_66_reg_n_9_[7] ),
        .I2(\row_ind_fu_66_reg_n_9_[10] ),
        .I3(\row_ind_fu_66_reg_n_9_[9] ),
        .O(\bottom_1_reg_599[1]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bottom_1_reg_599[1]_i_5 
       (.I0(\row_ind_fu_66_reg_n_9_[4] ),
        .I1(\row_ind_fu_66_reg_n_9_[3] ),
        .I2(\row_ind_fu_66_reg_n_9_[6] ),
        .I3(\row_ind_fu_66_reg_n_9_[5] ),
        .O(\bottom_1_reg_599[1]_i_5_n_9 ));
  FDRE \bottom_1_reg_599_reg[0] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(bottom_1_fu_301_p3[0]),
        .Q(bottom_fu_82[0]),
        .R(1'b0));
  FDRE \bottom_1_reg_599_reg[1] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(bottom_1_fu_301_p3[1]),
        .Q(bottom_fu_82[1]),
        .R(1'b0));
  scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb buf_1_U
       (.Q({Q,trunc_ln350_reg_594}),
        .address1(buf_1_address1),
        .ap_clk(ap_clk),
        .\bottom_1_reg_599_reg[0] (buf_1_U_n_10),
        .buf_1_we1(buf_1_we1),
        .ce0(buf_ce0),
        .empty_n_reg(buf_1_U_n_9),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .q0(buf_1_q0),
        .ram_reg_0_i_23(bottom_fu_82),
        .ram_reg_2_0(ap_CS_fsm_state6),
        .ram_reg_2_1(\cmp_i_i603_i_reg_614_reg[0]_0 ),
        .ram_reg_2_2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .ram_reg_2_3(ram_reg_2),
        .\trunc_ln350_reg_594_reg[0] (\trunc_ln350_reg_594_reg[0]_1 ));
  scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_25 buf_2_U
       (.ADDRARDADDR(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address1),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .WEA(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_we1),
        .ap_clk(ap_clk),
        .ce0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_ce0),
        .q0(buf_2_q0),
        .ram_reg_2_0(ram_reg_2_0));
  scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_26 buf_U
       (.D(src_buf3_2_fu_488_p5),
        .Q({Q,trunc_ln350_reg_594}),
        .WEA(buf_ce1),
        .address1(buf_address1),
        .ap_clk(ap_clk),
        .\bottom_1_reg_599_reg[0] (buf_U_n_34),
        .ce0(buf_ce0),
        .d1(d1),
        .\mid_1_reg_604_reg[0] (src_buf2_2_fu_477_p5),
        .q0(buf_1_q0),
        .ram_reg_2_0(ap_CS_fsm_state6),
        .ram_reg_2_1(\cmp_i_i603_i_reg_614_reg[0]_0 ),
        .ram_reg_2_2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .\src_buf1_2_reg_705_reg[23] (tp_fu_74),
        .\src_buf2_2_reg_711_reg[23] (mid_fu_78),
        .\src_buf3_2_reg_717_reg[0] (bottom_fu_82),
        .\src_buf3_2_reg_717_reg[23] (buf_2_q0),
        .\tp_1_reg_609_reg[0] (src_buf1_2_fu_466_p5),
        .\trunc_ln350_reg_594_reg[0] (\trunc_ln350_reg_594_reg[0]_0 ),
        .we1(buf_we1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i603_i_fu_372_p2_carry
       (.CI(1'b0),
        .CO({cmp_i_i603_i_fu_372_p2_carry_n_9,cmp_i_i603_i_fu_372_p2_carry_n_10,cmp_i_i603_i_fu_372_p2_carry_n_11,cmp_i_i603_i_fu_372_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({cmp_i_i603_i_fu_372_p2_carry_i_1_n_9,cmp_i_i603_i_fu_372_p2_carry_i_2_n_9,cmp_i_i603_i_fu_372_p2_carry_i_3_n_9,cmp_i_i603_i_fu_372_p2_carry_i_4_n_9}),
        .O(NLW_cmp_i_i603_i_fu_372_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i_i603_i_fu_372_p2_carry_i_5_n_9,cmp_i_i603_i_fu_372_p2_carry_i_6_n_9,cmp_i_i603_i_fu_372_p2_carry_i_7_n_9,cmp_i_i603_i_fu_372_p2_carry_i_8_n_9}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i603_i_fu_372_p2_carry__0
       (.CI(cmp_i_i603_i_fu_372_p2_carry_n_9),
        .CO({cmp_i_i603_i_fu_372_p2,cmp_i_i603_i_fu_372_p2_carry__0_n_10,cmp_i_i603_i_fu_372_p2_carry__0_n_11,cmp_i_i603_i_fu_372_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({cmp_i_i603_i_fu_372_p2_carry__0_i_1_n_9,cmp_i_i603_i_fu_372_p2_carry__0_i_2_n_9,cmp_i_i603_i_fu_372_p2_carry__0_i_3_n_9,cmp_i_i603_i_fu_372_p2_carry__0_i_4_n_9}),
        .O(NLW_cmp_i_i603_i_fu_372_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp_i_i603_i_fu_372_p2_carry__0_i_5_n_9,cmp_i_i603_i_fu_372_p2_carry__0_i_6_n_9,cmp_i_i603_i_fu_372_p2_carry__0_i_7_n_9,cmp_i_i603_i_fu_372_p2_carry__0_i_8_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i_i603_i_fu_372_p2_carry__0_i_1
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [14]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [15]),
        .O(cmp_i_i603_i_fu_372_p2_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'hF4)) 
    cmp_i_i603_i_fu_372_p2_carry__0_i_2
       (.I0(row_fu_70_reg[12]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [12]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [13]),
        .O(cmp_i_i603_i_fu_372_p2_carry__0_i_2_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    cmp_i_i603_i_fu_372_p2_carry__0_i_3
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [10]),
        .I1(row_fu_70_reg[10]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [11]),
        .I3(row_fu_70_reg[11]),
        .O(cmp_i_i603_i_fu_372_p2_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    cmp_i_i603_i_fu_372_p2_carry__0_i_4
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [8]),
        .I1(row_fu_70_reg[8]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [9]),
        .I3(row_fu_70_reg[9]),
        .O(cmp_i_i603_i_fu_372_p2_carry__0_i_4_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i603_i_fu_372_p2_carry__0_i_5
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [14]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [15]),
        .O(cmp_i_i603_i_fu_372_p2_carry__0_i_5_n_9));
  LUT3 #(
    .INIT(8'h09)) 
    cmp_i_i603_i_fu_372_p2_carry__0_i_6
       (.I0(row_fu_70_reg[12]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [12]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [13]),
        .O(cmp_i_i603_i_fu_372_p2_carry__0_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i603_i_fu_372_p2_carry__0_i_7
       (.I0(row_fu_70_reg[10]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [10]),
        .I2(row_fu_70_reg[11]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [11]),
        .O(cmp_i_i603_i_fu_372_p2_carry__0_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i603_i_fu_372_p2_carry__0_i_8
       (.I0(row_fu_70_reg[8]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [8]),
        .I2(row_fu_70_reg[9]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [9]),
        .O(cmp_i_i603_i_fu_372_p2_carry__0_i_8_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    cmp_i_i603_i_fu_372_p2_carry_i_1
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [6]),
        .I1(row_fu_70_reg[6]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [7]),
        .I3(row_fu_70_reg[7]),
        .O(cmp_i_i603_i_fu_372_p2_carry_i_1_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    cmp_i_i603_i_fu_372_p2_carry_i_2
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [4]),
        .I1(row_fu_70_reg[4]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [5]),
        .I3(row_fu_70_reg[5]),
        .O(cmp_i_i603_i_fu_372_p2_carry_i_2_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    cmp_i_i603_i_fu_372_p2_carry_i_3
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [2]),
        .I1(row_fu_70_reg[2]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [3]),
        .I3(row_fu_70_reg[3]),
        .O(cmp_i_i603_i_fu_372_p2_carry_i_3_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    cmp_i_i603_i_fu_372_p2_carry_i_4
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [0]),
        .I1(row_fu_70_reg[0]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [1]),
        .I3(row_fu_70_reg[1]),
        .O(cmp_i_i603_i_fu_372_p2_carry_i_4_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i603_i_fu_372_p2_carry_i_5
       (.I0(row_fu_70_reg[6]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [6]),
        .I2(row_fu_70_reg[7]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [7]),
        .O(cmp_i_i603_i_fu_372_p2_carry_i_5_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i603_i_fu_372_p2_carry_i_6
       (.I0(row_fu_70_reg[4]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [4]),
        .I2(row_fu_70_reg[5]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [5]),
        .O(cmp_i_i603_i_fu_372_p2_carry_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i603_i_fu_372_p2_carry_i_7
       (.I0(row_fu_70_reg[2]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [2]),
        .I2(row_fu_70_reg[3]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [3]),
        .O(cmp_i_i603_i_fu_372_p2_carry_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i603_i_fu_372_p2_carry_i_8
       (.I0(row_fu_70_reg[0]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [0]),
        .I2(row_fu_70_reg[1]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [1]),
        .O(cmp_i_i603_i_fu_372_p2_carry_i_8_n_9));
  FDRE \cmp_i_i603_i_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(cmp_i_i603_i_fu_372_p2),
        .Q(\cmp_i_i603_i_reg_614_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg_i_1
       (.I0(E),
        .I1(ap_CS_fsm_state5),
        .I2(icmp_ln400_fu_235_p2),
        .I3(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_Clear_Row_Loop grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168
       (.ADDRARDADDR(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address1),
        .D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .SS(SS),
        .address1(buf_address1),
        .\ap_CS_fsm_reg[1] (grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_n_26),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .buf_1_we1(buf_1_we1),
        .grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .icmp_ln386_fu_114_p2_carry__0_0(\icmp_ln272_reg_682_reg[0] ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .ram_reg_0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_12),
        .ram_reg_2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_10),
        .we1(buf_we1),
        .zext_ln392_reg_146_reg(zext_ln392_reg_146_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_n_26),
        .Q(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .R(SS));
  scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_Col_Loop grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177
       (.ADDRARDADDR(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address1),
        .CO(icmp_ln400_fu_235_p2),
        .D(ap_NS_fsm[6:5]),
        .\GradientValuesX_reg_750_reg[7]_0 (\GradientValuesX_reg_750_reg[7] ),
        .\GradientValuesY_reg_756_reg[7]_0 (\GradientValuesY_reg_756_reg[7] ),
        .\P0_fu_120_reg[7]_0 (grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out),
        .\P0_fu_120_reg[7]_1 (GradientValuesX_0_fu_86),
        .\P1_fu_124_reg[7]_0 (grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out),
        .\P1_fu_124_reg[7]_1 (GradientValuesY_0_fu_90),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state3}),
        .\SRL_SIG_reg[0][7] (grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out),
        .\SRL_SIG_reg[0][7]_0 (grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out),
        .\SRL_SIG_reg[1][0] (\ap_CS_fsm_reg[1]_1 [1]),
        .\SRL_SIG_reg[1][0]_0 (\ap_CS_fsm_reg[8]_0 ),
        .SS(SS),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .WEA(buf_ce1),
        .address1(buf_1_address1),
        .\ap_CS_fsm_reg[5] (grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_10),
        .\ap_CS_fsm_reg[5]_0 (grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_12),
        .\ap_CS_fsm_reg[5]_1 (\bottom_1_reg_599[1]_i_1_n_9 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2_reg_0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_ce0),
        .ap_rst_n(ap_rst_n),
        .\bottom_1_reg_599_reg[1] (grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_we1),
        .ce0(buf_ce0),
        .\col_1_reg_674_pp0_iter1_reg_reg[11]_0 (grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .full_n_reg(full_n_reg),
        .full_n_reg_0(full_n_reg_0),
        .grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_70),
        .\icmp_ln272_reg_682_reg[0]_0 (\icmp_ln272_reg_682_reg[0] ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr[1]_i_5_n_9 ),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .push(push),
        .q_fu_80(q_fu_80),
        .ram_reg_0(buf_1_U_n_10),
        .ram_reg_0_0(buf_1_U_n_9),
        .ram_reg_2(ap_enable_reg_pp0_iter1_reg),
        .ram_reg_2_0(bottom_fu_82[1]),
        .ram_reg_2_1(\cmp_i_i603_i_reg_614_reg[0]_0 ),
        .ram_reg_2_2({Q,trunc_ln350_reg_594}),
        .ram_reg_2_3(buf_U_n_34),
        .\src_buf1_2_reg_705_reg[23]_0 (src_buf1_2_fu_466_p5),
        .\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 (lshr_ln473_fu_563_p2),
        .\src_buf1_fu_108_reg[15]_0 (lshr_ln468_fu_281_p2),
        .\src_buf2_2_reg_711_reg[23]_0 (src_buf2_2_fu_477_p5),
        .\src_buf2_fu_112_reg[15]_0 (lshr_ln469_fu_375_p2),
        .\src_buf3_1_fu_116_reg[15]_0 (lshr_ln470_fu_469_p2),
        .\src_buf3_2_reg_717_reg[23]_0 (src_buf3_2_fu_488_p5),
        .\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 (lshr_ln475_fu_657_p2),
        .\trunc_ln472_reg_765_reg[0] (grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_21),
        .zext_ln392_reg_146_reg(zext_ln392_reg_146_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_70),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .R(SS));
  scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2 grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205
       (.D(ap_NS_fsm[8:7]),
        .\GradientValuesX_fu_72_reg[7]_0 (grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out),
        .\GradientValuesX_fu_72_reg[7]_1 (grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out),
        .\GradientValuesY_fu_68_reg[7]_0 (grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out),
        .\GradientValuesY_fu_68_reg[7]_1 (grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7}),
        .\S00_2_reg_346_reg[13] (\grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346 ),
        .SS(SS),
        .\ap_CS_fsm_reg[6] (grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_14),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_done_cache_i_1__1_n_9),
        .ap_loop_exit_ready_pp0_iter5_reg(ap_loop_exit_ready_pp0_iter5_reg),
        .ap_loop_init_int_reg(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_21),
        .ap_rst_n(ap_rst_n),
        .grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .\icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0 (grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_9),
        .q_fu_80(q_fu_80),
        .\ref_tmp_reg_770_reg[0]_0 (\ref_tmp_reg_770[7]_i_4_n_9 ),
        .\ref_tmp_reg_770_reg[7]_0 (\ref_tmp_reg_770[7]_i_2_n_9 ),
        .\trunc_ln467_reg_754_reg[7]_0 (lshr_ln470_fu_469_p2),
        .\trunc_ln469_reg_743_reg[7]_0 (lshr_ln468_fu_281_p2),
        .\trunc_ln470_reg_749_reg[7]_0 (lshr_ln469_fu_375_p2),
        .\trunc_ln472_reg_765_reg[7]_0 (lshr_ln475_fu_657_p2),
        .\trunc_ln475_reg_760_reg[7]_0 (lshr_ln473_fu_563_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_14),
        .Q(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .R(SS));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry__0_i_1
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [13]),
        .I1(row_fu_70_reg[12]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [12]),
        .O(i__carry__0_i_1_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__0_i_2
       (.I0(row_fu_70_reg[10]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [10]),
        .I2(row_fu_70_reg[11]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [11]),
        .O(i__carry__0_i_2_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__0_i_3
       (.I0(row_fu_70_reg[8]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [8]),
        .I2(row_fu_70_reg[9]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [9]),
        .O(i__carry__0_i_3_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_4
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [14]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [15]),
        .O(i__carry__0_i_4_n_9));
  LUT3 #(
    .INIT(8'h09)) 
    i__carry__0_i_5
       (.I0(row_fu_70_reg[12]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [12]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [13]),
        .O(i__carry__0_i_5_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6
       (.I0(row_fu_70_reg[10]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [10]),
        .I2(row_fu_70_reg[11]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [11]),
        .O(i__carry__0_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7
       (.I0(row_fu_70_reg[8]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [8]),
        .I2(row_fu_70_reg[9]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [9]),
        .O(i__carry__0_i_7_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_1
       (.I0(row_fu_70_reg[6]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [6]),
        .I2(row_fu_70_reg[7]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [7]),
        .O(i__carry_i_1_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_2
       (.I0(row_fu_70_reg[4]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [4]),
        .I2(row_fu_70_reg[5]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [5]),
        .O(i__carry_i_2_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_3
       (.I0(row_fu_70_reg[2]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [2]),
        .I2(row_fu_70_reg[3]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [3]),
        .O(i__carry_i_3_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_4
       (.I0(row_fu_70_reg[0]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [0]),
        .I2(row_fu_70_reg[1]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [1]),
        .O(i__carry_i_4_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5
       (.I0(row_fu_70_reg[6]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [6]),
        .I2(row_fu_70_reg[7]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [7]),
        .O(i__carry_i_5_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6
       (.I0(row_fu_70_reg[4]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [4]),
        .I2(row_fu_70_reg[5]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [5]),
        .O(i__carry_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(row_fu_70_reg[2]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [2]),
        .I2(row_fu_70_reg[3]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [3]),
        .O(i__carry_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(row_fu_70_reg[0]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [0]),
        .I2(row_fu_70_reg[1]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [1]),
        .O(i__carry_i_8_n_9));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln400_fu_235_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\icmp_ln400_fu_235_p2_inferred__0/i__carry_n_9 ,\icmp_ln400_fu_235_p2_inferred__0/i__carry_n_10 ,\icmp_ln400_fu_235_p2_inferred__0/i__carry_n_11 ,\icmp_ln400_fu_235_p2_inferred__0/i__carry_n_12 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1_n_9,i__carry_i_2_n_9,i__carry_i_3_n_9,i__carry_i_4_n_9}),
        .O(\NLW_icmp_ln400_fu_235_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5_n_9,i__carry_i_6_n_9,i__carry_i_7_n_9,i__carry_i_8_n_9}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln400_fu_235_p2_inferred__0/i__carry__0 
       (.CI(\icmp_ln400_fu_235_p2_inferred__0/i__carry_n_9 ),
        .CO({icmp_ln400_fu_235_p2,\icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_10 ,\icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_11 ,\icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,i__carry__0_i_1_n_9,i__carry__0_i_2_n_9,i__carry__0_i_3_n_9}),
        .O(\NLW_icmp_ln400_fu_235_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_4_n_9,i__carry__0_i_5_n_9,i__carry__0_i_6_n_9,i__carry__0_i_7_n_9}));
  LUT6 #(
    .INIT(64'hAA20202000000000)) 
    \mOutPtr[1]_i_2__1 
       (.I0(\ap_CS_fsm_reg[1]_1 [1]),
        .I1(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_9_[0] ),
        .I3(ap_CS_fsm_state5),
        .I4(icmp_ln400_fu_235_p2),
        .I5(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_5 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state6),
        .O(\mOutPtr[1]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \mid_1_reg_604[0]_i_1 
       (.I0(mid_fu_78[0]),
        .I1(\bottom_1_reg_599[1]_i_3_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[0] ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(mid_1_fu_332_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hA8A3)) 
    \mid_1_reg_604[1]_i_1 
       (.I0(mid_fu_78[1]),
        .I1(\row_ind_fu_66_reg_n_9_[0] ),
        .I2(\bottom_1_reg_599[1]_i_3_n_9 ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(mid_1_fu_332_p3[1]));
  FDRE \mid_1_reg_604_reg[0] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(mid_1_fu_332_p3[0]),
        .Q(mid_fu_78[0]),
        .R(1'b0));
  FDRE \mid_1_reg_604_reg[1] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(mid_1_fu_332_p3[1]),
        .Q(mid_fu_78[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ref_tmp_reg_770[7]_i_2 
       (.I0(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_9),
        .O(\ref_tmp_reg_770[7]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ref_tmp_reg_770[7]_i_4 
       (.I0(\grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346 [8]),
        .I1(\grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346 [9]),
        .I2(\grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346 [10]),
        .I3(\grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346 [11]),
        .I4(\grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346 [12]),
        .I5(\grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346 [13]),
        .O(\ref_tmp_reg_770[7]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \row_fu_70[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .O(ap_NS_fsm11_out));
  LUT1 #(
    .INIT(2'h1)) 
    \row_fu_70[0]_i_3 
       (.I0(row_fu_70_reg[0]),
        .O(\row_fu_70[0]_i_3_n_9 ));
  FDSE \row_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[0]_i_2_n_16 ),
        .Q(row_fu_70_reg[0]),
        .S(ap_NS_fsm11_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\row_fu_70_reg[0]_i_2_n_9 ,\row_fu_70_reg[0]_i_2_n_10 ,\row_fu_70_reg[0]_i_2_n_11 ,\row_fu_70_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_fu_70_reg[0]_i_2_n_13 ,\row_fu_70_reg[0]_i_2_n_14 ,\row_fu_70_reg[0]_i_2_n_15 ,\row_fu_70_reg[0]_i_2_n_16 }),
        .S({row_fu_70_reg[3:1],\row_fu_70[0]_i_3_n_9 }));
  FDRE \row_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_14 ),
        .Q(row_fu_70_reg[10]),
        .R(ap_NS_fsm11_out));
  FDRE \row_fu_70_reg[11] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_13 ),
        .Q(row_fu_70_reg[11]),
        .R(ap_NS_fsm11_out));
  FDRE \row_fu_70_reg[12] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[12]_i_1_n_16 ),
        .Q(row_fu_70_reg[12]),
        .R(ap_NS_fsm11_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[12]_i_1 
       (.CI(\row_fu_70_reg[8]_i_1_n_9 ),
        .CO(\NLW_row_fu_70_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_fu_70_reg[12]_i_1_O_UNCONNECTED [3:1],\row_fu_70_reg[12]_i_1_n_16 }),
        .S({1'b0,1'b0,1'b0,row_fu_70_reg[12]}));
  FDRE \row_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[0]_i_2_n_15 ),
        .Q(row_fu_70_reg[1]),
        .R(ap_NS_fsm11_out));
  FDRE \row_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[0]_i_2_n_14 ),
        .Q(row_fu_70_reg[2]),
        .R(ap_NS_fsm11_out));
  FDRE \row_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[0]_i_2_n_13 ),
        .Q(row_fu_70_reg[3]),
        .R(ap_NS_fsm11_out));
  FDRE \row_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_16 ),
        .Q(row_fu_70_reg[4]),
        .R(ap_NS_fsm11_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[4]_i_1 
       (.CI(\row_fu_70_reg[0]_i_2_n_9 ),
        .CO({\row_fu_70_reg[4]_i_1_n_9 ,\row_fu_70_reg[4]_i_1_n_10 ,\row_fu_70_reg[4]_i_1_n_11 ,\row_fu_70_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_70_reg[4]_i_1_n_13 ,\row_fu_70_reg[4]_i_1_n_14 ,\row_fu_70_reg[4]_i_1_n_15 ,\row_fu_70_reg[4]_i_1_n_16 }),
        .S(row_fu_70_reg[7:4]));
  FDRE \row_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_15 ),
        .Q(row_fu_70_reg[5]),
        .R(ap_NS_fsm11_out));
  FDRE \row_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_14 ),
        .Q(row_fu_70_reg[6]),
        .R(ap_NS_fsm11_out));
  FDRE \row_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_13 ),
        .Q(row_fu_70_reg[7]),
        .R(ap_NS_fsm11_out));
  FDRE \row_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_16 ),
        .Q(row_fu_70_reg[8]),
        .R(ap_NS_fsm11_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[8]_i_1 
       (.CI(\row_fu_70_reg[4]_i_1_n_9 ),
        .CO({\row_fu_70_reg[8]_i_1_n_9 ,\row_fu_70_reg[8]_i_1_n_10 ,\row_fu_70_reg[8]_i_1_n_11 ,\row_fu_70_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_70_reg[8]_i_1_n_13 ,\row_fu_70_reg[8]_i_1_n_14 ,\row_fu_70_reg[8]_i_1_n_15 ,\row_fu_70_reg[8]_i_1_n_16 }),
        .S(row_fu_70_reg[11:8]));
  FDRE \row_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_15 ),
        .Q(row_fu_70_reg[9]),
        .R(ap_NS_fsm11_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_1_fu_378_p2_carry
       (.CI(1'b0),
        .CO({row_ind_1_fu_378_p2_carry_n_9,row_ind_1_fu_378_p2_carry_n_10,row_ind_1_fu_378_p2_carry_n_11,row_ind_1_fu_378_p2_carry_n_12}),
        .CYINIT(\row_ind_fu_66_reg_n_9_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_1_fu_378_p2[4:1]),
        .S({\row_ind_fu_66_reg_n_9_[4] ,\row_ind_fu_66_reg_n_9_[3] ,\row_ind_fu_66_reg_n_9_[2] ,\row_ind_fu_66_reg_n_9_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_1_fu_378_p2_carry__0
       (.CI(row_ind_1_fu_378_p2_carry_n_9),
        .CO({row_ind_1_fu_378_p2_carry__0_n_9,row_ind_1_fu_378_p2_carry__0_n_10,row_ind_1_fu_378_p2_carry__0_n_11,row_ind_1_fu_378_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_1_fu_378_p2[8:5]),
        .S({\row_ind_fu_66_reg_n_9_[8] ,\row_ind_fu_66_reg_n_9_[7] ,\row_ind_fu_66_reg_n_9_[6] ,\row_ind_fu_66_reg_n_9_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_1_fu_378_p2_carry__1
       (.CI(row_ind_1_fu_378_p2_carry__0_n_9),
        .CO({NLW_row_ind_1_fu_378_p2_carry__1_CO_UNCONNECTED[3],row_ind_1_fu_378_p2_carry__1_n_10,row_ind_1_fu_378_p2_carry__1_n_11,row_ind_1_fu_378_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_1_fu_378_p2[12:9]),
        .S({\row_ind_fu_66_reg_n_9_[12] ,\row_ind_fu_66_reg_n_9_[11] ,\row_ind_fu_66_reg_n_9_[10] ,\row_ind_fu_66_reg_n_9_[9] }));
  LUT1 #(
    .INIT(2'h1)) 
    \row_ind_fu_66[0]_i_1 
       (.I0(\row_ind_fu_66_reg_n_9_[0] ),
        .O(row_ind_1_fu_378_p2[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \row_ind_fu_66[12]_i_1 
       (.I0(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_9_[0] ),
        .I2(\row_ind_fu_66[12]_i_2_n_9 ),
        .O(row_ind_fu_660_in));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \row_ind_fu_66[12]_i_2 
       (.I0(\row_ind_fu_66[12]_i_3_n_9 ),
        .I1(icmp_ln400_fu_235_p2),
        .I2(ap_CS_fsm_state5),
        .I3(row_ind_1_fu_378_p2[1]),
        .I4(\row_ind_fu_66[12]_i_4_n_9 ),
        .O(\row_ind_fu_66[12]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \row_ind_fu_66[12]_i_3 
       (.I0(row_ind_1_fu_378_p2[10]),
        .I1(row_ind_1_fu_378_p2[11]),
        .I2(row_ind_1_fu_378_p2[8]),
        .I3(row_ind_1_fu_378_p2[9]),
        .I4(\row_ind_fu_66_reg_n_9_[0] ),
        .I5(row_ind_1_fu_378_p2[12]),
        .O(\row_ind_fu_66[12]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \row_ind_fu_66[12]_i_4 
       (.I0(row_ind_1_fu_378_p2[4]),
        .I1(row_ind_1_fu_378_p2[5]),
        .I2(row_ind_1_fu_378_p2[2]),
        .I3(row_ind_1_fu_378_p2[3]),
        .I4(row_ind_1_fu_378_p2[7]),
        .I5(row_ind_1_fu_378_p2[6]),
        .O(\row_ind_fu_66[12]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hFFFF320232023202)) 
    \row_ind_fu_66[1]_i_1 
       (.I0(\row_ind_fu_66_reg_n_9_[1] ),
        .I1(\row_ind_fu_66[12]_i_2_n_9 ),
        .I2(\bottom_1_reg_599[1]_i_1_n_9 ),
        .I3(row_ind_1_fu_378_p2[1]),
        .I4(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_9_[0] ),
        .O(\row_ind_fu_66[1]_i_1_n_9 ));
  FDRE \row_ind_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[0]),
        .Q(\row_ind_fu_66_reg_n_9_[0] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[10] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[10]),
        .Q(\row_ind_fu_66_reg_n_9_[10] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[11] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[11]),
        .Q(\row_ind_fu_66_reg_n_9_[11] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[12] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[12]),
        .Q(\row_ind_fu_66_reg_n_9_[12] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_fu_66[1]_i_1_n_9 ),
        .Q(\row_ind_fu_66_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \row_ind_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[2]),
        .Q(\row_ind_fu_66_reg_n_9_[2] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[3]),
        .Q(\row_ind_fu_66_reg_n_9_[3] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[4]),
        .Q(\row_ind_fu_66_reg_n_9_[4] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[5]),
        .Q(\row_ind_fu_66_reg_n_9_[5] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[6]),
        .Q(\row_ind_fu_66_reg_n_9_[6] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[7]),
        .Q(\row_ind_fu_66_reg_n_9_[7] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[8] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[8]),
        .Q(\row_ind_fu_66_reg_n_9_[8] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[9] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[9]),
        .Q(\row_ind_fu_66_reg_n_9_[9] ),
        .R(row_ind_fu_660_in));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hA8A3)) 
    \tp_1_reg_609[0]_i_1 
       (.I0(tp_fu_74[0]),
        .I1(\row_ind_fu_66_reg_n_9_[0] ),
        .I2(\bottom_1_reg_599[1]_i_3_n_9 ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(tp_1_fu_363_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \tp_1_reg_609[1]_i_1 
       (.I0(tp_fu_74[1]),
        .I1(\bottom_1_reg_599[1]_i_3_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[1] ),
        .I3(\row_ind_fu_66_reg_n_9_[0] ),
        .O(tp_1_fu_363_p3[1]));
  FDRE \tp_1_reg_609_reg[0] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(tp_1_fu_363_p3[0]),
        .Q(tp_fu_74[0]),
        .R(1'b0));
  FDRE \tp_1_reg_609_reg[1] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(tp_1_fu_363_p3[1]),
        .Q(tp_fu_74[1]),
        .R(1'b0));
  FDRE \trunc_ln350_reg_594_reg[0] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_ind_fu_66_reg_n_9_[0] ),
        .Q(trunc_ln350_reg_594),
        .R(1'b0));
  FDRE \trunc_ln350_reg_594_reg[1] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_ind_fu_66_reg_n_9_[1] ),
        .Q(Q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb
   (empty_n_reg,
    \bottom_1_reg_599_reg[0] ,
    \trunc_ln350_reg_594_reg[0] ,
    q0,
    in_mat_data_empty_n,
    Q,
    ram_reg_2_0,
    ram_reg_0_i_23,
    ram_reg_2_1,
    ap_clk,
    buf_1_we1,
    ce0,
    address1,
    ram_reg_2_2,
    ram_reg_2_3);
  output empty_n_reg;
  output \bottom_1_reg_599_reg[0] ;
  output \trunc_ln350_reg_594_reg[0] ;
  output [23:0]q0;
  input in_mat_data_empty_n;
  input [1:0]Q;
  input [0:0]ram_reg_2_0;
  input [1:0]ram_reg_0_i_23;
  input ram_reg_2_1;
  input ap_clk;
  input buf_1_we1;
  input ce0;
  input [11:0]address1;
  input [11:0]ram_reg_2_2;
  input [23:0]ram_reg_2_3;

  wire [1:0]Q;
  wire [11:0]address1;
  wire ap_clk;
  wire \bottom_1_reg_599_reg[0] ;
  wire buf_1_we1;
  wire ce0;
  wire empty_n_reg;
  wire in_mat_data_empty_n;
  wire [23:0]q0;
  wire [1:0]ram_reg_0_i_23;
  wire [0:0]ram_reg_2_0;
  wire ram_reg_2_1;
  wire [11:0]ram_reg_2_2;
  wire [23:0]ram_reg_2_3;
  wire \trunc_ln350_reg_594_reg[0] ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_1_we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({buf_1_we1,buf_1_we1,buf_1_we1,buf_1_we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    ram_reg_0_i_24__0
       (.I0(Q[0]),
        .I1(ram_reg_2_1),
        .I2(Q[1]),
        .I3(ram_reg_2_0),
        .O(\trunc_ln350_reg_594_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_25__0
       (.I0(ram_reg_0_i_23[0]),
        .I1(ram_reg_0_i_23[1]),
        .O(\bottom_1_reg_599_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_0_i_26__0
       (.I0(in_mat_data_empty_n),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ram_reg_2_0),
        .O(empty_n_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_3[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_3[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_1_we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({buf_1_we1,buf_1_we1,buf_1_we1,buf_1_we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_3[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_1_we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({buf_1_we1,buf_1_we1,buf_1_we1,buf_1_we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_25
   (q0,
    ap_clk,
    WEA,
    ce0,
    ADDRARDADDR,
    Q,
    ram_reg_2_0);
  output [23:0]q0;
  input ap_clk;
  input [0:0]WEA;
  input ce0;
  input [11:0]ADDRARDADDR;
  input [11:0]Q;
  input [23:0]ram_reg_2_0;

  wire [11:0]ADDRARDADDR;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ce0;
  wire [23:0]q0;
  wire [23:0]ram_reg_2_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_2_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_0[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_2_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_0[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_2_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_26
   (\trunc_ln350_reg_594_reg[0] ,
    D,
    \bottom_1_reg_599_reg[0] ,
    \mid_1_reg_604_reg[0] ,
    \tp_1_reg_609_reg[0] ,
    Q,
    ram_reg_2_0,
    ram_reg_2_1,
    \src_buf3_2_reg_717_reg[0] ,
    q0,
    \src_buf3_2_reg_717_reg[23] ,
    \src_buf2_2_reg_711_reg[23] ,
    \src_buf1_2_reg_705_reg[23] ,
    ap_clk,
    we1,
    ce0,
    address1,
    ram_reg_2_2,
    d1,
    WEA);
  output \trunc_ln350_reg_594_reg[0] ;
  output [23:0]D;
  output \bottom_1_reg_599_reg[0] ;
  output [23:0]\mid_1_reg_604_reg[0] ;
  output [23:0]\tp_1_reg_609_reg[0] ;
  input [1:0]Q;
  input [0:0]ram_reg_2_0;
  input ram_reg_2_1;
  input [1:0]\src_buf3_2_reg_717_reg[0] ;
  input [23:0]q0;
  input [23:0]\src_buf3_2_reg_717_reg[23] ;
  input [1:0]\src_buf2_2_reg_711_reg[23] ;
  input [1:0]\src_buf1_2_reg_705_reg[23] ;
  input ap_clk;
  input we1;
  input ce0;
  input [11:0]address1;
  input [11:0]ram_reg_2_2;
  input [23:0]d1;
  input [0:0]WEA;

  wire [23:0]D;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire [11:0]address1;
  wire ap_clk;
  wire \bottom_1_reg_599_reg[0] ;
  wire [23:0]buf_q0;
  wire ce0;
  wire [23:0]d1;
  wire [23:0]\mid_1_reg_604_reg[0] ;
  wire [23:0]q0;
  wire [0:0]ram_reg_2_0;
  wire ram_reg_2_1;
  wire [11:0]ram_reg_2_2;
  wire [1:0]\src_buf1_2_reg_705_reg[23] ;
  wire [1:0]\src_buf2_2_reg_711_reg[23] ;
  wire [1:0]\src_buf3_2_reg_717_reg[0] ;
  wire [23:0]\src_buf3_2_reg_717_reg[23] ;
  wire [23:0]\tp_1_reg_609_reg[0] ;
  wire \trunc_ln350_reg_594_reg[0] ;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],buf_q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],buf_q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0400)) 
    ram_reg_0_i_29
       (.I0(Q[0]),
        .I1(ram_reg_2_0),
        .I2(Q[1]),
        .I3(ram_reg_2_1),
        .O(\trunc_ln350_reg_594_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_31
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(\src_buf3_2_reg_717_reg[0] [1]),
        .O(\bottom_1_reg_599_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],buf_q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],buf_q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],buf_q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[0]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[0]),
        .I2(q0[0]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [0]),
        .O(\tp_1_reg_609_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[10]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[10]),
        .I2(q0[10]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [10]),
        .O(\tp_1_reg_609_reg[0] [10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[11]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[11]),
        .I2(q0[11]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [11]),
        .O(\tp_1_reg_609_reg[0] [11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[12]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[12]),
        .I2(q0[12]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [12]),
        .O(\tp_1_reg_609_reg[0] [12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[13]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[13]),
        .I2(q0[13]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [13]),
        .O(\tp_1_reg_609_reg[0] [13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[14]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[14]),
        .I2(q0[14]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [14]),
        .O(\tp_1_reg_609_reg[0] [14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[15]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[15]),
        .I2(q0[15]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [15]),
        .O(\tp_1_reg_609_reg[0] [15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[16]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[16]),
        .I2(q0[16]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [16]),
        .O(\tp_1_reg_609_reg[0] [16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[17]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[17]),
        .I2(q0[17]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [17]),
        .O(\tp_1_reg_609_reg[0] [17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[18]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[18]),
        .I2(q0[18]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [18]),
        .O(\tp_1_reg_609_reg[0] [18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[19]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[19]),
        .I2(q0[19]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [19]),
        .O(\tp_1_reg_609_reg[0] [19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[1]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[1]),
        .I2(q0[1]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[20]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[20]),
        .I2(q0[20]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [20]),
        .O(\tp_1_reg_609_reg[0] [20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[21]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[21]),
        .I2(q0[21]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [21]),
        .O(\tp_1_reg_609_reg[0] [21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[22]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[22]),
        .I2(q0[22]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [22]),
        .O(\tp_1_reg_609_reg[0] [22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[23]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[23]),
        .I2(q0[23]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [23]),
        .O(\tp_1_reg_609_reg[0] [23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[2]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[2]),
        .I2(q0[2]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [2]),
        .O(\tp_1_reg_609_reg[0] [2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[3]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[3]),
        .I2(q0[3]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [3]),
        .O(\tp_1_reg_609_reg[0] [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[4]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[4]),
        .I2(q0[4]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [4]),
        .O(\tp_1_reg_609_reg[0] [4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[5]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[5]),
        .I2(q0[5]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [5]),
        .O(\tp_1_reg_609_reg[0] [5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[6]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[6]),
        .I2(q0[6]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [6]),
        .O(\tp_1_reg_609_reg[0] [6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[7]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[7]),
        .I2(q0[7]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [7]),
        .O(\tp_1_reg_609_reg[0] [7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[8]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[8]),
        .I2(q0[8]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [8]),
        .O(\tp_1_reg_609_reg[0] [8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[9]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[9]),
        .I2(q0[9]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [9]),
        .O(\tp_1_reg_609_reg[0] [9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[0]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[0]),
        .I2(q0[0]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [0]),
        .O(\mid_1_reg_604_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[10]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[10]),
        .I2(q0[10]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [10]),
        .O(\mid_1_reg_604_reg[0] [10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[11]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[11]),
        .I2(q0[11]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [11]),
        .O(\mid_1_reg_604_reg[0] [11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[12]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[12]),
        .I2(q0[12]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [12]),
        .O(\mid_1_reg_604_reg[0] [12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[13]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[13]),
        .I2(q0[13]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [13]),
        .O(\mid_1_reg_604_reg[0] [13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[14]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[14]),
        .I2(q0[14]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [14]),
        .O(\mid_1_reg_604_reg[0] [14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[15]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[15]),
        .I2(q0[15]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [15]),
        .O(\mid_1_reg_604_reg[0] [15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[16]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[16]),
        .I2(q0[16]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [16]),
        .O(\mid_1_reg_604_reg[0] [16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[17]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[17]),
        .I2(q0[17]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [17]),
        .O(\mid_1_reg_604_reg[0] [17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[18]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[18]),
        .I2(q0[18]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [18]),
        .O(\mid_1_reg_604_reg[0] [18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[19]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[19]),
        .I2(q0[19]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [19]),
        .O(\mid_1_reg_604_reg[0] [19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[1]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[1]),
        .I2(q0[1]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[20]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[20]),
        .I2(q0[20]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [20]),
        .O(\mid_1_reg_604_reg[0] [20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[21]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[21]),
        .I2(q0[21]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [21]),
        .O(\mid_1_reg_604_reg[0] [21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[22]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[22]),
        .I2(q0[22]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [22]),
        .O(\mid_1_reg_604_reg[0] [22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[23]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[23]),
        .I2(q0[23]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [23]),
        .O(\mid_1_reg_604_reg[0] [23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[2]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[2]),
        .I2(q0[2]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [2]),
        .O(\mid_1_reg_604_reg[0] [2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[3]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[3]),
        .I2(q0[3]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [3]),
        .O(\mid_1_reg_604_reg[0] [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[4]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[4]),
        .I2(q0[4]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [4]),
        .O(\mid_1_reg_604_reg[0] [4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[5]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[5]),
        .I2(q0[5]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [5]),
        .O(\mid_1_reg_604_reg[0] [5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[6]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[6]),
        .I2(q0[6]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [6]),
        .O(\mid_1_reg_604_reg[0] [6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[7]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[7]),
        .I2(q0[7]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [7]),
        .O(\mid_1_reg_604_reg[0] [7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[8]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[8]),
        .I2(q0[8]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [8]),
        .O(\mid_1_reg_604_reg[0] [8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[9]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[9]),
        .I2(q0[9]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [9]),
        .O(\mid_1_reg_604_reg[0] [9]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[0]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[0]),
        .I2(q0[0]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[10]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[10]),
        .I2(q0[10]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[11]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[11]),
        .I2(q0[11]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[12]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[12]),
        .I2(q0[12]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[13]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[13]),
        .I2(q0[13]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[14]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[14]),
        .I2(q0[14]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[15]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[15]),
        .I2(q0[15]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[16]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[16]),
        .I2(q0[16]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[17]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[17]),
        .I2(q0[17]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[18]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[18]),
        .I2(q0[18]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[19]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[19]),
        .I2(q0[19]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[1]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[1]),
        .I2(q0[1]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[20]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[20]),
        .I2(q0[20]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[21]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[21]),
        .I2(q0[21]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[22]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[22]),
        .I2(q0[22]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [22]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[23]_i_2 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[23]),
        .I2(q0[23]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[2]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[2]),
        .I2(q0[2]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[3]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[3]),
        .I2(q0[3]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[4]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[4]),
        .I2(q0[4]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[5]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[5]),
        .I2(q0[5]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[6]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[6]),
        .I2(q0[6]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[7]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[7]),
        .I2(q0[7]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[8]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[8]),
        .I2(q0[8]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[9]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[9]),
        .I2(q0[9]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFScharrFilterKernel_Pipeline_Clear_Row_Loop" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_Clear_Row_Loop
   (ap_enable_reg_pp0_iter1_reg_0,
    D,
    we1,
    buf_1_we1,
    address1,
    \ap_CS_fsm_reg[1] ,
    zext_ln392_reg_146_reg,
    SS,
    ap_clk,
    ap_rst_n,
    in_mat_data_empty_n,
    grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
    Q,
    ram_reg_2,
    ap_block_pp0_stage0_subdone,
    ram_reg_0,
    ADDRARDADDR,
    icmp_ln386_fu_114_p2_carry__0_0);
  output ap_enable_reg_pp0_iter1_reg_0;
  output [1:0]D;
  output we1;
  output buf_1_we1;
  output [11:0]address1;
  output \ap_CS_fsm_reg[1] ;
  output [11:0]zext_ln392_reg_146_reg;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input in_mat_data_empty_n;
  input grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  input [2:0]Q;
  input ram_reg_2;
  input ap_block_pp0_stage0_subdone;
  input ram_reg_0;
  input [11:0]ADDRARDADDR;
  input [15:0]icmp_ln386_fu_114_p2_carry__0_0;

  wire [11:0]ADDRARDADDR;
  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [11:0]address1;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire buf_1_we1;
  wire [12:0]col_4_fu_120_p2;
  wire col_fu_50;
  wire \col_fu_50_reg_n_9_[0] ;
  wire \col_fu_50_reg_n_9_[10] ;
  wire \col_fu_50_reg_n_9_[11] ;
  wire \col_fu_50_reg_n_9_[12] ;
  wire \col_fu_50_reg_n_9_[1] ;
  wire \col_fu_50_reg_n_9_[2] ;
  wire \col_fu_50_reg_n_9_[3] ;
  wire \col_fu_50_reg_n_9_[4] ;
  wire \col_fu_50_reg_n_9_[5] ;
  wire \col_fu_50_reg_n_9_[6] ;
  wire \col_fu_50_reg_n_9_[7] ;
  wire \col_fu_50_reg_n_9_[8] ;
  wire \col_fu_50_reg_n_9_[9] ;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  wire icmp_ln386_fu_114_p2;
  wire [15:0]icmp_ln386_fu_114_p2_carry__0_0;
  wire icmp_ln386_fu_114_p2_carry__0_n_10;
  wire icmp_ln386_fu_114_p2_carry__0_n_11;
  wire icmp_ln386_fu_114_p2_carry__0_n_12;
  wire icmp_ln386_fu_114_p2_carry_n_10;
  wire icmp_ln386_fu_114_p2_carry_n_11;
  wire icmp_ln386_fu_114_p2_carry_n_12;
  wire icmp_ln386_fu_114_p2_carry_n_9;
  wire in_mat_data_empty_n;
  wire p_1_in;
  wire ram_reg_0;
  wire ram_reg_0_i_26_n_9;
  wire ram_reg_2;
  wire we1;
  wire \zext_ln392_reg_146[0]_i_1_n_9 ;
  wire [11:0]zext_ln392_reg_146_reg;
  wire [3:0]NLW_icmp_ln386_fu_114_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln386_fu_114_p2_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  FDRE \col_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[0]),
        .Q(\col_fu_50_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[10]),
        .Q(\col_fu_50_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[11] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[11]),
        .Q(\col_fu_50_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[12] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[12]),
        .Q(\col_fu_50_reg_n_9_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[1]),
        .Q(\col_fu_50_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[2]),
        .Q(\col_fu_50_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[3]),
        .Q(\col_fu_50_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[4]),
        .Q(\col_fu_50_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[5]),
        .Q(\col_fu_50_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[6]),
        .Q(\col_fu_50_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[7]),
        .Q(\col_fu_50_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[8]),
        .Q(\col_fu_50_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[9]),
        .Q(\col_fu_50_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_33 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(icmp_ln386_fu_114_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .E(col_fu_50),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_15),
        .SS(SS),
        .address1(address1),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_44),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_9),
        .\col_fu_50_reg[0] (ap_enable_reg_pp0_iter1_reg_0),
        .\col_fu_50_reg[12] (col_4_fu_120_p2),
        .\col_fu_50_reg[12]_0 ({\col_fu_50_reg_n_9_[12] ,\col_fu_50_reg_n_9_[11] ,\col_fu_50_reg_n_9_[10] ,\col_fu_50_reg_n_9_[9] ,\col_fu_50_reg_n_9_[8] ,\col_fu_50_reg_n_9_[7] ,\col_fu_50_reg_n_9_[6] ,\col_fu_50_reg_n_9_[5] ,\col_fu_50_reg_n_9_[4] ,\col_fu_50_reg_n_9_[3] ,\col_fu_50_reg_n_9_[2] ,\col_fu_50_reg_n_9_[1] ,\col_fu_50_reg_n_9_[0] }),
        .\col_fu_50_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39}),
        .\col_fu_50_reg[6]_0 ({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .empty_n_reg(flow_control_loop_pipe_sequential_init_U_n_59),
        .grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .icmp_ln386_fu_114_p2_carry__0(icmp_ln386_fu_114_p2_carry__0_0),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .p_1_in(p_1_in),
        .ram_reg_2(ram_reg_2),
        .ram_reg_2_0(ram_reg_0_i_26_n_9),
        .we1(we1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln386_fu_114_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln386_fu_114_p2_carry_n_9,icmp_ln386_fu_114_p2_carry_n_10,icmp_ln386_fu_114_p2_carry_n_11,icmp_ln386_fu_114_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .O(NLW_icmp_ln386_fu_114_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln386_fu_114_p2_carry__0
       (.CI(icmp_ln386_fu_114_p2_carry_n_9),
        .CO({icmp_ln386_fu_114_p2,icmp_ln386_fu_114_p2_carry__0_n_10,icmp_ln386_fu_114_p2_carry__0_n_11,icmp_ln386_fu_114_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .O(NLW_icmp_ln386_fu_114_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    ram_reg_0_i_1__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(in_mat_data_empty_n),
        .I4(ram_reg_0),
        .O(buf_1_we1));
  LUT3 #(
    .INIT(8'h2F)) 
    ram_reg_0_i_26
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(in_mat_data_empty_n),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(ram_reg_0_i_26_n_9));
  LUT6 #(
    .INIT(64'h88F8FFFF88080000)) 
    \zext_ln392_reg_146[0]_i_1 
       (.I0(\col_fu_50_reg_n_9_[0] ),
        .I1(flow_control_loop_pipe_sequential_init_U_n_44),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(in_mat_data_empty_n),
        .I4(icmp_ln386_fu_114_p2),
        .I5(zext_ln392_reg_146_reg[0]),
        .O(\zext_ln392_reg_146[0]_i_1_n_9 ));
  FDRE \zext_ln392_reg_146_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln392_reg_146[0]_i_1_n_9 ),
        .Q(zext_ln392_reg_146_reg[0]),
        .R(1'b0));
  FDRE \zext_ln392_reg_146_reg[10] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[10] ),
        .Q(zext_ln392_reg_146_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[11] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[11] ),
        .Q(zext_ln392_reg_146_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[1] ),
        .Q(zext_ln392_reg_146_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[2] ),
        .Q(zext_ln392_reg_146_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[3] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[3] ),
        .Q(zext_ln392_reg_146_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[4] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[4] ),
        .Q(zext_ln392_reg_146_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[5] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[5] ),
        .Q(zext_ln392_reg_146_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[6] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[6] ),
        .Q(zext_ln392_reg_146_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[7] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[7] ),
        .Q(zext_ln392_reg_146_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[8] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[8] ),
        .Q(zext_ln392_reg_146_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[9] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[9] ),
        .Q(zext_ln392_reg_146_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFScharrFilterKernel_Pipeline_Col_Loop" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_Col_Loop
   (WEA,
    \ap_CS_fsm_reg[5] ,
    \bottom_1_reg_599_reg[1] ,
    \ap_CS_fsm_reg[5]_0 ,
    D,
    \col_1_reg_674_pp0_iter1_reg_reg[11]_0 ,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
    ce0,
    ap_enable_reg_pp0_iter2_reg_0,
    address1,
    ADDRARDADDR,
    \GradientValuesX_reg_750_reg[7]_0 ,
    \GradientValuesY_reg_756_reg[7]_0 ,
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg,
    \mOutPtr_reg[0] ,
    ap_enable_reg_pp0_iter1_reg_0,
    full_n_reg,
    full_n_reg_0,
    \src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 ,
    \src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 ,
    \src_buf3_1_fu_116_reg[15]_0 ,
    \src_buf2_fu_112_reg[15]_0 ,
    \src_buf1_fu_108_reg[15]_0 ,
    \P1_fu_124_reg[7]_0 ,
    \P0_fu_120_reg[7]_0 ,
    ap_clk,
    SS,
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
    ap_rst_n,
    ram_reg_2,
    in_mat_data_empty_n,
    grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
    Q,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_2_2,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_2_3,
    \ap_CS_fsm_reg[5]_1 ,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][0]_0 ,
    \P0_fu_120_reg[7]_1 ,
    \P1_fu_124_reg[7]_1 ,
    \icmp_ln272_reg_682_reg[0]_0 ,
    zext_ln392_reg_146_reg,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    CO,
    push,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    q_fu_80,
    \trunc_ln472_reg_765_reg[0] ,
    \src_buf3_2_reg_717_reg[23]_0 ,
    \src_buf2_2_reg_711_reg[23]_0 ,
    \src_buf1_2_reg_705_reg[23]_0 );
  output [0:0]WEA;
  output \ap_CS_fsm_reg[5] ;
  output [0:0]\bottom_1_reg_599_reg[1] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output [1:0]D;
  output [11:0]\col_1_reg_674_pp0_iter1_reg_reg[11]_0 ;
  output Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  output ce0;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [11:0]address1;
  output [11:0]ADDRARDADDR;
  output [7:0]\GradientValuesX_reg_750_reg[7]_0 ;
  output [7:0]\GradientValuesY_reg_756_reg[7]_0 ;
  output grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg;
  output \mOutPtr_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]full_n_reg;
  output [0:0]full_n_reg_0;
  output [7:0]\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 ;
  output [7:0]\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 ;
  output [7:0]\src_buf3_1_fu_116_reg[15]_0 ;
  output [7:0]\src_buf2_fu_112_reg[15]_0 ;
  output [7:0]\src_buf1_fu_108_reg[15]_0 ;
  output [7:0]\P1_fu_124_reg[7]_0 ;
  output [7:0]\P0_fu_120_reg[7]_0 ;
  input ap_clk;
  input [0:0]SS;
  input grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg;
  input ap_rst_n;
  input ram_reg_2;
  input in_mat_data_empty_n;
  input grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  input [3:0]Q;
  input [0:0]ram_reg_2_0;
  input ram_reg_2_1;
  input [1:0]ram_reg_2_2;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_2_3;
  input \ap_CS_fsm_reg[5]_1 ;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input \SRL_SIG_reg[1][0]_0 ;
  input [7:0]\P0_fu_120_reg[7]_1 ;
  input [7:0]\P1_fu_124_reg[7]_1 ;
  input [15:0]\icmp_ln272_reg_682_reg[0]_0 ;
  input [11:0]zext_ln392_reg_146_reg;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input [0:0]CO;
  input push;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [1:0]q_fu_80;
  input \trunc_ln472_reg_765_reg[0] ;
  input [23:0]\src_buf3_2_reg_717_reg[23]_0 ;
  input [23:0]\src_buf2_2_reg_711_reg[23]_0 ;
  input [23:0]\src_buf1_2_reg_705_reg[23]_0 ;

  wire [11:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]GradientValuesX_reg_750;
  wire \GradientValuesX_reg_750[6]_i_1_n_9 ;
  wire [7:0]\GradientValuesX_reg_750_reg[7]_0 ;
  wire [7:0]GradientValuesY_reg_756;
  wire \GradientValuesY_reg_756[6]_i_1_n_9 ;
  wire [7:0]\GradientValuesY_reg_756_reg[7]_0 ;
  wire P0_fu_120;
  wire [7:0]\P0_fu_120_reg[7]_0 ;
  wire [7:0]\P0_fu_120_reg[7]_1 ;
  wire [7:0]\P1_fu_124_reg[7]_0 ;
  wire [7:0]\P1_fu_124_reg[7]_1 ;
  wire [3:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  wire [0:0]WEA;
  wire [11:0]address1;
  wire \ap_CS_fsm[5]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_reg_n_9;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_i_1_n_9;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_9;
  wire ap_loop_exit_ready_pp0_iter9_reg;
  wire \ap_return_0_int_reg[6]_i_2_n_9 ;
  wire \ap_return_1_int_reg[6]_i_2_n_9 ;
  wire ap_rst_n;
  wire [12:0]ap_sig_allocacmp_col_1;
  wire [0:0]\bottom_1_reg_599_reg[1] ;
  wire ce0;
  wire [11:0]\col_1_reg_674_pp0_iter1_reg_reg[11]_0 ;
  wire \col_1_reg_674_pp0_iter1_reg_reg_n_9_[12] ;
  wire \col_1_reg_674_reg_n_9_[12] ;
  wire [12:0]col_2_fu_432_p2;
  wire col_fu_104;
  wire col_fu_1040_in;
  wire \col_fu_104_reg_n_9_[0] ;
  wire \col_fu_104_reg_n_9_[10] ;
  wire \col_fu_104_reg_n_9_[11] ;
  wire \col_fu_104_reg_n_9_[12] ;
  wire \col_fu_104_reg_n_9_[1] ;
  wire \col_fu_104_reg_n_9_[2] ;
  wire \col_fu_104_reg_n_9_[3] ;
  wire \col_fu_104_reg_n_9_[4] ;
  wire \col_fu_104_reg_n_9_[5] ;
  wire \col_fu_104_reg_n_9_[6] ;
  wire \col_fu_104_reg_n_9_[7] ;
  wire \col_fu_104_reg_n_9_[8] ;
  wire \col_fu_104_reg_n_9_[9] ;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire [0:0]full_n_reg;
  wire [0:0]full_n_reg_0;
  wire [7:7]\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4 ;
  wire [6:0]\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0 ;
  wire \grp_xFGradientX_16_0_s_fu_92/ap_ce_reg ;
  wire [7:7]\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4 ;
  wire [6:0]\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0 ;
  wire [7:7]grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_0;
  wire [7:7]grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_1;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_15;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_20;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_23;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_24;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_26;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_27;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_28;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_29;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_30;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_31;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_32;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_33;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_34;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_35;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_36;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_37;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_38;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_39;
  wire grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg;
  wire [23:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out;
  wire [23:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out;
  wire [23:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out;
  wire [23:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out;
  wire [23:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out;
  wire icmp_ln272_fu_426_p2;
  wire icmp_ln272_fu_426_p2_carry__0_i_1_n_9;
  wire icmp_ln272_fu_426_p2_carry__0_i_5_n_9;
  wire icmp_ln272_fu_426_p2_carry__0_n_10;
  wire icmp_ln272_fu_426_p2_carry__0_n_11;
  wire icmp_ln272_fu_426_p2_carry__0_n_12;
  wire icmp_ln272_fu_426_p2_carry_n_10;
  wire icmp_ln272_fu_426_p2_carry_n_11;
  wire icmp_ln272_fu_426_p2_carry_n_12;
  wire icmp_ln272_fu_426_p2_carry_n_9;
  wire icmp_ln272_reg_682;
  wire icmp_ln272_reg_682_pp0_iter1_reg;
  wire icmp_ln272_reg_682_pp0_iter2_reg;
  wire icmp_ln272_reg_682_pp0_iter3_reg;
  wire [15:0]\icmp_ln272_reg_682_reg[0]_0 ;
  wire \icmp_ln297_reg_701[0]_i_1_n_9 ;
  wire \icmp_ln297_reg_701[0]_i_2_n_9 ;
  wire \icmp_ln297_reg_701[0]_i_3_n_9 ;
  wire \icmp_ln297_reg_701[0]_i_4_n_9 ;
  wire \icmp_ln297_reg_701_pp0_iter8_reg_reg[0]_srl6_n_9 ;
  wire \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ;
  wire \icmp_ln297_reg_701_reg_n_9_[0] ;
  wire in_mat_data_empty_n;
  wire \mOutPtr[1]_i_3_n_9 ;
  wire \mOutPtr[1]_i_4__0_n_9 ;
  wire \mOutPtr[1]_i_4_n_9 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire push;
  wire [1:0]q_fu_80;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_i_12_n_9;
  wire ram_reg_0_i_30_n_9;
  wire ram_reg_2;
  wire [0:0]ram_reg_2_0;
  wire ram_reg_2_1;
  wire [1:0]ram_reg_2_2;
  wire ram_reg_2_3;
  wire src_buf1_1_fu_132;
  wire src_buf1_1_fu_1320_in;
  wire \src_buf1_1_fu_132_reg_n_9_[0] ;
  wire \src_buf1_1_fu_132_reg_n_9_[10] ;
  wire \src_buf1_1_fu_132_reg_n_9_[11] ;
  wire \src_buf1_1_fu_132_reg_n_9_[12] ;
  wire \src_buf1_1_fu_132_reg_n_9_[13] ;
  wire \src_buf1_1_fu_132_reg_n_9_[14] ;
  wire \src_buf1_1_fu_132_reg_n_9_[15] ;
  wire \src_buf1_1_fu_132_reg_n_9_[16] ;
  wire \src_buf1_1_fu_132_reg_n_9_[17] ;
  wire \src_buf1_1_fu_132_reg_n_9_[18] ;
  wire \src_buf1_1_fu_132_reg_n_9_[19] ;
  wire \src_buf1_1_fu_132_reg_n_9_[1] ;
  wire \src_buf1_1_fu_132_reg_n_9_[20] ;
  wire \src_buf1_1_fu_132_reg_n_9_[21] ;
  wire \src_buf1_1_fu_132_reg_n_9_[22] ;
  wire \src_buf1_1_fu_132_reg_n_9_[23] ;
  wire \src_buf1_1_fu_132_reg_n_9_[2] ;
  wire \src_buf1_1_fu_132_reg_n_9_[3] ;
  wire \src_buf1_1_fu_132_reg_n_9_[4] ;
  wire \src_buf1_1_fu_132_reg_n_9_[5] ;
  wire \src_buf1_1_fu_132_reg_n_9_[6] ;
  wire \src_buf1_1_fu_132_reg_n_9_[7] ;
  wire \src_buf1_1_fu_132_reg_n_9_[8] ;
  wire \src_buf1_1_fu_132_reg_n_9_[9] ;
  wire [23:0]src_buf1_2_reg_705;
  wire src_buf1_2_reg_7050;
  wire [23:0]\src_buf1_2_reg_705_reg[23]_0 ;
  wire [23:0]src_buf1_3_reg_723;
  wire src_buf1_3_reg_7230;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[0]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[10]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[11]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[12]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[13]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[14]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[15]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[16]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[17]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[18]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[19]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[1]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[20]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[21]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[22]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[23]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[2]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[3]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[4]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[5]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[6]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[7]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[8]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[9]_srl3_n_9 ;
  wire [7:0]\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 ;
  wire [7:0]\src_buf1_fu_108_reg[15]_0 ;
  wire [23:0]src_buf2_1_fu_128;
  wire [23:0]src_buf2_2_reg_711;
  wire [23:0]\src_buf2_2_reg_711_reg[23]_0 ;
  wire [7:0]\src_buf2_fu_112_reg[15]_0 ;
  wire [7:0]\src_buf3_1_fu_116_reg[15]_0 ;
  wire [23:0]src_buf3_2_reg_717;
  wire [23:0]\src_buf3_2_reg_717_reg[23]_0 ;
  wire [23:0]src_buf3_3_reg_729;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[0]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[10]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[11]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[12]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[13]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[14]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[15]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[16]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[17]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[18]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[19]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[1]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[20]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[21]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[22]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[23]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[2]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[3]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[4]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[5]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[6]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[7]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[8]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[9]_srl3_n_9 ;
  wire [7:0]\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 ;
  wire [23:0]src_buf3_fu_136;
  wire \trunc_ln472_reg_765_reg[0] ;
  wire [11:0]zext_ln392_reg_146_reg;
  wire [3:0]NLW_icmp_ln272_fu_426_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln272_fu_426_p2_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8000)) 
    \GradientValuesX_reg_750[6]_i_1 
       (.I0(ap_ce_reg),
        .I1(\grp_xFGradientX_16_0_s_fu_92/ap_ce_reg ),
        .I2(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_23),
        .I3(ap_block_pp0_stage0_subdone),
        .O(\GradientValuesX_reg_750[6]_i_1_n_9 ));
  FDSE \GradientValuesX_reg_750_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_33),
        .Q(GradientValuesX_reg_750[0]),
        .S(\GradientValuesX_reg_750[6]_i_1_n_9 ));
  FDSE \GradientValuesX_reg_750_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_34),
        .Q(GradientValuesX_reg_750[1]),
        .S(\GradientValuesX_reg_750[6]_i_1_n_9 ));
  FDSE \GradientValuesX_reg_750_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_35),
        .Q(GradientValuesX_reg_750[2]),
        .S(\GradientValuesX_reg_750[6]_i_1_n_9 ));
  FDSE \GradientValuesX_reg_750_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_36),
        .Q(GradientValuesX_reg_750[3]),
        .S(\GradientValuesX_reg_750[6]_i_1_n_9 ));
  FDSE \GradientValuesX_reg_750_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_37),
        .Q(GradientValuesX_reg_750[4]),
        .S(\GradientValuesX_reg_750[6]_i_1_n_9 ));
  FDSE \GradientValuesX_reg_750_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_38),
        .Q(GradientValuesX_reg_750[5]),
        .S(\GradientValuesX_reg_750[6]_i_1_n_9 ));
  FDSE \GradientValuesX_reg_750_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_39),
        .Q(GradientValuesX_reg_750[6]),
        .S(\GradientValuesX_reg_750[6]_i_1_n_9 ));
  FDRE \GradientValuesX_reg_750_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_0),
        .Q(GradientValuesX_reg_750[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \GradientValuesY_reg_756[6]_i_1 
       (.I0(ap_ce_reg),
        .I1(\grp_xFGradientX_16_0_s_fu_92/ap_ce_reg ),
        .I2(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_24),
        .I3(ap_block_pp0_stage0_subdone),
        .O(\GradientValuesY_reg_756[6]_i_1_n_9 ));
  FDSE \GradientValuesY_reg_756_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_26),
        .Q(GradientValuesY_reg_756[0]),
        .S(\GradientValuesY_reg_756[6]_i_1_n_9 ));
  FDSE \GradientValuesY_reg_756_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_27),
        .Q(GradientValuesY_reg_756[1]),
        .S(\GradientValuesY_reg_756[6]_i_1_n_9 ));
  FDSE \GradientValuesY_reg_756_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_28),
        .Q(GradientValuesY_reg_756[2]),
        .S(\GradientValuesY_reg_756[6]_i_1_n_9 ));
  FDSE \GradientValuesY_reg_756_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_29),
        .Q(GradientValuesY_reg_756[3]),
        .S(\GradientValuesY_reg_756[6]_i_1_n_9 ));
  FDSE \GradientValuesY_reg_756_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_30),
        .Q(GradientValuesY_reg_756[4]),
        .S(\GradientValuesY_reg_756[6]_i_1_n_9 ));
  FDSE \GradientValuesY_reg_756_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_31),
        .Q(GradientValuesY_reg_756[5]),
        .S(\GradientValuesY_reg_756[6]_i_1_n_9 ));
  FDSE \GradientValuesY_reg_756_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_32),
        .Q(GradientValuesY_reg_756[6]),
        .S(\GradientValuesY_reg_756[6]_i_1_n_9 ));
  FDRE \GradientValuesY_reg_756_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_1),
        .Q(GradientValuesY_reg_756[7]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\P0_fu_120_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\P0_fu_120_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\P0_fu_120_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\P0_fu_120_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\P0_fu_120_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\P0_fu_120_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\P0_fu_120_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\P0_fu_120_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(\P1_fu_124_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(\P1_fu_124_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\P1_fu_124_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\P1_fu_124_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\P1_fu_124_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\P1_fu_124_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\P1_fu_124_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\P1_fu_124_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(GradientValuesX_reg_750[0]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7] [0]),
        .O(\GradientValuesX_reg_750_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(GradientValuesY_reg_756[0]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7]_0 [0]),
        .O(\GradientValuesY_reg_756_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(GradientValuesX_reg_750[1]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7] [1]),
        .O(\GradientValuesX_reg_750_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(GradientValuesY_reg_756[1]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7]_0 [1]),
        .O(\GradientValuesY_reg_756_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(GradientValuesX_reg_750[2]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7] [2]),
        .O(\GradientValuesX_reg_750_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(GradientValuesY_reg_756[2]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7]_0 [2]),
        .O(\GradientValuesY_reg_756_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(GradientValuesX_reg_750[3]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7] [3]),
        .O(\GradientValuesX_reg_750_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(GradientValuesY_reg_756[3]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7]_0 [3]),
        .O(\GradientValuesY_reg_756_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(GradientValuesX_reg_750[4]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7] [4]),
        .O(\GradientValuesX_reg_750_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(GradientValuesY_reg_756[4]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7]_0 [4]),
        .O(\GradientValuesY_reg_756_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(GradientValuesX_reg_750[5]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7] [5]),
        .O(\GradientValuesX_reg_750_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(GradientValuesY_reg_756[5]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7]_0 [5]),
        .O(\GradientValuesY_reg_756_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(GradientValuesX_reg_750[6]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7] [6]),
        .O(\GradientValuesX_reg_750_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(GradientValuesY_reg_756[6]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7]_0 [6]),
        .O(\GradientValuesY_reg_756_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgx_data_full_n),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgy_data_full_n),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(GradientValuesX_reg_750[7]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7] [7]),
        .O(\GradientValuesX_reg_750_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(GradientValuesY_reg_756[7]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7]_0 [7]),
        .O(\GradientValuesY_reg_756_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h0070FFFF)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(p_dstgy_data_full_n),
        .I1(p_dstgx_data_full_n),
        .I2(ap_enable_reg_pp0_iter10_reg_n_9),
        .I3(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .I4(flow_control_loop_pipe_sequential_init_U_n_12),
        .O(\ap_CS_fsm[5]_i_2_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10_reg_n_9),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  LUT6 #(
    .INIT(64'hA8A8A80020202020)) 
    ap_enable_reg_pp0_iter5_i_1
       (.I0(ap_rst_n),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(\ap_CS_fsm[5]_i_2_n_9 ),
        .I4(icmp_ln272_reg_682_pp0_iter3_reg),
        .I5(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter5_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(SS));
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter8_reg_reg_srl8 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter8_reg_reg_srl8
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_9));
  FDRE ap_loop_exit_ready_pp0_iter9_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_9),
        .Q(ap_loop_exit_ready_pp0_iter9_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555400000000)) 
    \ap_return_0_int_reg[6]_i_2 
       (.I0(\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4 ),
        .I1(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_15),
        .I2(\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0 [0]),
        .I3(\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0 [5]),
        .I4(\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0 [6]),
        .I5(\grp_xFGradientX_16_0_s_fu_92/ap_ce_reg ),
        .O(\ap_return_0_int_reg[6]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h5555555400000000)) 
    \ap_return_1_int_reg[6]_i_2 
       (.I0(\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4 ),
        .I1(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_20),
        .I2(\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0 [0]),
        .I3(\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0 [5]),
        .I4(\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0 [6]),
        .I5(\grp_xFGradientX_16_0_s_fu_92/ap_ce_reg ),
        .O(\ap_return_1_int_reg[6]_i_2_n_9 ));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[0]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[10]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[11]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg_n_9_[12] ),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[1]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[2]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[3]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[4]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[5]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[6]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[7]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[8]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[9]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [9]),
        .R(1'b0));
  FDRE \col_1_reg_674_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col_1[0]),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  FDRE \col_1_reg_674_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[10] ),
        .Q(ADDRARDADDR[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[11] ),
        .Q(ADDRARDADDR[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col_1[12]),
        .Q(\col_1_reg_674_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \col_1_reg_674_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[1] ),
        .Q(ADDRARDADDR[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[2] ),
        .Q(ADDRARDADDR[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[3] ),
        .Q(ADDRARDADDR[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[4] ),
        .Q(ADDRARDADDR[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[5] ),
        .Q(ADDRARDADDR[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[6] ),
        .Q(ADDRARDADDR[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[7] ),
        .Q(ADDRARDADDR[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[8] ),
        .Q(ADDRARDADDR[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[9] ),
        .Q(ADDRARDADDR[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[0]),
        .Q(\col_fu_104_reg_n_9_[0] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[10]),
        .Q(\col_fu_104_reg_n_9_[10] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[11] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[11]),
        .Q(\col_fu_104_reg_n_9_[11] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[12] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[12]),
        .Q(\col_fu_104_reg_n_9_[12] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[1]),
        .Q(\col_fu_104_reg_n_9_[1] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[2]),
        .Q(\col_fu_104_reg_n_9_[2] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[3]),
        .Q(\col_fu_104_reg_n_9_[3] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[4]),
        .Q(\col_fu_104_reg_n_9_[4] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[5]),
        .Q(\col_fu_104_reg_n_9_[5] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[6]),
        .Q(\col_fu_104_reg_n_9_[6] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[7]),
        .Q(\col_fu_104_reg_n_9_[7] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[8]),
        .Q(\col_fu_104_reg_n_9_[8] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[9]),
        .Q(\col_fu_104_reg_n_9_[9] ),
        .R(col_fu_104));
  scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_28 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln272_fu_426_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .E(P0_fu_120),
        .GradientValuesX_reg_750(GradientValuesX_reg_750),
        .\GradientValuesX_reg_750_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}),
        .GradientValuesY_reg_756(GradientValuesY_reg_756),
        .\GradientValuesY_reg_756_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32}),
        .\P0_fu_120_reg[7] (\P0_fu_120_reg[7]_1 ),
        .\P1_fu_124_reg[7] (\P1_fu_124_reg[7]_1 ),
        .Q(Q[2:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .SR(col_fu_104),
        .SS(SS),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm[5]_i_2_n_9 ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_1 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ram_reg_2_1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter9_reg(ap_loop_exit_ready_pp0_iter9_reg),
        .ap_rst_n(ap_rst_n),
        .\cmp_i_i603_i_reg_614_reg[0] (flow_control_loop_pipe_sequential_init_U_n_12),
        .\col_1_reg_674_reg[12] ({\col_fu_104_reg_n_9_[12] ,\col_fu_104_reg_n_9_[11] ,\col_fu_104_reg_n_9_[10] ,\col_fu_104_reg_n_9_[9] ,\col_fu_104_reg_n_9_[8] ,\col_fu_104_reg_n_9_[7] ,\col_fu_104_reg_n_9_[6] ,\col_fu_104_reg_n_9_[5] ,\col_fu_104_reg_n_9_[4] ,\col_fu_104_reg_n_9_[3] ,\col_fu_104_reg_n_9_[2] ,\col_fu_104_reg_n_9_[1] ,\col_fu_104_reg_n_9_[0] }),
        .\col_fu_104_reg[12] ({ap_sig_allocacmp_col_1[12],ap_sig_allocacmp_col_1[0]}),
        .\col_fu_104_reg[12]_0 (col_2_fu_432_p2),
        .\col_fu_104_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42}),
        .\col_fu_104_reg[6]_0 ({flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46}),
        .grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready),
        .grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(col_fu_1040_in),
        .grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg),
        .grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1(flow_control_loop_pipe_sequential_init_U_n_64),
        .grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_2(CO),
        .icmp_ln272_reg_682(icmp_ln272_reg_682),
        .\icmp_ln272_reg_682_reg[0] (\icmp_ln272_reg_682_reg[0]_0 [13:0]),
        .\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 (flow_control_loop_pipe_sequential_init_U_n_11),
        .\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_0 (src_buf1_1_fu_132),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .\src_buf1_fu_108_reg[0] (\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .\src_buf1_fu_108_reg[0]_0 (ap_enable_reg_pp0_iter10_reg_n_9));
  scharr_design_scharr_accel_0_0_scharr_accel_xFScharr3x3_1_3_16_0_s grp_xFScharr3x3_1_3_16_0_s_fu_362
       (.D(grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_0),
        .O({\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4 ,\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0 [6:5]}),
        .Q({grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[23:16],grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[7:0]}),
        .\S00_2_reg_346_reg[10] (grp_xFScharr3x3_1_3_16_0_s_fu_362_n_15),
        .\S00_2_reg_346_reg[10]_0 (\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0 [0]),
        .\S00_2_reg_346_reg[15] (grp_xFScharr3x3_1_3_16_0_s_fu_362_n_23),
        .\add_ln166_2_reg_374_reg[13] ({\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4 ,\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0 [6:5]}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_ce_reg(\grp_xFGradientX_16_0_s_fu_92/ap_ce_reg ),
        .ap_ce_reg_0(ap_ce_reg),
        .ap_ce_reg_reg_0(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_26),
        .ap_ce_reg_reg_1(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_27),
        .ap_ce_reg_reg_10(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_36),
        .ap_ce_reg_reg_11(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_37),
        .ap_ce_reg_reg_12(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_38),
        .ap_ce_reg_reg_13(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_39),
        .ap_ce_reg_reg_2(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_28),
        .ap_ce_reg_reg_3(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_29),
        .ap_ce_reg_reg_4(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_30),
        .ap_ce_reg_reg_5(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_31),
        .ap_ce_reg_reg_6(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_32),
        .ap_ce_reg_reg_7(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_33),
        .ap_ce_reg_reg_8(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_34),
        .ap_ce_reg_reg_9(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_35),
        .ap_clk(ap_clk),
        .\ap_return_0_int_reg_reg[6]_0 (\ap_return_0_int_reg[6]_i_2_n_9 ),
        .\ap_return_1_int_reg_reg[6]_0 (\ap_return_1_int_reg[6]_i_2_n_9 ),
        .\ap_return_1_int_reg_reg[7]_0 (grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_1),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .\src_buf1_1_val_int_reg_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_12),
        .\src_buf1_1_val_int_reg_reg[0]_1 (ap_enable_reg_pp0_iter10_reg_n_9),
        .\src_buf1_1_val_int_reg_reg[0]_2 (\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .\src_buf1_1_val_int_reg_reg[23]_0 ({\src_buf1_1_fu_132_reg_n_9_[23] ,\src_buf1_1_fu_132_reg_n_9_[22] ,\src_buf1_1_fu_132_reg_n_9_[21] ,\src_buf1_1_fu_132_reg_n_9_[20] ,\src_buf1_1_fu_132_reg_n_9_[19] ,\src_buf1_1_fu_132_reg_n_9_[18] ,\src_buf1_1_fu_132_reg_n_9_[17] ,\src_buf1_1_fu_132_reg_n_9_[16] ,\src_buf1_1_fu_132_reg_n_9_[7] ,\src_buf1_1_fu_132_reg_n_9_[6] ,\src_buf1_1_fu_132_reg_n_9_[5] ,\src_buf1_1_fu_132_reg_n_9_[4] ,\src_buf1_1_fu_132_reg_n_9_[3] ,\src_buf1_1_fu_132_reg_n_9_[2] ,\src_buf1_1_fu_132_reg_n_9_[1] ,\src_buf1_1_fu_132_reg_n_9_[0] }),
        .\src_buf1_2_val_int_reg_reg[23]_0 ({src_buf1_2_reg_705[23:16],src_buf1_2_reg_705[7:0]}),
        .\src_buf2_0_val_int_reg_reg[23]_0 ({grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[23:16],grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[7:0]}),
        .\src_buf2_2_val_int_reg_reg[23]_0 ({src_buf2_2_reg_711[23:16],src_buf2_2_reg_711[7:0]}),
        .\src_buf3_0_val_int_reg_reg[23]_0 ({grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[23:16],grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[7:0]}),
        .\src_buf3_1_val_int_reg_reg[23]_0 ({src_buf3_fu_136[23:16],src_buf3_fu_136[7:0]}),
        .\src_buf3_2_val_int_reg_reg[23]_0 ({src_buf3_2_reg_717[23:16],src_buf3_2_reg_717[7:0]}),
        .temp_g_fu_272_p2__1_carry__1(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_20),
        .temp_g_fu_272_p2__1_carry__2(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_24),
        .\tmp361_reg_349_pp0_iter2_reg_reg[13] (\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0 [0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln272_fu_426_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln272_fu_426_p2_carry_n_9,icmp_ln272_fu_426_p2_carry_n_10,icmp_ln272_fu_426_p2_carry_n_11,icmp_ln272_fu_426_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46}),
        .O(NLW_icmp_ln272_fu_426_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln272_fu_426_p2_carry__0
       (.CI(icmp_ln272_fu_426_p2_carry_n_9),
        .CO({icmp_ln272_fu_426_p2,icmp_ln272_fu_426_p2_carry__0_n_10,icmp_ln272_fu_426_p2_carry__0_n_11,icmp_ln272_fu_426_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln272_fu_426_p2_carry__0_i_1_n_9,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .O(NLW_icmp_ln272_fu_426_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln272_fu_426_p2_carry__0_i_5_n_9,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln272_fu_426_p2_carry__0_i_1
       (.I0(\icmp_ln272_reg_682_reg[0]_0 [14]),
        .I1(\icmp_ln272_reg_682_reg[0]_0 [15]),
        .O(icmp_ln272_fu_426_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln272_fu_426_p2_carry__0_i_5
       (.I0(\icmp_ln272_reg_682_reg[0]_0 [14]),
        .I1(\icmp_ln272_reg_682_reg[0]_0 [15]),
        .O(icmp_ln272_fu_426_p2_carry__0_i_5_n_9));
  FDRE \icmp_ln272_reg_682_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln272_reg_682),
        .Q(icmp_ln272_reg_682_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_682_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln272_reg_682_pp0_iter1_reg),
        .Q(icmp_ln272_reg_682_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_682_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln272_reg_682_pp0_iter2_reg),
        .Q(icmp_ln272_reg_682_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_682_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln272_fu_426_p2),
        .Q(icmp_ln272_reg_682),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    \icmp_ln297_reg_701[0]_i_1 
       (.I0(\icmp_ln297_reg_701[0]_i_2_n_9 ),
        .I1(icmp_ln272_reg_682_pp0_iter1_reg),
        .I2(flow_control_loop_pipe_sequential_init_U_n_11),
        .I3(flow_control_loop_pipe_sequential_init_U_n_12),
        .I4(\icmp_ln297_reg_701_reg_n_9_[0] ),
        .O(\icmp_ln297_reg_701[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \icmp_ln297_reg_701[0]_i_2 
       (.I0(\icmp_ln297_reg_701[0]_i_3_n_9 ),
        .I1(\icmp_ln297_reg_701[0]_i_4_n_9 ),
        .I2(flow_control_loop_pipe_sequential_init_U_n_12),
        .I3(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [1]),
        .I4(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [0]),
        .I5(flow_control_loop_pipe_sequential_init_U_n_11),
        .O(\icmp_ln297_reg_701[0]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln297_reg_701[0]_i_3 
       (.I0(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [10]),
        .I1(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [11]),
        .I2(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [8]),
        .I3(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [9]),
        .I4(\col_1_reg_674_pp0_iter1_reg_reg_n_9_[12] ),
        .I5(icmp_ln272_reg_682_pp0_iter1_reg),
        .O(\icmp_ln297_reg_701[0]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln297_reg_701[0]_i_4 
       (.I0(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [4]),
        .I1(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [5]),
        .I2(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [2]),
        .I3(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [3]),
        .I4(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [7]),
        .I5(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [6]),
        .O(\icmp_ln297_reg_701[0]_i_4_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/icmp_ln297_reg_701_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/icmp_ln297_reg_701_pp0_iter8_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln297_reg_701_pp0_iter8_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln297_reg_701_reg_n_9_[0] ),
        .Q(\icmp_ln297_reg_701_pp0_iter8_reg_reg[0]_srl6_n_9 ));
  FDRE \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln297_reg_701_pp0_iter8_reg_reg[0]_srl6_n_9 ),
        .Q(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .R(1'b0));
  FDRE \icmp_ln297_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln297_reg_701[0]_i_1_n_9 ),
        .Q(\icmp_ln297_reg_701_reg_n_9_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(push),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hEA00AA0000000000)) 
    \mOutPtr[1]_i_2 
       (.I0(Q[3]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_12),
        .I2(\mOutPtr[1]_i_4__0_n_9 ),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(Q[2]),
        .I5(\SRL_SIG_reg[1][0]_0 ),
        .O(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write));
  LUT6 #(
    .INIT(64'hF444000000000000)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr[1]_i_3_n_9 ),
        .I1(\mOutPtr[1]_i_4_n_9 ),
        .I2(ram_reg_2),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(in_mat_data_empty_n),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[1]_i_3 
       (.I0(icmp_ln272_reg_682),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ram_reg_2_1),
        .O(\mOutPtr[1]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hFFD50000)) 
    \mOutPtr[1]_i_4 
       (.I0(ap_enable_reg_pp0_iter10_reg_n_9),
        .I1(p_dstgx_data_full_n),
        .I2(p_dstgy_data_full_n),
        .I3(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .I4(Q[2]),
        .O(\mOutPtr[1]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_4__0 
       (.I0(ap_enable_reg_pp0_iter10_reg_n_9),
        .I1(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .O(\mOutPtr[1]_i_4__0_n_9 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_10__1
       (.I0(ADDRARDADDR[3]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[3]),
        .O(address1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_11__1
       (.I0(ADDRARDADDR[2]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[2]),
        .O(address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_12
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln272_reg_682),
        .O(ram_reg_0_i_12_n_9));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_12__1
       (.I0(ADDRARDADDR[1]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[1]),
        .O(address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_13__0
       (.I0(ADDRARDADDR[0]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[0]),
        .O(address1[0]));
  LUT6 #(
    .INIT(64'h3202020200000000)) 
    ram_reg_0_i_1__0
       (.I0(ram_reg_2_0),
        .I1(ram_reg_0_i_12_n_9),
        .I2(ram_reg_2_1),
        .I3(in_mat_data_empty_n),
        .I4(ram_reg_2_2[1]),
        .I5(flow_control_loop_pipe_sequential_init_U_n_11),
        .O(\bottom_1_reg_599_reg[1] ));
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_0_i_2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(flow_control_loop_pipe_sequential_init_U_n_12),
        .I2(Q[2]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_11),
        .O(ce0));
  LUT6 #(
    .INIT(64'h0F08000800000000)) 
    ram_reg_0_i_23
       (.I0(Q[2]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_i_12_n_9),
        .I3(ram_reg_2_1),
        .I4(ram_reg_0_0),
        .I5(flow_control_loop_pipe_sequential_init_U_n_11),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFBAAAAAA)) 
    ram_reg_0_i_24
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ram_reg_2),
        .I2(in_mat_data_empty_n),
        .I3(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(WEA));
  LUT6 #(
    .INIT(64'hAABAAAAA00000000)) 
    ram_reg_0_i_25
       (.I0(ram_reg_0_i_30_n_9),
        .I1(ram_reg_0_i_12_n_9),
        .I2(Q[2]),
        .I3(ram_reg_2_1),
        .I4(ram_reg_2_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_11),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hA888AAAA00000000)) 
    ram_reg_0_i_2__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .I4(ap_enable_reg_pp0_iter10_reg_n_9),
        .I5(flow_control_loop_pipe_sequential_init_U_n_12),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_2__1
       (.I0(ADDRARDADDR[11]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[11]),
        .O(address1[11]));
  LUT5 #(
    .INIT(32'h00000400)) 
    ram_reg_0_i_30
       (.I0(\mOutPtr[1]_i_3_n_9 ),
        .I1(in_mat_data_empty_n),
        .I2(ram_reg_2_2[0]),
        .I3(Q[2]),
        .I4(ram_reg_2_2[1]),
        .O(ram_reg_0_i_30_n_9));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3__1
       (.I0(ADDRARDADDR[10]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[10]),
        .O(address1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4__1
       (.I0(ADDRARDADDR[9]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[9]),
        .O(address1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5__1
       (.I0(ADDRARDADDR[8]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[8]),
        .O(address1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6__1
       (.I0(ADDRARDADDR[7]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[7]),
        .O(address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7__1
       (.I0(ADDRARDADDR[6]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[6]),
        .O(address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_8__1
       (.I0(ADDRARDADDR[5]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[5]),
        .O(address1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_9__1
       (.I0(ADDRARDADDR[4]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[4]),
        .O(address1[4]));
  FDRE \src_buf1_1_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[0]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[0] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[10]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[10] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[11]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[11] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[12]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[12] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[13]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[13] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[14]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[14] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[15]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[15] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[16]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[16] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[17]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[17] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[18]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[18] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[19]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[19] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[1]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[1] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[20]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[20] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[21]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[21] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[22]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[22] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[23]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[23] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[2]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[2] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[3]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[3] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[4]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[4] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[5]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[5] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[6]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[6] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[7]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[7] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[8]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[8] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[9]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[9] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_2_reg_705_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [0]),
        .Q(src_buf1_2_reg_705[0]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [10]),
        .Q(src_buf1_2_reg_705[10]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [11]),
        .Q(src_buf1_2_reg_705[11]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [12]),
        .Q(src_buf1_2_reg_705[12]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [13]),
        .Q(src_buf1_2_reg_705[13]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [14]),
        .Q(src_buf1_2_reg_705[14]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [15]),
        .Q(src_buf1_2_reg_705[15]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [16]),
        .Q(src_buf1_2_reg_705[16]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [17]),
        .Q(src_buf1_2_reg_705[17]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [18]),
        .Q(src_buf1_2_reg_705[18]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [19]),
        .Q(src_buf1_2_reg_705[19]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [1]),
        .Q(src_buf1_2_reg_705[1]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [20]),
        .Q(src_buf1_2_reg_705[20]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [21]),
        .Q(src_buf1_2_reg_705[21]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [22]),
        .Q(src_buf1_2_reg_705[22]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [23]),
        .Q(src_buf1_2_reg_705[23]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [2]),
        .Q(src_buf1_2_reg_705[2]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [3]),
        .Q(src_buf1_2_reg_705[3]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [4]),
        .Q(src_buf1_2_reg_705[4]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [5]),
        .Q(src_buf1_2_reg_705[5]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [6]),
        .Q(src_buf1_2_reg_705[6]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [7]),
        .Q(src_buf1_2_reg_705[7]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [8]),
        .Q(src_buf1_2_reg_705[8]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [9]),
        .Q(src_buf1_2_reg_705[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[0]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[0]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[0]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[10]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[10]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[10]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[11]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[11]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[11]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[12]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[12]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[12]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[13]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[13]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[13]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[14]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[14]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[14]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[15]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[15]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[15]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[16]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[16]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[16]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[17]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[17]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[17]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[18]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[18]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[18]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[19]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[19]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[19]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[1]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[1]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[1]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[20]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[20]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[20]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[21]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[21]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[21]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[22]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[22]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[22]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[23]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[23]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[23]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[2]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[2]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[2]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[3]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[3]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[3]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[4]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[4]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[4]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[5]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[5]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[5]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[6]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[6]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[6]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[7]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[7]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[7]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[8]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[8]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[8]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[9]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[9]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[9]_srl3_n_9 ));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[0]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[0]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[10]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[10]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[11]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[11]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[12]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[12]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[13]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[13]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[14]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[14]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[15]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[15]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[16]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[16]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[17]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[17]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[18]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[18]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[19]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[19]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[1]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[1]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[20]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[20]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[21]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[21]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[22]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[22]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[23]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[23]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[2]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[2]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[3]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[3]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[4]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[4]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[5]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[5]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[6]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[6]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[7]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[7]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[8]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[8]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[9]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[9]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[0] ),
        .Q(src_buf1_3_reg_723[0]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[10] ),
        .Q(src_buf1_3_reg_723[10]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[11] ),
        .Q(src_buf1_3_reg_723[11]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[12] ),
        .Q(src_buf1_3_reg_723[12]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[13] ),
        .Q(src_buf1_3_reg_723[13]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[14] ),
        .Q(src_buf1_3_reg_723[14]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[15] ),
        .Q(src_buf1_3_reg_723[15]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[16] ),
        .Q(src_buf1_3_reg_723[16]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[17] ),
        .Q(src_buf1_3_reg_723[17]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[18] ),
        .Q(src_buf1_3_reg_723[18]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[19] ),
        .Q(src_buf1_3_reg_723[19]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[1] ),
        .Q(src_buf1_3_reg_723[1]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[20] ),
        .Q(src_buf1_3_reg_723[20]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[21] ),
        .Q(src_buf1_3_reg_723[21]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[22] ),
        .Q(src_buf1_3_reg_723[22]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[23] ),
        .Q(src_buf1_3_reg_723[23]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[2] ),
        .Q(src_buf1_3_reg_723[2]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[3] ),
        .Q(src_buf1_3_reg_723[3]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[4] ),
        .Q(src_buf1_3_reg_723[4]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[5] ),
        .Q(src_buf1_3_reg_723[5]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[6] ),
        .Q(src_buf1_3_reg_723[6]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[7] ),
        .Q(src_buf1_3_reg_723[7]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[8] ),
        .Q(src_buf1_3_reg_723[8]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[9] ),
        .Q(src_buf1_3_reg_723[9]),
        .R(1'b0));
  FDRE \src_buf1_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[0] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[10] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[11] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[12] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[13] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[14] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[15] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[16] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[17] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[18] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[19] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[1] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[20] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[21] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[22] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[23] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[2] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[3] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[4] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[5] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[6] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[7] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[8] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[9] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[9]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[0]),
        .Q(src_buf2_1_fu_128[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[10]),
        .Q(src_buf2_1_fu_128[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[11]),
        .Q(src_buf2_1_fu_128[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[12]),
        .Q(src_buf2_1_fu_128[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[13]),
        .Q(src_buf2_1_fu_128[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[14]),
        .Q(src_buf2_1_fu_128[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[15]),
        .Q(src_buf2_1_fu_128[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[16]),
        .Q(src_buf2_1_fu_128[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[17]),
        .Q(src_buf2_1_fu_128[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[18]),
        .Q(src_buf2_1_fu_128[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[19]),
        .Q(src_buf2_1_fu_128[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[1]),
        .Q(src_buf2_1_fu_128[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[20]),
        .Q(src_buf2_1_fu_128[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[21]),
        .Q(src_buf2_1_fu_128[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[22]),
        .Q(src_buf2_1_fu_128[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[23]),
        .Q(src_buf2_1_fu_128[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[2]),
        .Q(src_buf2_1_fu_128[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[3]),
        .Q(src_buf2_1_fu_128[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[4]),
        .Q(src_buf2_1_fu_128[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[5]),
        .Q(src_buf2_1_fu_128[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[6]),
        .Q(src_buf2_1_fu_128[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[7]),
        .Q(src_buf2_1_fu_128[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[8]),
        .Q(src_buf2_1_fu_128[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[9]),
        .Q(src_buf2_1_fu_128[9]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_2_reg_711_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [0]),
        .Q(src_buf2_2_reg_711[0]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [10]),
        .Q(src_buf2_2_reg_711[10]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [11]),
        .Q(src_buf2_2_reg_711[11]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [12]),
        .Q(src_buf2_2_reg_711[12]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [13]),
        .Q(src_buf2_2_reg_711[13]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [14]),
        .Q(src_buf2_2_reg_711[14]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [15]),
        .Q(src_buf2_2_reg_711[15]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [16]),
        .Q(src_buf2_2_reg_711[16]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [17]),
        .Q(src_buf2_2_reg_711[17]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [18]),
        .Q(src_buf2_2_reg_711[18]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [19]),
        .Q(src_buf2_2_reg_711[19]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [1]),
        .Q(src_buf2_2_reg_711[1]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [20]),
        .Q(src_buf2_2_reg_711[20]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [21]),
        .Q(src_buf2_2_reg_711[21]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [22]),
        .Q(src_buf2_2_reg_711[22]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [23]),
        .Q(src_buf2_2_reg_711[23]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [2]),
        .Q(src_buf2_2_reg_711[2]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [3]),
        .Q(src_buf2_2_reg_711[3]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [4]),
        .Q(src_buf2_2_reg_711[4]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [5]),
        .Q(src_buf2_2_reg_711[5]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [6]),
        .Q(src_buf2_2_reg_711[6]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [7]),
        .Q(src_buf2_2_reg_711[7]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [8]),
        .Q(src_buf2_2_reg_711[8]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [9]),
        .Q(src_buf2_2_reg_711[9]),
        .R(1'b0));
  FDRE \src_buf2_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[0]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[10]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[11]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[12]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[13]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[14]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[15]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[16]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[17]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[18]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[19]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[1]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[20]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[21]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[22]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[23]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[2]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[3]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[4]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[5]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[6]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[7]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[8]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[9]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[9]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[0]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[10]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[11]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[12]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[13]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[14]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[15]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[16]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[17]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[18]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[19]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[1]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[20]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[21]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[22]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[23]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[2]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[3]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[4]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[5]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[6]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[7]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[8]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[9]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[9]),
        .R(src_buf1_1_fu_132));
  LUT6 #(
    .INIT(64'hA888AAAA00000000)) 
    \src_buf3_2_reg_717[23]_i_1 
       (.I0(icmp_ln272_reg_682_pp0_iter2_reg),
        .I1(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .I4(ap_enable_reg_pp0_iter10_reg_n_9),
        .I5(flow_control_loop_pipe_sequential_init_U_n_12),
        .O(src_buf1_2_reg_7050));
  FDRE \src_buf3_2_reg_717_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [0]),
        .Q(src_buf3_2_reg_717[0]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [10]),
        .Q(src_buf3_2_reg_717[10]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [11]),
        .Q(src_buf3_2_reg_717[11]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [12]),
        .Q(src_buf3_2_reg_717[12]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [13]),
        .Q(src_buf3_2_reg_717[13]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [14]),
        .Q(src_buf3_2_reg_717[14]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [15]),
        .Q(src_buf3_2_reg_717[15]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [16]),
        .Q(src_buf3_2_reg_717[16]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [17]),
        .Q(src_buf3_2_reg_717[17]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [18]),
        .Q(src_buf3_2_reg_717[18]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [19]),
        .Q(src_buf3_2_reg_717[19]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [1]),
        .Q(src_buf3_2_reg_717[1]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [20]),
        .Q(src_buf3_2_reg_717[20]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [21]),
        .Q(src_buf3_2_reg_717[21]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [22]),
        .Q(src_buf3_2_reg_717[22]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [23]),
        .Q(src_buf3_2_reg_717[23]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [2]),
        .Q(src_buf3_2_reg_717[2]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [3]),
        .Q(src_buf3_2_reg_717[3]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [4]),
        .Q(src_buf3_2_reg_717[4]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [5]),
        .Q(src_buf3_2_reg_717[5]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [6]),
        .Q(src_buf3_2_reg_717[6]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [7]),
        .Q(src_buf3_2_reg_717[7]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [8]),
        .Q(src_buf3_2_reg_717[8]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [9]),
        .Q(src_buf3_2_reg_717[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA888AAAA00000000)) 
    \src_buf3_3_reg_729[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .I4(ap_enable_reg_pp0_iter10_reg_n_9),
        .I5(flow_control_loop_pipe_sequential_init_U_n_12),
        .O(src_buf1_3_reg_7230));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[0]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[0]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[0]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[10]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[10]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[10]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[11]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[11]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[11]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[12]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[12]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[12]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[13]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[13]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[13]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[14]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[14]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[14]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[15]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[15]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[15]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[16]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[16]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[16]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[17]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[17]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[17]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[18]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[18]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[18]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[19]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[19]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[19]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[1]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[1]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[1]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[20]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[20]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[20]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[21]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[21]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[21]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[22]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[22]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[22]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[23]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[23]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[23]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[2]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[2]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[2]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[3]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[3]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[3]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[4]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[4]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[4]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[5]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[5]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[5]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[6]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[6]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[6]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[7]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[7]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[7]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[8]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[8]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[8]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[9]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[9]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[9]_srl3_n_9 ));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[0]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[0]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[10]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[10]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[11]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[11]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[12]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[12]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[13]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[13]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[14]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[14]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[15]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[15]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[16]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[16]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[17]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[17]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[18]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[18]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[19]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[19]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[1]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[1]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[20]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[20]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[21]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[21]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[22]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[22]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[23]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[23]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[2]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[2]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[3]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[3]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[4]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[4]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[5]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[5]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[6]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[6]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[7]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[7]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[8]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[8]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[9]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[9]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[0]),
        .Q(src_buf3_3_reg_729[0]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[10]),
        .Q(src_buf3_3_reg_729[10]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[11]),
        .Q(src_buf3_3_reg_729[11]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[12]),
        .Q(src_buf3_3_reg_729[12]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[13]),
        .Q(src_buf3_3_reg_729[13]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[14]),
        .Q(src_buf3_3_reg_729[14]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[15]),
        .Q(src_buf3_3_reg_729[15]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[16]),
        .Q(src_buf3_3_reg_729[16]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[17]),
        .Q(src_buf3_3_reg_729[17]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[18]),
        .Q(src_buf3_3_reg_729[18]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[19]),
        .Q(src_buf3_3_reg_729[19]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[1]),
        .Q(src_buf3_3_reg_729[1]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[20]),
        .Q(src_buf3_3_reg_729[20]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[21]),
        .Q(src_buf3_3_reg_729[21]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[22]),
        .Q(src_buf3_3_reg_729[22]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[23]),
        .Q(src_buf3_3_reg_729[23]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[2]),
        .Q(src_buf3_3_reg_729[2]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[3]),
        .Q(src_buf3_3_reg_729[3]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[4]),
        .Q(src_buf3_3_reg_729[4]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[5]),
        .Q(src_buf3_3_reg_729[5]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[6]),
        .Q(src_buf3_3_reg_729[6]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[7]),
        .Q(src_buf3_3_reg_729[7]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[8]),
        .Q(src_buf3_3_reg_729[8]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[9]),
        .Q(src_buf3_3_reg_729[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \src_buf3_fu_136[23]_i_2 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_11),
        .I1(icmp_ln272_reg_682_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(flow_control_loop_pipe_sequential_init_U_n_12),
        .O(src_buf1_1_fu_1320_in));
  FDRE \src_buf3_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[0]),
        .Q(src_buf3_fu_136[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[10]),
        .Q(src_buf3_fu_136[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[11]),
        .Q(src_buf3_fu_136[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[12]),
        .Q(src_buf3_fu_136[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[13]),
        .Q(src_buf3_fu_136[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[14]),
        .Q(src_buf3_fu_136[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[15]),
        .Q(src_buf3_fu_136[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[16]),
        .Q(src_buf3_fu_136[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[17]),
        .Q(src_buf3_fu_136[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[18]),
        .Q(src_buf3_fu_136[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[19]),
        .Q(src_buf3_fu_136[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[1]),
        .Q(src_buf3_fu_136[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[20]),
        .Q(src_buf3_fu_136[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[21]),
        .Q(src_buf3_fu_136[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[22]),
        .Q(src_buf3_fu_136[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[23]),
        .Q(src_buf3_fu_136[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[2]),
        .Q(src_buf3_fu_136[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[3]),
        .Q(src_buf3_fu_136[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[4]),
        .Q(src_buf3_fu_136[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[5]),
        .Q(src_buf3_fu_136[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[6]),
        .Q(src_buf3_fu_136[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[7]),
        .Q(src_buf3_fu_136[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[8]),
        .Q(src_buf3_fu_136[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[9]),
        .Q(src_buf3_fu_136[9]),
        .R(src_buf1_1_fu_132));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln467_reg_754[0]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[8]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[16]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln467_reg_754[1]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[9]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[17]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln467_reg_754[2]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[10]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[18]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln467_reg_754[3]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[11]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[19]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln467_reg_754[4]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[12]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[20]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln467_reg_754[5]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[13]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[21]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln467_reg_754[6]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[14]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[22]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln467_reg_754[7]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[15]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[23]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln469_reg_743[0]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[8]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[16]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln469_reg_743[1]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[9]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[17]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln469_reg_743[2]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[10]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[18]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln469_reg_743[3]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[11]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[19]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln469_reg_743[4]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[12]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[20]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln469_reg_743[5]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[13]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[21]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln469_reg_743[6]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[14]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[22]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln469_reg_743[7]_i_2 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[15]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[23]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln470_reg_749[0]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[8]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[16]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln470_reg_749[1]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[9]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[17]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln470_reg_749[2]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[10]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[18]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln470_reg_749[3]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[11]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[19]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln470_reg_749[4]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[12]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[20]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln470_reg_749[5]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[13]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[21]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln470_reg_749[6]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[14]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[22]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln470_reg_749[7]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[15]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[23]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln472_reg_765[0]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[8]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[16]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 [0]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln472_reg_765[1]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[9]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[17]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 [1]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln472_reg_765[2]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[10]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[18]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 [2]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln472_reg_765[3]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[11]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[19]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 [3]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln472_reg_765[4]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[12]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[20]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 [4]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln472_reg_765[5]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[13]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[21]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 [5]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln472_reg_765[6]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[14]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[22]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 [6]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln472_reg_765[7]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[15]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[23]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 [7]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln475_reg_760[0]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[8]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[16]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 [0]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln475_reg_760[1]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[9]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[17]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 [1]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln475_reg_760[2]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[10]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[18]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 [2]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln475_reg_760[3]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[11]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[19]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 [3]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln475_reg_760[4]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[12]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[20]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 [4]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln475_reg_760[5]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[13]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[21]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 [5]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln475_reg_760[6]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[14]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[22]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 [6]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln475_reg_760[7]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[15]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[23]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 [7]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2
   (\icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0 ,
    ap_loop_exit_ready_pp0_iter5_reg,
    ap_done_cache,
    D,
    \ap_CS_fsm_reg[6] ,
    \S00_2_reg_346_reg[13] ,
    ap_loop_init_int_reg,
    q_fu_80,
    \GradientValuesX_fu_72_reg[7]_0 ,
    \GradientValuesY_fu_68_reg[7]_0 ,
    ap_clk,
    SS,
    ap_done_cache_reg,
    Q,
    grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
    \ap_CS_fsm_reg[8] ,
    \ref_tmp_reg_770_reg[0]_0 ,
    \GradientValuesY_fu_68_reg[7]_1 ,
    \GradientValuesX_fu_72_reg[7]_1 ,
    ap_rst_n,
    \ref_tmp_reg_770_reg[7]_0 ,
    \trunc_ln469_reg_743_reg[7]_0 ,
    \trunc_ln470_reg_749_reg[7]_0 ,
    \trunc_ln467_reg_754_reg[7]_0 ,
    \trunc_ln475_reg_760_reg[7]_0 ,
    \trunc_ln472_reg_765_reg[7]_0 );
  output \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0 ;
  output ap_loop_exit_ready_pp0_iter5_reg;
  output ap_done_cache;
  output [1:0]D;
  output \ap_CS_fsm_reg[6] ;
  output [5:0]\S00_2_reg_346_reg[13] ;
  output ap_loop_init_int_reg;
  output [1:0]q_fu_80;
  output [7:0]\GradientValuesX_fu_72_reg[7]_0 ;
  output [7:0]\GradientValuesY_fu_68_reg[7]_0 ;
  input ap_clk;
  input [0:0]SS;
  input ap_done_cache_reg;
  input [2:0]Q;
  input grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg;
  input \ap_CS_fsm_reg[8] ;
  input \ref_tmp_reg_770_reg[0]_0 ;
  input [7:0]\GradientValuesY_fu_68_reg[7]_1 ;
  input [7:0]\GradientValuesX_fu_72_reg[7]_1 ;
  input ap_rst_n;
  input \ref_tmp_reg_770_reg[7]_0 ;
  input [7:0]\trunc_ln469_reg_743_reg[7]_0 ;
  input [7:0]\trunc_ln470_reg_749_reg[7]_0 ;
  input [7:0]\trunc_ln467_reg_754_reg[7]_0 ;
  input [7:0]\trunc_ln475_reg_760_reg[7]_0 ;
  input [7:0]\trunc_ln472_reg_765_reg[7]_0 ;

  wire [1:0]D;
  wire [7:0]\GradientValuesX_fu_72_reg[7]_0 ;
  wire [7:0]\GradientValuesX_fu_72_reg[7]_1 ;
  wire GradientValuesY_fu_68;
  wire [7:0]\GradientValuesY_fu_68_reg[7]_0 ;
  wire [7:0]\GradientValuesY_fu_68_reg[7]_1 ;
  wire [2:0]Q;
  wire [5:0]\S00_2_reg_346_reg[13] ;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire grp_xFGradientX_16_0_s_fu_140_n_34;
  wire grp_xFGradientX_16_0_s_fu_140_n_35;
  wire grp_xFGradientX_16_0_s_fu_140_n_36;
  wire grp_xFGradientX_16_0_s_fu_140_n_37;
  wire grp_xFGradientX_16_0_s_fu_140_n_38;
  wire grp_xFGradientX_16_0_s_fu_140_n_39;
  wire grp_xFGradientX_16_0_s_fu_140_n_40;
  wire grp_xFGradientX_16_0_s_fu_140_n_41;
  wire grp_xFGradientX_16_0_s_fu_140_n_42;
  wire grp_xFGradientX_16_0_s_fu_140_n_43;
  wire grp_xFGradientX_16_0_s_fu_140_n_44;
  wire grp_xFGradientX_16_0_s_fu_140_n_45;
  wire grp_xFGradientX_16_0_s_fu_140_n_46;
  wire grp_xFGradientX_16_0_s_fu_140_n_47;
  wire grp_xFGradientX_16_0_s_fu_140_n_48;
  wire grp_xFGradientX_16_0_s_fu_140_n_49;
  wire grp_xFGradientX_16_0_s_fu_140_n_50;
  wire grp_xFGradientX_16_0_s_fu_140_n_51;
  wire grp_xFGradientX_16_0_s_fu_140_n_52;
  wire grp_xFGradientX_16_0_s_fu_140_n_53;
  wire grp_xFGradientX_16_0_s_fu_140_n_54;
  wire grp_xFGradientX_16_0_s_fu_140_n_55;
  wire grp_xFGradientX_16_0_s_fu_140_n_56;
  wire grp_xFGradientY_16_0_s_fu_153_n_16;
  wire grp_xFGradientY_16_0_s_fu_153_n_17;
  wire grp_xFGradientY_16_0_s_fu_153_n_18;
  wire grp_xFGradientY_16_0_s_fu_153_n_19;
  wire grp_xFGradientY_16_0_s_fu_153_n_20;
  wire grp_xFGradientY_16_0_s_fu_153_n_21;
  wire grp_xFGradientY_16_0_s_fu_153_n_22;
  wire grp_xFGradientY_16_0_s_fu_153_n_23;
  wire grp_xFGradientY_16_0_s_fu_153_n_24;
  wire grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready;
  wire grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg;
  wire [1:0]i_4_fu_194_p2;
  wire i_fu_760;
  wire i_fu_761;
  wire \i_fu_76_reg_n_9_[0] ;
  wire \i_fu_76_reg_n_9_[1] ;
  wire icmp_ln466_fu_188_p2;
  wire \icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4_n_9 ;
  wire \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0 ;
  wire [3:3]p_0_in;
  wire [4:4]q_1_fu_679_p2;
  wire [1:0]q_fu_80;
  wire [7:0]ref_tmp1_reg_775;
  wire [7:0]ref_tmp_reg_770;
  wire \ref_tmp_reg_770_reg[0]_0 ;
  wire \ref_tmp_reg_770_reg[7]_0 ;
  wire [8:8]temp_g_2_reg_364;
  wire [7:2]trunc_ln162_reg_369;
  wire [7:0]trunc_ln467_reg_754;
  wire [7:0]\trunc_ln467_reg_754_reg[7]_0 ;
  wire [7:0]trunc_ln469_reg_743;
  wire [7:0]\trunc_ln469_reg_743_reg[7]_0 ;
  wire [7:0]trunc_ln470_reg_749;
  wire [7:0]\trunc_ln470_reg_749_reg[7]_0 ;
  wire [7:0]trunc_ln472_reg_765;
  wire [7:0]\trunc_ln472_reg_765_reg[7]_0 ;
  wire [7:0]trunc_ln475_reg_760;
  wire [7:0]\trunc_ln475_reg_760_reg[7]_0 ;
  wire [6:0]vb0_val_int_reg;
  wire [7:0]vb0_val_read_reg_305;
  wire [7:0]vb0_val_read_reg_305_pp0_iter1_reg;
  wire [7:0]vt0_val_int_reg;

  FDRE \GradientValuesX_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_fu_760),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SS));
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter4_reg_reg_srl4
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9),
        .Q(ap_loop_exit_ready_pp0_iter5_reg),
        .R(1'b0));
  scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_27 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(GradientValuesY_fu_68),
        .\GradientValuesX_fu_72_reg[7] (\GradientValuesX_fu_72_reg[7]_1 ),
        .\GradientValuesY_fu_68_reg[7] (\GradientValuesY_fu_68_reg[7]_1 ),
        .Q(Q),
        .SS(SS),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[7] (ap_loop_exit_ready_pp0_iter5_reg),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready),
        .grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .i_4_fu_194_p2(i_4_fu_194_p2),
        .i_fu_760(i_fu_760),
        .\i_fu_76_reg[0] (i_fu_761),
        .icmp_ln466_fu_188_p2(icmp_ln466_fu_188_p2),
        .p_0_in(p_0_in),
        .q_1_fu_679_p2(q_1_fu_679_p2),
        .q_fu_80(q_fu_80),
        .ref_tmp1_reg_775(ref_tmp1_reg_775),
        .\ref_tmp1_reg_775_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .ref_tmp_reg_770(ref_tmp_reg_770),
        .\ref_tmp_reg_770_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28}),
        .\trunc_ln469_reg_743_reg[7] (\i_fu_76_reg_n_9_[0] ),
        .\trunc_ln469_reg_743_reg[7]_0 (\i_fu_76_reg_n_9_[1] ));
  scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s grp_xFGradientX_16_0_s_fu_140
       (.DI({grp_xFGradientX_16_0_s_fu_140_n_50,grp_xFGradientX_16_0_s_fu_140_n_51,grp_xFGradientX_16_0_s_fu_140_n_52}),
        .Q(trunc_ln469_reg_743),
        .S({grp_xFGradientX_16_0_s_fu_140_n_35,grp_xFGradientX_16_0_s_fu_140_n_36,grp_xFGradientX_16_0_s_fu_140_n_37}),
        .\S00_2_reg_346_reg[13]_0 (\S00_2_reg_346_reg[13] ),
        .\S00_2_reg_346_reg[15]_0 (grp_xFGradientX_16_0_s_fu_140_n_34),
        .\S00_2_reg_346_reg[15]_1 (grp_xFGradientX_16_0_s_fu_140_n_42),
        .\S00_2_reg_346_reg[15]_2 (grp_xFGradientX_16_0_s_fu_140_n_43),
        .\S00_2_reg_346_reg[15]_3 (grp_xFGradientX_16_0_s_fu_140_n_44),
        .\S00_2_reg_346_reg[15]_4 (grp_xFGradientX_16_0_s_fu_140_n_45),
        .\S00_2_reg_346_reg[15]_5 (grp_xFGradientX_16_0_s_fu_140_n_46),
        .\S00_2_reg_346_reg[15]_6 (grp_xFGradientX_16_0_s_fu_140_n_47),
        .\S00_2_reg_346_reg[15]_7 (grp_xFGradientX_16_0_s_fu_140_n_48),
        .\S00_2_reg_346_reg[15]_8 (grp_xFGradientX_16_0_s_fu_140_n_49),
        .ap_clk(ap_clk),
        .\ref_tmp_reg_770_reg[0] (\ref_tmp_reg_770_reg[0]_0 ),
        .\ref_tmp_reg_770_reg[0]_0 (\icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0 ),
        .temp_g_2_reg_364(temp_g_2_reg_364),
        .trunc_ln162_reg_369(trunc_ln162_reg_369),
        .\vb0_val_int_reg_reg[6]_0 (vb0_val_int_reg),
        .\vb0_val_int_reg_reg[7]_0 (trunc_ln467_reg_754),
        .vb0_val_read_reg_305(vb0_val_read_reg_305),
        .\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0 ({grp_xFGradientX_16_0_s_fu_140_n_38,grp_xFGradientX_16_0_s_fu_140_n_39,grp_xFGradientX_16_0_s_fu_140_n_40,grp_xFGradientX_16_0_s_fu_140_n_41}),
        .\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1 ({grp_xFGradientX_16_0_s_fu_140_n_53,grp_xFGradientX_16_0_s_fu_140_n_54,grp_xFGradientX_16_0_s_fu_140_n_55,grp_xFGradientX_16_0_s_fu_140_n_56}),
        .\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 ({vb0_val_read_reg_305_pp0_iter1_reg[7],vb0_val_read_reg_305_pp0_iter1_reg[0]}),
        .\vm0_val_int_reg_reg[7]_0 (trunc_ln470_reg_749),
        .vt0_val_int_reg(vt0_val_int_reg));
  scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s grp_xFGradientY_16_0_s_fu_153
       (.DI({grp_xFGradientX_16_0_s_fu_140_n_50,grp_xFGradientX_16_0_s_fu_140_n_51,grp_xFGradientX_16_0_s_fu_140_n_52}),
        .Q(trunc_ln472_reg_765),
        .S({grp_xFGradientX_16_0_s_fu_140_n_35,grp_xFGradientX_16_0_s_fu_140_n_36,grp_xFGradientX_16_0_s_fu_140_n_37}),
        .\add_ln166_2_reg_374_reg[0]_0 (grp_xFGradientY_16_0_s_fu_153_n_24),
        .\add_ln166_2_reg_374_reg[12]_0 ({vb0_val_read_reg_305_pp0_iter1_reg[7],vb0_val_read_reg_305_pp0_iter1_reg[0]}),
        .\add_ln166_2_reg_374_reg[8]_0 ({grp_xFGradientX_16_0_s_fu_140_n_53,grp_xFGradientX_16_0_s_fu_140_n_54,grp_xFGradientX_16_0_s_fu_140_n_55,grp_xFGradientX_16_0_s_fu_140_n_56}),
        .\add_ln166_2_reg_374_reg[8]_1 ({grp_xFGradientX_16_0_s_fu_140_n_38,grp_xFGradientX_16_0_s_fu_140_n_39,grp_xFGradientX_16_0_s_fu_140_n_40,grp_xFGradientX_16_0_s_fu_140_n_41}),
        .\add_ln168_3_reg_359_reg[7]_0 (vb0_val_int_reg),
        .\add_ln168_reg_379_reg[1]_0 (grp_xFGradientY_16_0_s_fu_153_n_23),
        .\add_ln168_reg_379_reg[2]_0 (grp_xFGradientY_16_0_s_fu_153_n_22),
        .\add_ln168_reg_379_reg[3]_0 (grp_xFGradientY_16_0_s_fu_153_n_21),
        .\add_ln168_reg_379_reg[4]_0 (grp_xFGradientY_16_0_s_fu_153_n_20),
        .\add_ln168_reg_379_reg[5]_0 (grp_xFGradientY_16_0_s_fu_153_n_19),
        .\add_ln168_reg_379_reg[6]_0 (grp_xFGradientY_16_0_s_fu_153_n_18),
        .\add_ln168_reg_379_reg[7]_0 (grp_xFGradientY_16_0_s_fu_153_n_17),
        .ap_clk(ap_clk),
        .\icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0 (grp_xFGradientY_16_0_s_fu_153_n_16),
        .\ref_tmp1_reg_775_reg[0] (\icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0 ),
        .\temp_g_2_reg_364_reg[8]_0 (temp_g_2_reg_364),
        .\trunc_ln162_reg_369_reg[7]_0 (trunc_ln162_reg_369),
        .vb0_val_read_reg_305(vb0_val_read_reg_305),
        .vt0_val_int_reg(vt0_val_int_reg),
        .\vt1_val_int_reg_reg[7]_0 (trunc_ln475_reg_760));
  FDRE \i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(i_4_fu_194_p2[0]),
        .Q(\i_fu_76_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(i_4_fu_194_p2[1]),
        .Q(\i_fu_76_reg_n_9_[1] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/icmp_ln466_reg_739_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln466_fu_188_p2),
        .Q(\icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4_n_9 ));
  FDRE \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4_n_9 ),
        .Q(\icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0 ),
        .R(1'b0));
  FDRE \q_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(p_0_in),
        .Q(q_fu_80[0]),
        .R(1'b0));
  FDRE \q_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(q_1_fu_679_p2),
        .Q(q_fu_80[1]),
        .R(1'b0));
  FDSE \ref_tmp1_reg_775_reg[0] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientY_16_0_s_fu_153_n_24),
        .Q(ref_tmp1_reg_775[0]),
        .S(grp_xFGradientY_16_0_s_fu_153_n_16));
  FDSE \ref_tmp1_reg_775_reg[1] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientY_16_0_s_fu_153_n_23),
        .Q(ref_tmp1_reg_775[1]),
        .S(grp_xFGradientY_16_0_s_fu_153_n_16));
  FDSE \ref_tmp1_reg_775_reg[2] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientY_16_0_s_fu_153_n_22),
        .Q(ref_tmp1_reg_775[2]),
        .S(grp_xFGradientY_16_0_s_fu_153_n_16));
  FDSE \ref_tmp1_reg_775_reg[3] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientY_16_0_s_fu_153_n_21),
        .Q(ref_tmp1_reg_775[3]),
        .S(grp_xFGradientY_16_0_s_fu_153_n_16));
  FDSE \ref_tmp1_reg_775_reg[4] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientY_16_0_s_fu_153_n_20),
        .Q(ref_tmp1_reg_775[4]),
        .S(grp_xFGradientY_16_0_s_fu_153_n_16));
  FDSE \ref_tmp1_reg_775_reg[5] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientY_16_0_s_fu_153_n_19),
        .Q(ref_tmp1_reg_775[5]),
        .S(grp_xFGradientY_16_0_s_fu_153_n_16));
  FDSE \ref_tmp1_reg_775_reg[6] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientY_16_0_s_fu_153_n_18),
        .Q(ref_tmp1_reg_775[6]),
        .S(grp_xFGradientY_16_0_s_fu_153_n_16));
  FDSE \ref_tmp1_reg_775_reg[7] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientY_16_0_s_fu_153_n_17),
        .Q(ref_tmp1_reg_775[7]),
        .S(grp_xFGradientY_16_0_s_fu_153_n_16));
  FDSE \ref_tmp_reg_770_reg[0] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientX_16_0_s_fu_140_n_49),
        .Q(ref_tmp_reg_770[0]),
        .S(grp_xFGradientX_16_0_s_fu_140_n_34));
  FDSE \ref_tmp_reg_770_reg[1] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientX_16_0_s_fu_140_n_48),
        .Q(ref_tmp_reg_770[1]),
        .S(grp_xFGradientX_16_0_s_fu_140_n_34));
  FDSE \ref_tmp_reg_770_reg[2] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientX_16_0_s_fu_140_n_47),
        .Q(ref_tmp_reg_770[2]),
        .S(grp_xFGradientX_16_0_s_fu_140_n_34));
  FDSE \ref_tmp_reg_770_reg[3] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientX_16_0_s_fu_140_n_46),
        .Q(ref_tmp_reg_770[3]),
        .S(grp_xFGradientX_16_0_s_fu_140_n_34));
  FDSE \ref_tmp_reg_770_reg[4] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientX_16_0_s_fu_140_n_45),
        .Q(ref_tmp_reg_770[4]),
        .S(grp_xFGradientX_16_0_s_fu_140_n_34));
  FDSE \ref_tmp_reg_770_reg[5] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientX_16_0_s_fu_140_n_44),
        .Q(ref_tmp_reg_770[5]),
        .S(grp_xFGradientX_16_0_s_fu_140_n_34));
  FDSE \ref_tmp_reg_770_reg[6] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientX_16_0_s_fu_140_n_43),
        .Q(ref_tmp_reg_770[6]),
        .S(grp_xFGradientX_16_0_s_fu_140_n_34));
  FDSE \ref_tmp_reg_770_reg[7] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientX_16_0_s_fu_140_n_42),
        .Q(ref_tmp_reg_770[7]),
        .S(grp_xFGradientX_16_0_s_fu_140_n_34));
  FDRE \trunc_ln467_reg_754_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln467_reg_754_reg[7]_0 [0]),
        .Q(trunc_ln467_reg_754[0]),
        .R(1'b0));
  FDRE \trunc_ln467_reg_754_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln467_reg_754_reg[7]_0 [1]),
        .Q(trunc_ln467_reg_754[1]),
        .R(1'b0));
  FDRE \trunc_ln467_reg_754_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln467_reg_754_reg[7]_0 [2]),
        .Q(trunc_ln467_reg_754[2]),
        .R(1'b0));
  FDRE \trunc_ln467_reg_754_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln467_reg_754_reg[7]_0 [3]),
        .Q(trunc_ln467_reg_754[3]),
        .R(1'b0));
  FDRE \trunc_ln467_reg_754_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln467_reg_754_reg[7]_0 [4]),
        .Q(trunc_ln467_reg_754[4]),
        .R(1'b0));
  FDRE \trunc_ln467_reg_754_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln467_reg_754_reg[7]_0 [5]),
        .Q(trunc_ln467_reg_754[5]),
        .R(1'b0));
  FDRE \trunc_ln467_reg_754_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln467_reg_754_reg[7]_0 [6]),
        .Q(trunc_ln467_reg_754[6]),
        .R(1'b0));
  FDRE \trunc_ln467_reg_754_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln467_reg_754_reg[7]_0 [7]),
        .Q(trunc_ln467_reg_754[7]),
        .R(1'b0));
  FDRE \trunc_ln469_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln469_reg_743_reg[7]_0 [0]),
        .Q(trunc_ln469_reg_743[0]),
        .R(1'b0));
  FDRE \trunc_ln469_reg_743_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln469_reg_743_reg[7]_0 [1]),
        .Q(trunc_ln469_reg_743[1]),
        .R(1'b0));
  FDRE \trunc_ln469_reg_743_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln469_reg_743_reg[7]_0 [2]),
        .Q(trunc_ln469_reg_743[2]),
        .R(1'b0));
  FDRE \trunc_ln469_reg_743_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln469_reg_743_reg[7]_0 [3]),
        .Q(trunc_ln469_reg_743[3]),
        .R(1'b0));
  FDRE \trunc_ln469_reg_743_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln469_reg_743_reg[7]_0 [4]),
        .Q(trunc_ln469_reg_743[4]),
        .R(1'b0));
  FDRE \trunc_ln469_reg_743_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln469_reg_743_reg[7]_0 [5]),
        .Q(trunc_ln469_reg_743[5]),
        .R(1'b0));
  FDRE \trunc_ln469_reg_743_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln469_reg_743_reg[7]_0 [6]),
        .Q(trunc_ln469_reg_743[6]),
        .R(1'b0));
  FDRE \trunc_ln469_reg_743_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln469_reg_743_reg[7]_0 [7]),
        .Q(trunc_ln469_reg_743[7]),
        .R(1'b0));
  FDRE \trunc_ln470_reg_749_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln470_reg_749_reg[7]_0 [0]),
        .Q(trunc_ln470_reg_749[0]),
        .R(1'b0));
  FDRE \trunc_ln470_reg_749_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln470_reg_749_reg[7]_0 [1]),
        .Q(trunc_ln470_reg_749[1]),
        .R(1'b0));
  FDRE \trunc_ln470_reg_749_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln470_reg_749_reg[7]_0 [2]),
        .Q(trunc_ln470_reg_749[2]),
        .R(1'b0));
  FDRE \trunc_ln470_reg_749_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln470_reg_749_reg[7]_0 [3]),
        .Q(trunc_ln470_reg_749[3]),
        .R(1'b0));
  FDRE \trunc_ln470_reg_749_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln470_reg_749_reg[7]_0 [4]),
        .Q(trunc_ln470_reg_749[4]),
        .R(1'b0));
  FDRE \trunc_ln470_reg_749_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln470_reg_749_reg[7]_0 [5]),
        .Q(trunc_ln470_reg_749[5]),
        .R(1'b0));
  FDRE \trunc_ln470_reg_749_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln470_reg_749_reg[7]_0 [6]),
        .Q(trunc_ln470_reg_749[6]),
        .R(1'b0));
  FDRE \trunc_ln470_reg_749_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln470_reg_749_reg[7]_0 [7]),
        .Q(trunc_ln470_reg_749[7]),
        .R(1'b0));
  FDRE \trunc_ln472_reg_765_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln472_reg_765_reg[7]_0 [0]),
        .Q(trunc_ln472_reg_765[0]),
        .R(1'b0));
  FDRE \trunc_ln472_reg_765_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln472_reg_765_reg[7]_0 [1]),
        .Q(trunc_ln472_reg_765[1]),
        .R(1'b0));
  FDRE \trunc_ln472_reg_765_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln472_reg_765_reg[7]_0 [2]),
        .Q(trunc_ln472_reg_765[2]),
        .R(1'b0));
  FDRE \trunc_ln472_reg_765_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln472_reg_765_reg[7]_0 [3]),
        .Q(trunc_ln472_reg_765[3]),
        .R(1'b0));
  FDRE \trunc_ln472_reg_765_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln472_reg_765_reg[7]_0 [4]),
        .Q(trunc_ln472_reg_765[4]),
        .R(1'b0));
  FDRE \trunc_ln472_reg_765_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln472_reg_765_reg[7]_0 [5]),
        .Q(trunc_ln472_reg_765[5]),
        .R(1'b0));
  FDRE \trunc_ln472_reg_765_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln472_reg_765_reg[7]_0 [6]),
        .Q(trunc_ln472_reg_765[6]),
        .R(1'b0));
  FDRE \trunc_ln472_reg_765_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln472_reg_765_reg[7]_0 [7]),
        .Q(trunc_ln472_reg_765[7]),
        .R(1'b0));
  FDRE \trunc_ln475_reg_760_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln475_reg_760_reg[7]_0 [0]),
        .Q(trunc_ln475_reg_760[0]),
        .R(1'b0));
  FDRE \trunc_ln475_reg_760_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln475_reg_760_reg[7]_0 [1]),
        .Q(trunc_ln475_reg_760[1]),
        .R(1'b0));
  FDRE \trunc_ln475_reg_760_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln475_reg_760_reg[7]_0 [2]),
        .Q(trunc_ln475_reg_760[2]),
        .R(1'b0));
  FDRE \trunc_ln475_reg_760_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln475_reg_760_reg[7]_0 [3]),
        .Q(trunc_ln475_reg_760[3]),
        .R(1'b0));
  FDRE \trunc_ln475_reg_760_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln475_reg_760_reg[7]_0 [4]),
        .Q(trunc_ln475_reg_760[4]),
        .R(1'b0));
  FDRE \trunc_ln475_reg_760_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln475_reg_760_reg[7]_0 [5]),
        .Q(trunc_ln475_reg_760[5]),
        .R(1'b0));
  FDRE \trunc_ln475_reg_760_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln475_reg_760_reg[7]_0 [6]),
        .Q(trunc_ln475_reg_760[6]),
        .R(1'b0));
  FDRE \trunc_ln475_reg_760_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln475_reg_760_reg[7]_0 [7]),
        .Q(trunc_ln475_reg_760[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi
   (ap_enable_reg_pp0_iter1_reg_0,
    axi_last_reg_194,
    ap_enable_reg_pp0_iter1_reg_1,
    D,
    \ap_CS_fsm_reg[1] ,
    DI,
    icmp_ln106_fu_149_p2_carry__1_0,
    icmp_ln106_fu_149_p2_carry__2_0,
    icmp_ln106_fu_149_p2_carry__2_1,
    ap_loop_init_int_reg,
    ap_loop_init_int_reg_0,
    SS,
    ap_clk,
    ap_rst_n,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    \j_fu_72_reg[0]_0 ,
    Q,
    dst_1_data_empty_n,
    clear,
    CO,
    out,
    icmp_ln111_fu_161_p2_carry__1_0,
    icmp_ln111_1_fu_167_p2_carry_0,
    icmp_ln111_1_fu_167_p2_carry_1);
  output ap_enable_reg_pp0_iter1_reg_0;
  output axi_last_reg_194;
  output ap_enable_reg_pp0_iter1_reg_1;
  output [1:0]D;
  output \ap_CS_fsm_reg[1] ;
  input [1:0]DI;
  input [1:0]icmp_ln106_fu_149_p2_carry__1_0;
  input [3:0]icmp_ln106_fu_149_p2_carry__2_0;
  input [3:0]icmp_ln106_fu_149_p2_carry__2_1;
  input [3:0]ap_loop_init_int_reg;
  input [3:0]ap_loop_init_int_reg_0;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input \j_fu_72_reg[0]_0 ;
  input [1:0]Q;
  input dst_1_data_empty_n;
  input clear;
  input [0:0]CO;
  input [11:0]out;
  input [31:0]icmp_ln111_fu_161_p2_carry__1_0;
  input [11:0]icmp_ln111_1_fu_167_p2_carry_0;
  input [11:0]icmp_ln111_1_fu_167_p2_carry_1;

  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_9;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire [3:0]ap_loop_init_int_reg;
  wire [3:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire axi_last_reg_194;
  wire \axi_last_reg_194[0]_i_1_n_9 ;
  wire clear;
  wire dst_1_data_empty_n;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire icmp_ln106_fu_149_p2;
  wire icmp_ln106_fu_149_p2_carry__0_n_10;
  wire icmp_ln106_fu_149_p2_carry__0_n_11;
  wire icmp_ln106_fu_149_p2_carry__0_n_12;
  wire icmp_ln106_fu_149_p2_carry__0_n_9;
  wire [1:0]icmp_ln106_fu_149_p2_carry__1_0;
  wire icmp_ln106_fu_149_p2_carry__1_n_10;
  wire icmp_ln106_fu_149_p2_carry__1_n_11;
  wire icmp_ln106_fu_149_p2_carry__1_n_12;
  wire icmp_ln106_fu_149_p2_carry__1_n_9;
  wire [3:0]icmp_ln106_fu_149_p2_carry__2_0;
  wire [3:0]icmp_ln106_fu_149_p2_carry__2_1;
  wire icmp_ln106_fu_149_p2_carry__2_n_10;
  wire icmp_ln106_fu_149_p2_carry__2_n_11;
  wire icmp_ln106_fu_149_p2_carry__2_n_12;
  wire icmp_ln106_fu_149_p2_carry_n_10;
  wire icmp_ln106_fu_149_p2_carry_n_11;
  wire icmp_ln106_fu_149_p2_carry_n_12;
  wire icmp_ln106_fu_149_p2_carry_n_9;
  wire icmp_ln111_1_fu_167_p2;
  wire [11:0]icmp_ln111_1_fu_167_p2_carry_0;
  wire [11:0]icmp_ln111_1_fu_167_p2_carry_1;
  wire icmp_ln111_1_fu_167_p2_carry_i_1_n_9;
  wire icmp_ln111_1_fu_167_p2_carry_i_2_n_9;
  wire icmp_ln111_1_fu_167_p2_carry_i_3_n_9;
  wire icmp_ln111_1_fu_167_p2_carry_i_4_n_9;
  wire icmp_ln111_1_fu_167_p2_carry_n_10;
  wire icmp_ln111_1_fu_167_p2_carry_n_11;
  wire icmp_ln111_1_fu_167_p2_carry_n_12;
  wire icmp_ln111_fu_161_p2;
  wire icmp_ln111_fu_161_p2_carry__0_i_1_n_9;
  wire icmp_ln111_fu_161_p2_carry__0_i_2_n_9;
  wire icmp_ln111_fu_161_p2_carry__0_i_3_n_9;
  wire icmp_ln111_fu_161_p2_carry__0_i_4_n_9;
  wire icmp_ln111_fu_161_p2_carry__0_n_10;
  wire icmp_ln111_fu_161_p2_carry__0_n_11;
  wire icmp_ln111_fu_161_p2_carry__0_n_12;
  wire icmp_ln111_fu_161_p2_carry__0_n_9;
  wire [31:0]icmp_ln111_fu_161_p2_carry__1_0;
  wire icmp_ln111_fu_161_p2_carry__1_i_1_n_9;
  wire icmp_ln111_fu_161_p2_carry__1_i_2_n_9;
  wire icmp_ln111_fu_161_p2_carry__1_i_3_n_9;
  wire icmp_ln111_fu_161_p2_carry__1_n_11;
  wire icmp_ln111_fu_161_p2_carry__1_n_12;
  wire icmp_ln111_fu_161_p2_carry_n_10;
  wire icmp_ln111_fu_161_p2_carry_n_11;
  wire icmp_ln111_fu_161_p2_carry_n_12;
  wire icmp_ln111_fu_161_p2_carry_n_9;
  wire [11:0]j_2_fu_155_p2;
  wire j_fu_72;
  wire \j_fu_72_reg[0]_0 ;
  wire \j_fu_72_reg_n_9_[0] ;
  wire \j_fu_72_reg_n_9_[10] ;
  wire \j_fu_72_reg_n_9_[11] ;
  wire \j_fu_72_reg_n_9_[1] ;
  wire \j_fu_72_reg_n_9_[2] ;
  wire \j_fu_72_reg_n_9_[3] ;
  wire \j_fu_72_reg_n_9_[4] ;
  wire \j_fu_72_reg_n_9_[5] ;
  wire \j_fu_72_reg_n_9_[6] ;
  wire \j_fu_72_reg_n_9_[7] ;
  wire \j_fu_72_reg_n_9_[8] ;
  wire \j_fu_72_reg_n_9_[9] ;
  wire [11:0]out;
  wire [3:0]NLW_icmp_ln106_fu_149_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln106_fu_149_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln106_fu_149_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln106_fu_149_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln111_1_fu_167_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln111_fu_161_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln111_fu_161_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln111_fu_161_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln111_fu_161_p2_carry__1_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\j_fu_72_reg[0]_0 ),
        .I2(Q[1]),
        .I3(dst_1_data_empty_n),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT5 #(
    .INIT(32'h8C808080)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_rst_n),
        .I2(flow_control_loop_pipe_sequential_init_U_n_9),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(icmp_ln106_fu_149_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_9),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \axi_last_reg_194[0]_i_1 
       (.I0(icmp_ln111_fu_161_p2),
        .I1(icmp_ln111_1_fu_167_p2),
        .I2(icmp_ln106_fu_149_p2),
        .I3(flow_control_loop_pipe_sequential_init_U_n_9),
        .I4(axi_last_reg_194),
        .O(\axi_last_reg_194[0]_i_1_n_9 ));
  FDRE \axi_last_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_reg_194[0]_i_1_n_9 ),
        .Q(axi_last_reg_194),
        .R(1'b0));
  scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln106_fu_149_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_10),
        .SS(SS),
        .\ap_CS_fsm_reg[2] (CO),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_done_cache_reg_1(\j_fu_72_reg[0]_0 ),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_9),
        .ap_rst_n(ap_rst_n),
        .clear(clear),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}),
        .icmp_ln111_fu_161_p2_carry(icmp_ln111_fu_161_p2_carry__1_0[11:0]),
        .\j_fu_72_reg[11] (j_2_fu_155_p2),
        .\j_fu_72_reg[11]_0 ({\j_fu_72_reg_n_9_[11] ,\j_fu_72_reg_n_9_[10] ,\j_fu_72_reg_n_9_[9] ,\j_fu_72_reg_n_9_[8] ,\j_fu_72_reg_n_9_[7] ,\j_fu_72_reg_n_9_[6] ,\j_fu_72_reg_n_9_[5] ,\j_fu_72_reg_n_9_[4] ,\j_fu_72_reg_n_9_[3] ,\j_fu_72_reg_n_9_[2] ,\j_fu_72_reg_n_9_[1] ,\j_fu_72_reg_n_9_[0] }),
        .\j_fu_72_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}),
        .out(out),
        .\sub_reg_164_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}));
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_i_1
       (.I0(ap_done_reg1),
        .I1(CO),
        .I2(Q[0]),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln106_fu_149_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln106_fu_149_p2_carry_n_9,icmp_ln106_fu_149_p2_carry_n_10,icmp_ln106_fu_149_p2_carry_n_11,icmp_ln106_fu_149_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}),
        .O(NLW_icmp_ln106_fu_149_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln106_fu_149_p2_carry__0
       (.CI(icmp_ln106_fu_149_p2_carry_n_9),
        .CO({icmp_ln106_fu_149_p2_carry__0_n_9,icmp_ln106_fu_149_p2_carry__0_n_10,icmp_ln106_fu_149_p2_carry__0_n_11,icmp_ln106_fu_149_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({DI,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .O(NLW_icmp_ln106_fu_149_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln106_fu_149_p2_carry__1_0,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln106_fu_149_p2_carry__1
       (.CI(icmp_ln106_fu_149_p2_carry__0_n_9),
        .CO({icmp_ln106_fu_149_p2_carry__1_n_9,icmp_ln106_fu_149_p2_carry__1_n_10,icmp_ln106_fu_149_p2_carry__1_n_11,icmp_ln106_fu_149_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln106_fu_149_p2_carry__2_0),
        .O(NLW_icmp_ln106_fu_149_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln106_fu_149_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln106_fu_149_p2_carry__2
       (.CI(icmp_ln106_fu_149_p2_carry__1_n_9),
        .CO({icmp_ln106_fu_149_p2,icmp_ln106_fu_149_p2_carry__2_n_10,icmp_ln106_fu_149_p2_carry__2_n_11,icmp_ln106_fu_149_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI(ap_loop_init_int_reg),
        .O(NLW_icmp_ln106_fu_149_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(ap_loop_init_int_reg_0));
  CARRY4 icmp_ln111_1_fu_167_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln111_1_fu_167_p2,icmp_ln111_1_fu_167_p2_carry_n_10,icmp_ln111_1_fu_167_p2_carry_n_11,icmp_ln111_1_fu_167_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln111_1_fu_167_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln111_1_fu_167_p2_carry_i_1_n_9,icmp_ln111_1_fu_167_p2_carry_i_2_n_9,icmp_ln111_1_fu_167_p2_carry_i_3_n_9,icmp_ln111_1_fu_167_p2_carry_i_4_n_9}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln111_1_fu_167_p2_carry_i_1
       (.I0(icmp_ln111_1_fu_167_p2_carry_0[10]),
        .I1(icmp_ln111_1_fu_167_p2_carry_1[10]),
        .I2(icmp_ln111_1_fu_167_p2_carry_0[9]),
        .I3(icmp_ln111_1_fu_167_p2_carry_1[9]),
        .I4(icmp_ln111_1_fu_167_p2_carry_1[11]),
        .I5(icmp_ln111_1_fu_167_p2_carry_0[11]),
        .O(icmp_ln111_1_fu_167_p2_carry_i_1_n_9));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln111_1_fu_167_p2_carry_i_2
       (.I0(icmp_ln111_1_fu_167_p2_carry_0[6]),
        .I1(icmp_ln111_1_fu_167_p2_carry_1[6]),
        .I2(icmp_ln111_1_fu_167_p2_carry_0[7]),
        .I3(icmp_ln111_1_fu_167_p2_carry_1[7]),
        .I4(icmp_ln111_1_fu_167_p2_carry_1[8]),
        .I5(icmp_ln111_1_fu_167_p2_carry_0[8]),
        .O(icmp_ln111_1_fu_167_p2_carry_i_2_n_9));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln111_1_fu_167_p2_carry_i_3
       (.I0(icmp_ln111_1_fu_167_p2_carry_0[3]),
        .I1(icmp_ln111_1_fu_167_p2_carry_1[3]),
        .I2(icmp_ln111_1_fu_167_p2_carry_0[4]),
        .I3(icmp_ln111_1_fu_167_p2_carry_1[4]),
        .I4(icmp_ln111_1_fu_167_p2_carry_1[5]),
        .I5(icmp_ln111_1_fu_167_p2_carry_0[5]),
        .O(icmp_ln111_1_fu_167_p2_carry_i_3_n_9));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln111_1_fu_167_p2_carry_i_4
       (.I0(icmp_ln111_1_fu_167_p2_carry_0[0]),
        .I1(icmp_ln111_1_fu_167_p2_carry_1[0]),
        .I2(icmp_ln111_1_fu_167_p2_carry_0[1]),
        .I3(icmp_ln111_1_fu_167_p2_carry_1[1]),
        .I4(icmp_ln111_1_fu_167_p2_carry_1[2]),
        .I5(icmp_ln111_1_fu_167_p2_carry_0[2]),
        .O(icmp_ln111_1_fu_167_p2_carry_i_4_n_9));
  CARRY4 icmp_ln111_fu_161_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln111_fu_161_p2_carry_n_9,icmp_ln111_fu_161_p2_carry_n_10,icmp_ln111_fu_161_p2_carry_n_11,icmp_ln111_fu_161_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln111_fu_161_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}));
  CARRY4 icmp_ln111_fu_161_p2_carry__0
       (.CI(icmp_ln111_fu_161_p2_carry_n_9),
        .CO({icmp_ln111_fu_161_p2_carry__0_n_9,icmp_ln111_fu_161_p2_carry__0_n_10,icmp_ln111_fu_161_p2_carry__0_n_11,icmp_ln111_fu_161_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln111_fu_161_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln111_fu_161_p2_carry__0_i_1_n_9,icmp_ln111_fu_161_p2_carry__0_i_2_n_9,icmp_ln111_fu_161_p2_carry__0_i_3_n_9,icmp_ln111_fu_161_p2_carry__0_i_4_n_9}));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__0_i_1
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[22]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[21]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[23]),
        .O(icmp_ln111_fu_161_p2_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__0_i_2
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[19]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[18]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[20]),
        .O(icmp_ln111_fu_161_p2_carry__0_i_2_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__0_i_3
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[16]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[15]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[17]),
        .O(icmp_ln111_fu_161_p2_carry__0_i_3_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__0_i_4
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[13]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[12]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[14]),
        .O(icmp_ln111_fu_161_p2_carry__0_i_4_n_9));
  CARRY4 icmp_ln111_fu_161_p2_carry__1
       (.CI(icmp_ln111_fu_161_p2_carry__0_n_9),
        .CO({NLW_icmp_ln111_fu_161_p2_carry__1_CO_UNCONNECTED[3],icmp_ln111_fu_161_p2,icmp_ln111_fu_161_p2_carry__1_n_11,icmp_ln111_fu_161_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln111_fu_161_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln111_fu_161_p2_carry__1_i_1_n_9,icmp_ln111_fu_161_p2_carry__1_i_2_n_9,icmp_ln111_fu_161_p2_carry__1_i_3_n_9}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln111_fu_161_p2_carry__1_i_1
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[30]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[31]),
        .O(icmp_ln111_fu_161_p2_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__1_i_2
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[28]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[27]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[29]),
        .O(icmp_ln111_fu_161_p2_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__1_i_3
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[25]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[24]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[26]),
        .O(icmp_ln111_fu_161_p2_carry__1_i_3_n_9));
  LUT6 #(
    .INIT(64'hA222222200000000)) 
    \j_fu_72[11]_i_2 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\j_fu_72_reg[0]_0 ),
        .I3(Q[1]),
        .I4(dst_1_data_empty_n),
        .I5(icmp_ln106_fu_149_p2),
        .O(j_fu_72));
  FDRE \j_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[0]),
        .Q(\j_fu_72_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[10]),
        .Q(\j_fu_72_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[11]),
        .Q(\j_fu_72_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[1]),
        .Q(\j_fu_72_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[2]),
        .Q(\j_fu_72_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[3]),
        .Q(\j_fu_72_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[4]),
        .Q(\j_fu_72_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[5]),
        .Q(\j_fu_72_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[6]),
        .Q(\j_fu_72_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[7]),
        .Q(\j_fu_72_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[8]),
        .Q(\j_fu_72_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[9]),
        .Q(\j_fu_72_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xfMat2axis_8_0_2160_3840_1_s" *) 
module scharr_design_scharr_accel_0_0_scharr_accel_xfMat2axis_8_0_2160_3840_1_s
   (img_out_TREADY_int_regslice,
    ap_enable_reg_pp0_iter1,
    \B_V_data_1_state_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    E,
    \B_V_data_1_state_reg[0]_1 ,
    \B_V_data_1_state_reg[0]_2 ,
    empty_n_reg,
    empty_n_reg_0,
    \B_V_data_1_state_reg[0]_3 ,
    B_V_data_1_sel_wr01_out,
    \ap_CS_fsm_reg[2]_0 ,
    \i_fu_62_reg[11]_0 ,
    img_out_TLAST,
    img_out_TDATA,
    SS,
    ap_clk,
    DI,
    icmp_ln106_fu_149_p2_carry__1,
    icmp_ln106_fu_149_p2_carry__2,
    icmp_ln106_fu_149_p2_carry__2_0,
    ap_loop_init_int_reg,
    ap_loop_init_int_reg_0,
    D,
    out,
    S,
    \sub_reg_164_reg[8]_0 ,
    \sub_reg_164_reg[12]_0 ,
    \sub_reg_164_reg[16]_0 ,
    \sub_reg_164_reg[20]_0 ,
    \sub_reg_164_reg[24]_0 ,
    \sub_reg_164_reg[28]_0 ,
    \sub_reg_164_reg[31]_0 ,
    \sub13_reg_169_reg[0]_0 ,
    icmp_ln104_fu_131_p2_carry__0_0,
    \sub13_reg_169_reg[4]_0 ,
    \sub13_reg_169_reg[8]_0 ,
    \sub13_reg_169_reg[11]_0 ,
    icmp_ln104_fu_131_p2_carry__0_1,
    icmp_ln104_fu_131_p2_carry__1_0,
    icmp_ln104_fu_131_p2_carry__1_1,
    icmp_ln104_fu_131_p2_carry__2_0,
    icmp_ln104_fu_131_p2_carry__2_1,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    ap_rst_n,
    p_dst_rows_channel_empty_n,
    Q,
    in_mat_cols_c15_channel_empty_n,
    img_out_TREADY,
    dst_1_rows_channel_empty_n,
    push,
    dst_1_cols_channel_empty_n,
    push_0,
    dst_1_data_empty_n,
    \B_V_data_1_payload_B_reg[7] );
  output img_out_TREADY_int_regslice;
  output ap_enable_reg_pp0_iter1;
  output \B_V_data_1_state_reg[0] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output [0:0]E;
  output \B_V_data_1_state_reg[0]_1 ;
  output [0:0]\B_V_data_1_state_reg[0]_2 ;
  output empty_n_reg;
  output empty_n_reg_0;
  output \B_V_data_1_state_reg[0]_3 ;
  output B_V_data_1_sel_wr01_out;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [11:0]\i_fu_62_reg[11]_0 ;
  output [0:0]img_out_TLAST;
  output [7:0]img_out_TDATA;
  input [0:0]SS;
  input ap_clk;
  input [1:0]DI;
  input [1:0]icmp_ln106_fu_149_p2_carry__1;
  input [3:0]icmp_ln106_fu_149_p2_carry__2;
  input [3:0]icmp_ln106_fu_149_p2_carry__2_0;
  input [3:0]ap_loop_init_int_reg;
  input [3:0]ap_loop_init_int_reg_0;
  input [0:0]D;
  input [30:0]out;
  input [3:0]S;
  input [3:0]\sub_reg_164_reg[8]_0 ;
  input [3:0]\sub_reg_164_reg[12]_0 ;
  input [3:0]\sub_reg_164_reg[16]_0 ;
  input [3:0]\sub_reg_164_reg[20]_0 ;
  input [3:0]\sub_reg_164_reg[24]_0 ;
  input [3:0]\sub_reg_164_reg[28]_0 ;
  input [2:0]\sub_reg_164_reg[31]_0 ;
  input [0:0]\sub13_reg_169_reg[0]_0 ;
  input [11:0]icmp_ln104_fu_131_p2_carry__0_0;
  input [3:0]\sub13_reg_169_reg[4]_0 ;
  input [3:0]\sub13_reg_169_reg[8]_0 ;
  input [2:0]\sub13_reg_169_reg[11]_0 ;
  input [3:0]icmp_ln104_fu_131_p2_carry__0_1;
  input [3:0]icmp_ln104_fu_131_p2_carry__1_0;
  input [1:0]icmp_ln104_fu_131_p2_carry__1_1;
  input [3:0]icmp_ln104_fu_131_p2_carry__2_0;
  input [3:0]icmp_ln104_fu_131_p2_carry__2_1;
  input [3:0]\ap_CS_fsm_reg[3]_0 ;
  input [3:0]\ap_CS_fsm_reg[3]_1 ;
  input ap_rst_n;
  input p_dst_rows_channel_empty_n;
  input [0:0]Q;
  input in_mat_cols_c15_channel_empty_n;
  input img_out_TREADY;
  input dst_1_rows_channel_empty_n;
  input push;
  input dst_1_cols_channel_empty_n;
  input push_0;
  input dst_1_data_empty_n;
  input [7:0]\B_V_data_1_payload_B_reg[7] ;

  wire [7:0]\B_V_data_1_payload_B_reg[7] ;
  wire B_V_data_1_sel_wr01_out;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire [0:0]\B_V_data_1_state_reg[0]_2 ;
  wire \B_V_data_1_state_reg[0]_3 ;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [3:0]\ap_CS_fsm_reg[3]_0 ;
  wire [3:0]\ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [3:0]ap_loop_init_int_reg;
  wire [3:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire axi_last_reg_194;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_data_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_n_14;
  wire [11:0]i_1_reg_174;
  wire \i_fu_62[0]_i_3_n_9 ;
  wire \i_fu_62_reg[0]_i_2_n_10 ;
  wire \i_fu_62_reg[0]_i_2_n_11 ;
  wire \i_fu_62_reg[0]_i_2_n_12 ;
  wire \i_fu_62_reg[0]_i_2_n_13 ;
  wire \i_fu_62_reg[0]_i_2_n_14 ;
  wire \i_fu_62_reg[0]_i_2_n_15 ;
  wire \i_fu_62_reg[0]_i_2_n_16 ;
  wire \i_fu_62_reg[0]_i_2_n_9 ;
  wire [11:0]\i_fu_62_reg[11]_0 ;
  wire \i_fu_62_reg[4]_i_1_n_10 ;
  wire \i_fu_62_reg[4]_i_1_n_11 ;
  wire \i_fu_62_reg[4]_i_1_n_12 ;
  wire \i_fu_62_reg[4]_i_1_n_13 ;
  wire \i_fu_62_reg[4]_i_1_n_14 ;
  wire \i_fu_62_reg[4]_i_1_n_15 ;
  wire \i_fu_62_reg[4]_i_1_n_16 ;
  wire \i_fu_62_reg[4]_i_1_n_9 ;
  wire \i_fu_62_reg[8]_i_1_n_10 ;
  wire \i_fu_62_reg[8]_i_1_n_11 ;
  wire \i_fu_62_reg[8]_i_1_n_12 ;
  wire \i_fu_62_reg[8]_i_1_n_13 ;
  wire \i_fu_62_reg[8]_i_1_n_14 ;
  wire \i_fu_62_reg[8]_i_1_n_15 ;
  wire \i_fu_62_reg[8]_i_1_n_16 ;
  wire icmp_ln104_fu_131_p2;
  wire [11:0]icmp_ln104_fu_131_p2_carry__0_0;
  wire [3:0]icmp_ln104_fu_131_p2_carry__0_1;
  wire icmp_ln104_fu_131_p2_carry__0_i_7_n_9;
  wire icmp_ln104_fu_131_p2_carry__0_i_8_n_9;
  wire icmp_ln104_fu_131_p2_carry__0_n_10;
  wire icmp_ln104_fu_131_p2_carry__0_n_11;
  wire icmp_ln104_fu_131_p2_carry__0_n_12;
  wire icmp_ln104_fu_131_p2_carry__0_n_9;
  wire [3:0]icmp_ln104_fu_131_p2_carry__1_0;
  wire [1:0]icmp_ln104_fu_131_p2_carry__1_1;
  wire icmp_ln104_fu_131_p2_carry__1_n_10;
  wire icmp_ln104_fu_131_p2_carry__1_n_11;
  wire icmp_ln104_fu_131_p2_carry__1_n_12;
  wire icmp_ln104_fu_131_p2_carry__1_n_9;
  wire [3:0]icmp_ln104_fu_131_p2_carry__2_0;
  wire [3:0]icmp_ln104_fu_131_p2_carry__2_1;
  wire icmp_ln104_fu_131_p2_carry__2_n_10;
  wire icmp_ln104_fu_131_p2_carry__2_n_11;
  wire icmp_ln104_fu_131_p2_carry__2_n_12;
  wire icmp_ln104_fu_131_p2_carry_i_5_n_9;
  wire icmp_ln104_fu_131_p2_carry_i_6_n_9;
  wire icmp_ln104_fu_131_p2_carry_i_7_n_9;
  wire icmp_ln104_fu_131_p2_carry_i_8_n_9;
  wire icmp_ln104_fu_131_p2_carry_n_10;
  wire icmp_ln104_fu_131_p2_carry_n_11;
  wire icmp_ln104_fu_131_p2_carry_n_12;
  wire icmp_ln104_fu_131_p2_carry_n_9;
  wire [1:0]icmp_ln106_fu_149_p2_carry__1;
  wire [3:0]icmp_ln106_fu_149_p2_carry__2;
  wire [3:0]icmp_ln106_fu_149_p2_carry__2_0;
  wire [7:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire in_mat_cols_c15_channel_empty_n;
  wire [30:0]out;
  wire p_dst_rows_channel_empty_n;
  wire push;
  wire push_0;
  wire [11:1]sub13_fu_112_p2;
  wire sub13_fu_112_p2_carry__0_n_10;
  wire sub13_fu_112_p2_carry__0_n_11;
  wire sub13_fu_112_p2_carry__0_n_12;
  wire sub13_fu_112_p2_carry__0_n_9;
  wire sub13_fu_112_p2_carry__1_n_11;
  wire sub13_fu_112_p2_carry__1_n_12;
  wire sub13_fu_112_p2_carry_n_10;
  wire sub13_fu_112_p2_carry_n_11;
  wire sub13_fu_112_p2_carry_n_12;
  wire sub13_fu_112_p2_carry_n_9;
  wire [11:0]sub13_reg_169;
  wire [0:0]\sub13_reg_169_reg[0]_0 ;
  wire [2:0]\sub13_reg_169_reg[11]_0 ;
  wire [3:0]\sub13_reg_169_reg[4]_0 ;
  wire [3:0]\sub13_reg_169_reg[8]_0 ;
  wire [31:1]sub_fu_106_p2;
  wire sub_fu_106_p2_carry__0_n_10;
  wire sub_fu_106_p2_carry__0_n_11;
  wire sub_fu_106_p2_carry__0_n_12;
  wire sub_fu_106_p2_carry__0_n_9;
  wire sub_fu_106_p2_carry__1_n_10;
  wire sub_fu_106_p2_carry__1_n_11;
  wire sub_fu_106_p2_carry__1_n_12;
  wire sub_fu_106_p2_carry__1_n_9;
  wire sub_fu_106_p2_carry__2_n_10;
  wire sub_fu_106_p2_carry__2_n_11;
  wire sub_fu_106_p2_carry__2_n_12;
  wire sub_fu_106_p2_carry__2_n_9;
  wire sub_fu_106_p2_carry__3_n_10;
  wire sub_fu_106_p2_carry__3_n_11;
  wire sub_fu_106_p2_carry__3_n_12;
  wire sub_fu_106_p2_carry__3_n_9;
  wire sub_fu_106_p2_carry__4_n_10;
  wire sub_fu_106_p2_carry__4_n_11;
  wire sub_fu_106_p2_carry__4_n_12;
  wire sub_fu_106_p2_carry__4_n_9;
  wire sub_fu_106_p2_carry__5_n_10;
  wire sub_fu_106_p2_carry__5_n_11;
  wire sub_fu_106_p2_carry__5_n_12;
  wire sub_fu_106_p2_carry__5_n_9;
  wire sub_fu_106_p2_carry__6_n_11;
  wire sub_fu_106_p2_carry__6_n_12;
  wire sub_fu_106_p2_carry_n_10;
  wire sub_fu_106_p2_carry_n_11;
  wire sub_fu_106_p2_carry_n_12;
  wire sub_fu_106_p2_carry_n_9;
  wire [31:0]sub_reg_164;
  wire [3:0]\sub_reg_164_reg[12]_0 ;
  wire [3:0]\sub_reg_164_reg[16]_0 ;
  wire [3:0]\sub_reg_164_reg[20]_0 ;
  wire [3:0]\sub_reg_164_reg[24]_0 ;
  wire [3:0]\sub_reg_164_reg[28]_0 ;
  wire [2:0]\sub_reg_164_reg[31]_0 ;
  wire [3:0]\sub_reg_164_reg[8]_0 ;
  wire [3:3]\NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln104_fu_131_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln104_fu_131_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln104_fu_131_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln104_fu_131_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_sub13_fu_112_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_sub13_fu_112_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_sub_fu_106_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_sub_fu_106_p2_carry__6_O_UNCONNECTED;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  scharr_design_scharr_accel_0_0_scharr_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78
       (.CO(icmp_ln104_fu_131_p2),
        .D(ap_NS_fsm[2:1]),
        .DI(DI),
        .Q({\ap_CS_fsm_reg[2]_0 ,ap_CS_fsm_state2}),
        .SS(SS),
        .\ap_CS_fsm_reg[1] (grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_n_14),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_1(B_V_data_1_sel_wr01_out),
        .ap_loop_init_int_reg(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg_0),
        .ap_rst_n(ap_rst_n),
        .axi_last_reg_194(axi_last_reg_194),
        .clear(ap_NS_fsm12_out),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .icmp_ln106_fu_149_p2_carry__1_0(icmp_ln106_fu_149_p2_carry__1),
        .icmp_ln106_fu_149_p2_carry__2_0(icmp_ln106_fu_149_p2_carry__2),
        .icmp_ln106_fu_149_p2_carry__2_1(icmp_ln106_fu_149_p2_carry__2_0),
        .icmp_ln111_1_fu_167_p2_carry_0(i_1_reg_174),
        .icmp_ln111_1_fu_167_p2_carry_1(sub13_reg_169),
        .icmp_ln111_fu_161_p2_carry__1_0(sub_reg_164),
        .\j_fu_72_reg[0]_0 (img_out_TREADY_int_regslice),
        .out(out[11:0]));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_n_14),
        .Q(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .R(SS));
  FDRE \i_1_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [0]),
        .Q(i_1_reg_174[0]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [10]),
        .Q(i_1_reg_174[10]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [11]),
        .Q(i_1_reg_174[11]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [1]),
        .Q(i_1_reg_174[1]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [2]),
        .Q(i_1_reg_174[2]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [3]),
        .Q(i_1_reg_174[3]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [4]),
        .Q(i_1_reg_174[4]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [5]),
        .Q(i_1_reg_174[5]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [6]),
        .Q(i_1_reg_174[6]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [7]),
        .Q(i_1_reg_174[7]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [8]),
        .Q(i_1_reg_174[8]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [9]),
        .Q(i_1_reg_174[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_62[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln104_fu_131_p2),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_62[0]_i_3 
       (.I0(\i_fu_62_reg[11]_0 [0]),
        .O(\i_fu_62[0]_i_3_n_9 ));
  FDRE \i_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[0]_i_2_n_16 ),
        .Q(\i_fu_62_reg[11]_0 [0]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_62_reg[0]_i_2_n_9 ,\i_fu_62_reg[0]_i_2_n_10 ,\i_fu_62_reg[0]_i_2_n_11 ,\i_fu_62_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_62_reg[0]_i_2_n_13 ,\i_fu_62_reg[0]_i_2_n_14 ,\i_fu_62_reg[0]_i_2_n_15 ,\i_fu_62_reg[0]_i_2_n_16 }),
        .S({\i_fu_62_reg[11]_0 [3:1],\i_fu_62[0]_i_3_n_9 }));
  FDRE \i_fu_62_reg[10] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[8]_i_1_n_14 ),
        .Q(\i_fu_62_reg[11]_0 [10]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[11] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[8]_i_1_n_13 ),
        .Q(\i_fu_62_reg[11]_0 [11]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[0]_i_2_n_15 ),
        .Q(\i_fu_62_reg[11]_0 [1]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[0]_i_2_n_14 ),
        .Q(\i_fu_62_reg[11]_0 [2]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[0]_i_2_n_13 ),
        .Q(\i_fu_62_reg[11]_0 [3]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[4]_i_1_n_16 ),
        .Q(\i_fu_62_reg[11]_0 [4]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[4]_i_1 
       (.CI(\i_fu_62_reg[0]_i_2_n_9 ),
        .CO({\i_fu_62_reg[4]_i_1_n_9 ,\i_fu_62_reg[4]_i_1_n_10 ,\i_fu_62_reg[4]_i_1_n_11 ,\i_fu_62_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_62_reg[4]_i_1_n_13 ,\i_fu_62_reg[4]_i_1_n_14 ,\i_fu_62_reg[4]_i_1_n_15 ,\i_fu_62_reg[4]_i_1_n_16 }),
        .S(\i_fu_62_reg[11]_0 [7:4]));
  FDRE \i_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[4]_i_1_n_15 ),
        .Q(\i_fu_62_reg[11]_0 [5]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[4]_i_1_n_14 ),
        .Q(\i_fu_62_reg[11]_0 [6]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[4]_i_1_n_13 ),
        .Q(\i_fu_62_reg[11]_0 [7]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[8] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[8]_i_1_n_16 ),
        .Q(\i_fu_62_reg[11]_0 [8]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[8]_i_1 
       (.CI(\i_fu_62_reg[4]_i_1_n_9 ),
        .CO({\NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_62_reg[8]_i_1_n_10 ,\i_fu_62_reg[8]_i_1_n_11 ,\i_fu_62_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_62_reg[8]_i_1_n_13 ,\i_fu_62_reg[8]_i_1_n_14 ,\i_fu_62_reg[8]_i_1_n_15 ,\i_fu_62_reg[8]_i_1_n_16 }),
        .S(\i_fu_62_reg[11]_0 [11:8]));
  FDRE \i_fu_62_reg[9] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[8]_i_1_n_15 ),
        .Q(\i_fu_62_reg[11]_0 [9]),
        .R(ap_NS_fsm12_out));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln104_fu_131_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln104_fu_131_p2_carry_n_9,icmp_ln104_fu_131_p2_carry_n_10,icmp_ln104_fu_131_p2_carry_n_11,icmp_ln104_fu_131_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln104_fu_131_p2_carry__0_1),
        .O(NLW_icmp_ln104_fu_131_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln104_fu_131_p2_carry_i_5_n_9,icmp_ln104_fu_131_p2_carry_i_6_n_9,icmp_ln104_fu_131_p2_carry_i_7_n_9,icmp_ln104_fu_131_p2_carry_i_8_n_9}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln104_fu_131_p2_carry__0
       (.CI(icmp_ln104_fu_131_p2_carry_n_9),
        .CO({icmp_ln104_fu_131_p2_carry__0_n_9,icmp_ln104_fu_131_p2_carry__0_n_10,icmp_ln104_fu_131_p2_carry__0_n_11,icmp_ln104_fu_131_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln104_fu_131_p2_carry__1_0),
        .O(NLW_icmp_ln104_fu_131_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln104_fu_131_p2_carry__1_1,icmp_ln104_fu_131_p2_carry__0_i_7_n_9,icmp_ln104_fu_131_p2_carry__0_i_8_n_9}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln104_fu_131_p2_carry__0_i_7
       (.I0(\i_fu_62_reg[11]_0 [11]),
        .I1(icmp_ln104_fu_131_p2_carry__0_0[11]),
        .I2(\i_fu_62_reg[11]_0 [10]),
        .I3(icmp_ln104_fu_131_p2_carry__0_0[10]),
        .O(icmp_ln104_fu_131_p2_carry__0_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln104_fu_131_p2_carry__0_i_8
       (.I0(\i_fu_62_reg[11]_0 [9]),
        .I1(icmp_ln104_fu_131_p2_carry__0_0[9]),
        .I2(\i_fu_62_reg[11]_0 [8]),
        .I3(icmp_ln104_fu_131_p2_carry__0_0[8]),
        .O(icmp_ln104_fu_131_p2_carry__0_i_8_n_9));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln104_fu_131_p2_carry__1
       (.CI(icmp_ln104_fu_131_p2_carry__0_n_9),
        .CO({icmp_ln104_fu_131_p2_carry__1_n_9,icmp_ln104_fu_131_p2_carry__1_n_10,icmp_ln104_fu_131_p2_carry__1_n_11,icmp_ln104_fu_131_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln104_fu_131_p2_carry__2_0),
        .O(NLW_icmp_ln104_fu_131_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln104_fu_131_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln104_fu_131_p2_carry__2
       (.CI(icmp_ln104_fu_131_p2_carry__1_n_9),
        .CO({icmp_ln104_fu_131_p2,icmp_ln104_fu_131_p2_carry__2_n_10,icmp_ln104_fu_131_p2_carry__2_n_11,icmp_ln104_fu_131_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI(\ap_CS_fsm_reg[3]_0 ),
        .O(NLW_icmp_ln104_fu_131_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\ap_CS_fsm_reg[3]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln104_fu_131_p2_carry_i_5
       (.I0(\i_fu_62_reg[11]_0 [7]),
        .I1(icmp_ln104_fu_131_p2_carry__0_0[7]),
        .I2(\i_fu_62_reg[11]_0 [6]),
        .I3(icmp_ln104_fu_131_p2_carry__0_0[6]),
        .O(icmp_ln104_fu_131_p2_carry_i_5_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln104_fu_131_p2_carry_i_6
       (.I0(\i_fu_62_reg[11]_0 [5]),
        .I1(icmp_ln104_fu_131_p2_carry__0_0[5]),
        .I2(\i_fu_62_reg[11]_0 [4]),
        .I3(icmp_ln104_fu_131_p2_carry__0_0[4]),
        .O(icmp_ln104_fu_131_p2_carry_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln104_fu_131_p2_carry_i_7
       (.I0(\i_fu_62_reg[11]_0 [3]),
        .I1(icmp_ln104_fu_131_p2_carry__0_0[3]),
        .I2(\i_fu_62_reg[11]_0 [2]),
        .I3(icmp_ln104_fu_131_p2_carry__0_0[2]),
        .O(icmp_ln104_fu_131_p2_carry_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln104_fu_131_p2_carry_i_8
       (.I0(\i_fu_62_reg[11]_0 [1]),
        .I1(icmp_ln104_fu_131_p2_carry__0_0[1]),
        .I2(\i_fu_62_reg[11]_0 [0]),
        .I3(icmp_ln104_fu_131_p2_carry__0_0[0]),
        .O(icmp_ln104_fu_131_p2_carry_i_8_n_9));
  LUT4 #(
    .INIT(16'hFFDF)) 
    int_ap_idle_i_4
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(p_dst_rows_channel_empty_n),
        .I2(Q),
        .I3(in_mat_cols_c15_channel_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  scharr_design_scharr_accel_0_0_scharr_accel_regslice_both__parameterized2 regslice_both_img_out_V_data_V_U
       (.\B_V_data_1_payload_B_reg[7]_0 (\B_V_data_1_payload_B_reg[7] ),
        .B_V_data_1_sel_wr_reg_0(ap_enable_reg_pp0_iter1),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[0]_1 (\B_V_data_1_state_reg[0]_0 ),
        .\B_V_data_1_state_reg[0]_2 (\B_V_data_1_state_reg[0]_1 ),
        .\B_V_data_1_state_reg[0]_3 (\B_V_data_1_state_reg[0]_2 ),
        .\B_V_data_1_state_reg[0]_4 (\B_V_data_1_state_reg[0]_3 ),
        .\B_V_data_1_state_reg[0]_5 (B_V_data_1_sel_wr01_out),
        .\B_V_data_1_state_reg[1]_0 (img_out_TREADY_int_regslice),
        .CO(icmp_ln104_fu_131_p2),
        .D({ap_NS_fsm[3],ap_NS_fsm[0]}),
        .E(E),
        .Q({ap_CS_fsm_state4,\ap_CS_fsm_reg[2]_0 ,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_9_[0] }),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TREADY(img_out_TREADY),
        .push(push),
        .push_0(push_0));
  scharr_design_scharr_accel_0_0_scharr_accel_regslice_both__parameterized1 regslice_both_img_out_V_last_V_U
       (.\B_V_data_1_state_reg[1]_0 (B_V_data_1_sel_wr01_out),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .axi_last_reg_194(axi_last_reg_194),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_fu_112_p2_carry
       (.CI(1'b0),
        .CO({sub13_fu_112_p2_carry_n_9,sub13_fu_112_p2_carry_n_10,sub13_fu_112_p2_carry_n_11,sub13_fu_112_p2_carry_n_12}),
        .CYINIT(icmp_ln104_fu_131_p2_carry__0_0[0]),
        .DI(icmp_ln104_fu_131_p2_carry__0_0[4:1]),
        .O(sub13_fu_112_p2[4:1]),
        .S(\sub13_reg_169_reg[4]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_fu_112_p2_carry__0
       (.CI(sub13_fu_112_p2_carry_n_9),
        .CO({sub13_fu_112_p2_carry__0_n_9,sub13_fu_112_p2_carry__0_n_10,sub13_fu_112_p2_carry__0_n_11,sub13_fu_112_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln104_fu_131_p2_carry__0_0[8:5]),
        .O(sub13_fu_112_p2[8:5]),
        .S(\sub13_reg_169_reg[8]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_fu_112_p2_carry__1
       (.CI(sub13_fu_112_p2_carry__0_n_9),
        .CO({NLW_sub13_fu_112_p2_carry__1_CO_UNCONNECTED[3:2],sub13_fu_112_p2_carry__1_n_11,sub13_fu_112_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln104_fu_131_p2_carry__0_0[10:9]}),
        .O({NLW_sub13_fu_112_p2_carry__1_O_UNCONNECTED[3],sub13_fu_112_p2[11:9]}),
        .S({1'b0,\sub13_reg_169_reg[11]_0 }));
  FDRE \sub13_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[0]_0 ),
        .Q(sub13_reg_169[0]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[10]),
        .Q(sub13_reg_169[10]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[11]),
        .Q(sub13_reg_169[11]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[1]),
        .Q(sub13_reg_169[1]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[2]),
        .Q(sub13_reg_169[2]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[3]),
        .Q(sub13_reg_169[3]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[4]),
        .Q(sub13_reg_169[4]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[5]),
        .Q(sub13_reg_169[5]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[6]),
        .Q(sub13_reg_169[6]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[7]),
        .Q(sub13_reg_169[7]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[8]),
        .Q(sub13_reg_169[8]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[9]),
        .Q(sub13_reg_169[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_106_p2_carry
       (.CI(1'b0),
        .CO({sub_fu_106_p2_carry_n_9,sub_fu_106_p2_carry_n_10,sub_fu_106_p2_carry_n_11,sub_fu_106_p2_carry_n_12}),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(sub_fu_106_p2[4:1]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_106_p2_carry__0
       (.CI(sub_fu_106_p2_carry_n_9),
        .CO({sub_fu_106_p2_carry__0_n_9,sub_fu_106_p2_carry__0_n_10,sub_fu_106_p2_carry__0_n_11,sub_fu_106_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(sub_fu_106_p2[8:5]),
        .S(\sub_reg_164_reg[8]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_106_p2_carry__1
       (.CI(sub_fu_106_p2_carry__0_n_9),
        .CO({sub_fu_106_p2_carry__1_n_9,sub_fu_106_p2_carry__1_n_10,sub_fu_106_p2_carry__1_n_11,sub_fu_106_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI(out[12:9]),
        .O(sub_fu_106_p2[12:9]),
        .S(\sub_reg_164_reg[12]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_106_p2_carry__2
       (.CI(sub_fu_106_p2_carry__1_n_9),
        .CO({sub_fu_106_p2_carry__2_n_9,sub_fu_106_p2_carry__2_n_10,sub_fu_106_p2_carry__2_n_11,sub_fu_106_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI(out[16:13]),
        .O(sub_fu_106_p2[16:13]),
        .S(\sub_reg_164_reg[16]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_106_p2_carry__3
       (.CI(sub_fu_106_p2_carry__2_n_9),
        .CO({sub_fu_106_p2_carry__3_n_9,sub_fu_106_p2_carry__3_n_10,sub_fu_106_p2_carry__3_n_11,sub_fu_106_p2_carry__3_n_12}),
        .CYINIT(1'b0),
        .DI(out[20:17]),
        .O(sub_fu_106_p2[20:17]),
        .S(\sub_reg_164_reg[20]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_106_p2_carry__4
       (.CI(sub_fu_106_p2_carry__3_n_9),
        .CO({sub_fu_106_p2_carry__4_n_9,sub_fu_106_p2_carry__4_n_10,sub_fu_106_p2_carry__4_n_11,sub_fu_106_p2_carry__4_n_12}),
        .CYINIT(1'b0),
        .DI(out[24:21]),
        .O(sub_fu_106_p2[24:21]),
        .S(\sub_reg_164_reg[24]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_106_p2_carry__5
       (.CI(sub_fu_106_p2_carry__4_n_9),
        .CO({sub_fu_106_p2_carry__5_n_9,sub_fu_106_p2_carry__5_n_10,sub_fu_106_p2_carry__5_n_11,sub_fu_106_p2_carry__5_n_12}),
        .CYINIT(1'b0),
        .DI(out[28:25]),
        .O(sub_fu_106_p2[28:25]),
        .S(\sub_reg_164_reg[28]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_106_p2_carry__6
       (.CI(sub_fu_106_p2_carry__5_n_9),
        .CO({NLW_sub_fu_106_p2_carry__6_CO_UNCONNECTED[3:2],sub_fu_106_p2_carry__6_n_11,sub_fu_106_p2_carry__6_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out[30:29]}),
        .O({NLW_sub_fu_106_p2_carry__6_O_UNCONNECTED[3],sub_fu_106_p2[31:29]}),
        .S({1'b0,\sub_reg_164_reg[31]_0 }));
  LUT3 #(
    .INIT(8'h80)) 
    \sub_reg_164[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(dst_1_cols_channel_empty_n),
        .I2(dst_1_rows_channel_empty_n),
        .O(ap_NS_fsm12_out));
  FDRE \sub_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D),
        .Q(sub_reg_164[0]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[10]),
        .Q(sub_reg_164[10]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[11]),
        .Q(sub_reg_164[11]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[12]),
        .Q(sub_reg_164[12]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[13]),
        .Q(sub_reg_164[13]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[14]),
        .Q(sub_reg_164[14]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[15]),
        .Q(sub_reg_164[15]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[16]),
        .Q(sub_reg_164[16]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[17]),
        .Q(sub_reg_164[17]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[18]),
        .Q(sub_reg_164[18]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[19]),
        .Q(sub_reg_164[19]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[1]),
        .Q(sub_reg_164[1]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[20]),
        .Q(sub_reg_164[20]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[21]),
        .Q(sub_reg_164[21]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[22]),
        .Q(sub_reg_164[22]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[23]),
        .Q(sub_reg_164[23]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[24]),
        .Q(sub_reg_164[24]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[25]),
        .Q(sub_reg_164[25]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[26]),
        .Q(sub_reg_164[26]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[27]),
        .Q(sub_reg_164[27]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[28]),
        .Q(sub_reg_164[28]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[29]),
        .Q(sub_reg_164[29]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[2]),
        .Q(sub_reg_164[2]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[30]),
        .Q(sub_reg_164[30]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[31]),
        .Q(sub_reg_164[31]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[3]),
        .Q(sub_reg_164[3]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[4]),
        .Q(sub_reg_164[4]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[5]),
        .Q(sub_reg_164[5]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[6]),
        .Q(sub_reg_164[6]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[7]),
        .Q(sub_reg_164[7]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[8]),
        .Q(sub_reg_164[8]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[9]),
        .Q(sub_reg_164[9]),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
P3MpRSaIJweabAL+7u+Fz7xhZbloIYwgBSk7v0HeDosX5tbm5oTeHFTHumZ+GbN8p1+IgWo0UThp
WdTtaXunP+zbvmkc4vIj2gcO2CNpo8cePcGSYhYd6XK62oY/3ZJACaoEWhFgsIZiQxS0L4IgYkVW
dr8Pe59bXFPXbgvbMYE=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
vzSFjgaZN+/0dcoOUPyaPxjX2dO9UeXzB7wMdKSC08TfCClOqQo+cYSn6RjlMfeQHjy87StG6fKn
vbNQ38X75aZEMH53zj79492fgPf1U1ekebBeiWc7Hz/MpY8gcgk3zPbd74F/iiqd74KdyuiDCG1f
pLLwhPOjW2vL4wbrk3lYzSPETriQBkEEmZamaryZaWyC3W/d1z/jcIr+le2bHSdSmEJcpOz1SQNI
xJeu7HwVfN0XyvfCcoVG4JSwv1nBrC5JfjmO/mElHKkwXC+RS8MvkIKoTAoggz3Tz+NtC+UKwvEv
Aq7K0MiZk5QWeRCbFlEwNT8OxuS1ENcrV/aMDQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
jlgKPqWPbSNipbOPn8lu/KaHftQgf03S+T8cHGgkncOebH1PsFpwrLodQ7eFAjHDgwwOZyyVwZNJ
MPfD296myhQihNCReBBguV+XkVfxxwbT7EmscuyetqKsGGrZTxIrOw/LRuc568zgr8YWfceFivHq
9ianEmBmw2+mlQ9EII0=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
YwUhyV17kwZLuXGky8ffva578ls6MMeDHpamuxROJ+FI5k7tyHm0jX30oRMaPwCW0ysjeztMa6HG
HNUTa9JjxgskazHcH0Sz8ufGGwkf8i2FaI/JQk3AHFysF8C1mvzLWywk/Gp+uqpHyT51euKqW6Pd
XcMAe2U7iBv7cSu/Fsyx8sQvyvO5Kz6PI3/wWWtQwszG5T0bCpkeMPaJy8Bhl/EOcgzQhthJbK0D
jC8DKixtC3wdfz1r/6/RqyJY4MMrP4weX02A4l2fdE55lWxK7nReMoC1QjcPIzQ+EVubUA2r+eWO
yW/gjq4T9QZFsKdyKe247ytZj3cVMsX13iyObg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
d9LQIZLZiqCzsAdbgc3q70D6JAx3iFNU4XAPi3DoZgcEy7hy/57Nz0AeRaiLGkM1cyMlFqegAjdj
ZxRZKJFB1msP0D9d9A+akrHfR4d3+ocVPm/YxkIeAlXlRA8Exd8AQL6ZbY6whZ/qD6RtsB1Vc0Fg
3v55FLuhAFFShIvElH5+mgNY08JfpU0HThTBpvgnqgQqQC3YgZsR8c0XUQ1oa91GoftGRrVJaaRZ
/m4RYVc3UVoPfrn33bGARL8LJfVuYoj6CU7cjmJgtwr2gtyRpA8S75acr0+fEhdGAAoYtibbPXqS
YeMoFZ1vLBypegYgQ4Gwis6YGmOQf5xA0EWzIA==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Dgmm86sWBI+qtVERbgOk8gfAmyW8D0wmNQbWgbih26pyAC5N0CC7tdJGkULnoeXp8N+ku0A5KnYU
wjWFW121G5BitiFm48r+mOd9/YeCLlvnasw3rSEqORiiPPtOIdkE7tzjrZCCy2bbpK26+rTeKa3P
7CFoFEELVlx6ChEQ2xofthHTJQNLLPhReR9ofyGWgkJ1/m00TXDbTsejQ54zfJEMwL1QtP+kBmVF
pcegNtHoDGBlQ1sIqaQjt+5XF19nbu1QJr1sZO3wuA+i1oKnoGNclHBfeVwPSVEkHJ1w8HiJwXAZ
8AX13+9XMnLyh+FmXL+/pj0fS/H/h5/vZBExbw==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
VwxbY89a7QOZebPMPVuxbaX3AV7xdxnnz5RfSZX+b2jv1+nSNFBNUtQSsCXIxllsIVFomp58uZN4
l+vIc5DV/BbDuyIK1L1PvinS9JUW9frcwroJiZaN0az23iTtiPY4KsG0ytwBN7luDm8fVO+6AD+E
k/ikBIcJWYs87UQQ+d+uN6G12Yo5HMsanVKRZVqZvgqCvywMW6GYVaI1PYS1UhcNSO0ZY5zmQws2
oEVAUS5VEIHV4H/tVB3XwxQcD55v6zEqPKs+CYFtQOrpuro4U/TGKV7/JT+Tkkr6Y1AP3L55Gv2h
mYdv4bCfiVB4xTFZMyj39mBVKybyvK5nDetsZA==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
EXDvJqjr6XWpksrH9h/nyutYf0lia/zUqKzypHS04UdNcC3L4VjAIJroxDgGq9qSEXi53tRod6Cp
Bcp+BMjfGRz+XcsfrFVjdz8ITGJHxvXS49eFsDkD9SLs8QENklUVsdjtc0T+TKx6FwXF8MyrNu08
OR6J24TVqh9OJ3XN6RWsFH9H4KwDphGizPvFa2rAkBYBwivOWrM4EfQJEStQNLAkykQAC3DDL5B5
SwfCcqFoicavbCCSlvGLoB1qfbwOnFUJE1xoArrRslpS7MXg93RrL7u4kFlwsqhXJILvwbKkpt+t
o9TkoIrvi4v48T/gxt8CwSSu6vzm5cVRz/KAu6AD36G+ZMCO5GoHRrJfmVSo4KSfp+01qr2ev+B3
QQ4fbedspuYlQAqTXrZpeMt1lrUdtNSCnZkq3LFzIZ2tof3d5OBJxMR2ASEfUkxu4g00c2vEXK+D
NRcFaxO5XRhiRKwtXzhoi4mnaU6UzM79VvE3/PZRzdb9aGh0KydxYYIn

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Ag9qqdOrnJS8I8s2i72GsgjZhkGsIZAsL961p8s/FqICSpWp5jdFnqN5gmu+nwX363gkvhBk5d6N
jvdC25WkzA01X1ZBDkVamo/1hQr8SKkb11WFdb/Ny89SIWb9xqnxyZJjEPqhwEAFAZRmK+sASwb/
nvNjapvs7XgMOFnfhczYhWsYzJI3JmI/JPl+3du6PKLk+bOYbf/RS4mZ+9TlhX6QxdlZXfQvcdP9
OqK283777INDCL48RwVnohNX8JTVrFmIQNs0AMhtr1kVqEv/jr4SuFUfpEk3XnWNo2JWzrYguFe0
0Ndn5sC7g1ZJmZNcEAOXWZ/cukIqJR4uZoiMeA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
gXSS6WkfVlio8SqhiEul42wcIvKeIsf5weIpTNi/bKzYYcD6+pAO1AErwvuTvG6CPY00ETyltAgr
rfAdVC3YWbwKks3LBzH5BNwGa/V2QVBC5JLGM8TNETn2LIVygNESqmGVu5X8Z9A618OTNNhdSyt+
hCgEZ5ogPomZZmnzmCTPUbhsnQ3js6n8t7lMcb5nRT2A6qCp7v8Aejik1aDUgZ7QISbqkQxNATHP
LCcQjcrih80WaSdJwLo6UAwzRCvi/EEsjg19r/Z4rD7ww0dy3uT5UD8z6sqOeXTuKPFPWT/CoBEg
Mc1XSyEtDLMt//IJGkdFLTqyeY1Yn1F/W+G7Fg==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
NX95HEWlK6jZtOO7rpWfyMbekwdMarGX5maZ64iUJ1+1I5V1TwN04pge8Q6Q/GW30H1AuM2D3Auk
AqnoG/mcKtJ9ZDiOlgipk20tzxbe8XIBt5nw3/zSE8iaWsmwTRWt5kf2yTWbqKJGwFcovIheTu6c
zPuOlApzlN5/Hekzm0DSpqV4sZ1/EE3LPFA1LyWnnnzHVRQGgAMbL4AKB8pWrzfJpDviiF5GQube
Esyy3AUVNRFbsIBr9i/NBb6fnTDarTKkKsI1X0YtWUpVzb0ukbUewYScda4TTVsfNUTTebjCp8u4
kQmsjqV432toQDSwT+4drvY0k9fjSSXwbKFVZA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 106336)
`pragma protect data_block
Bncshq8FB+5q8zkW8yELyScmbXHdgbdBRhX5xkhzLgOhzYN281S2xnA4H3S7HTw9MhCohDuFYN3Y
0NwjsDwJ7pwhMDG6HJqkzY9mdOjUSL2zwD+yHp3+N9bLjKGZ4umj6rBALgdzzA8UZN4xFafKEJOk
vDcc9hkglWjLTeKTDSG9Fz/1RerQt2OOEvvflTLtkjqZCeq1S2XwEjb6r5gBiXYQmJldr1LScPim
6940EfmlDTDcqy8ZOf6AVcFlIVYHL8Pkb2ZF3LsH+7VOf96sY3xDznClubLOprR5aQ49oViSO7au
c4Kxg+ZZFXDlN0xuB4dchOtXzhmgmUx6vqUTtDz2Dy1lqjBlPEPhPLrD5uV/OzoxjizxplntQUSr
L7u1al3SvKx8R/UH8xv9+GfdaSmDnCHkVS7ul6VAkABSk1UfNsldBBThb8NzTFAdlMB1ZMWFCTwW
dpM5/qiaQ2QGuMBxMiq372ZqmPvlwowFnWe02XGT63yTLtgdNH0XVULKpbiOWWhAkGakRF385+L1
Q5T1nid8gGahvyWS5eVoet8PLQ4oXRAu1S7GgLc1feHLViP1kmQ0IQOL3J9b196j1GXZtsPJhNU/
WZRusvYGiT/hTMkqzL7QFip4YXyA898wJiTLRqhUNzy2Fz+ojdQSIKSw3RQP4AXYFrKGLEuYH05t
GoNpgusZpgfpY9Re0q/6xl4ZmV5lvG9id8c9ybzfvJrBxRTeii8xaBQIIP19MC96fsPUHOqGIgMC
uJe4tXCMOJJexe5UeEskRdbKZsIhr3OoMO1ZPsRab5k8jVL+XnKG7RBHnKMW3yTcgB5jFStieJCU
D8X23eSUvEdstPl1QvLJAFNoggYd94AL6AwMJLvWT62y0o030yk6a+9KDVqfrHOmoDZbCDcxYco5
Ml4XisqE7XM7O+D7ImOL631j/TX1YuLX5iyz6WhfNnJr+Jwql11wBBSZ1uxnb6bA91EL/fg6fKVm
lnEzhekucTYNUBPMBViLLsAKwvDOkfOQ72bDDzV/1yzDOCJ3Z8tBjvMv+PMQSjBb6Z0CPBwk4PiT
qT18G6QZER1lmhVZFMhZMBU+hRl7fHQGH3Usb3jPXx0/5+Hl5awV/apGA1WD3ubfhZAxxAsSw7vY
Dlsf7OLG+Vj2Y/gKaQfKNP7oxKZq/Ad+G3SmhMe2Q8EHyxP2rK+WQUqdHOKwegZDIpk9I6V+lFoL
qQwWRxldLmrLnuQGvyjchAgXyOUauaIepLB3aBYdJ086mq8pI7ctrGEKn2zxEFDzy9e2xiXWwfbf
YDT41MiqeFG+/cXTOxn25auBLFIbIivp54ggPWUjQfsEDUjfw9dnViHmN1sQDnG71SaePVL8Ojsh
JDQJ49t5IH419B/xDQwb5FHc6JN0FAJvExCx9oqKBZMNRxM/ye4biT056kVsnC2FUNEyBRihUm9k
Ojpfv8hwsntVZPj0KzA0LedDsEbnUOvshaINX3PitaobgsKACTglzCyIw5+GC25xbwi4X+sKXd9W
C7rSTpt8EFeNc7E9l/2ujsqlMOQI9IJfmeg0zgduSeObvDWBoXR7MVPiybg1jTUgPaeZ0Jw56TJM
tqNRZe0IOKHy+NS4czmRr2/XtrrkGPDbQ0ySStpuWSDte8t5Y5C6La7VdiqecTQSFzTpdwQzhGeQ
qfRQewzxZfj/otHYChx5lz+sxu51m7VJ6+y85cTF5CC/LlcYeqKxHuBCGcE5VjqTkt6fjGc855bl
A5dFrtNuGQupHOtrEQNB/jC2plF0FLj1UQuM1Upfxme39Mdf3+t5uaDfY6PXlFP2w5ZKRW1d3U39
fJ/tD46RAKm3//ivi+mmTB3J6SdAtkcdrLJj54yDJkIhm1Av956UmT7oDfE8h0wqGmywN2hMokLK
/Yx7gzFhJ1De3O98BbO3FBWnT1OCwz/L+V0Xbajdbne2FPG4rPgCL1M2R+5vJhFmmPmVxzE0Aklz
TrN2FAnn1K3vrku2+0zAdrpiSoFHO8CrUmIk4kGKskF8ToArEYcD/KcXVSZnQMDBF8lfW2mKuXCJ
QyaL2618eL40AYhaBSo3xpbvxgw3DmJw2mSCB8w8oojApXwJyRGpVLapOW+L25Z3LR3GGj8Q+Vwq
h5a2re6F8mNgcdBA/8gol672JYi4PcMcWUzF1KJp1iDQghJWf9pfzjiFPYzyZCzFNaVpl2kHrTOW
3VV+RUY5V9NqURfthN4ofTxAlVz8n/nODvczTKCA3W3vxEP/pGWfSD0Oow/G+iCJaruBb5uKSNml
cPKx9YhruF5of/Po1m5dxB25cgP+UMY1wsqxDuAhoW3fODnTO+k1Q8+fEyPrNPKiWXIzcYex8WYi
vmGI60cQ2Q9883c/Nr7MnvlLQB0gTgrb1+CUrCrQuzTfkpy4nLqE9+tHhY37Ik55xSAp6/xVEv+n
1FlSnIY0MWiTxq1j9X4nBnhTajhZjiyRrRgXVUTrFK0kJdiWzsexZBnRlTfiSnigyhs7b0GSh/Iq
dhPND17ndT2EmVbUtCGI6NZtgQ1kLrwSVPbaIrO+reeHPTQfzSZfiozw033aEUbomnJz3lEijdWR
zYyO28AonHqiaIfgYoJ0X1XbrDOW/gr+5aLaLuThh/ywO9OEubfZiAWatZqSTzX3e6Q1zfjGovz4
/hY487PITRKznWHCVm3hCvEqCqEm6OXcc78XvJrw7BMYo0rMOdlJ/5z+pRJy45lfymjwmjo7XMxi
6Vs3BiC41LTgSsOYJnapC6xarfxsxLGfLCx7PW+x6srrqsNpied3yzopKTXtfOTXT6vh9i+493qb
XqVWDdm04jWKhyklAQyTk+92Dy2ST9UpnIm7YvCujk1zg8wTlL69iqoraNRkF0BGhUVC3qtHHiXr
Bd2l2xpftNFNE30EfhdKHsa4okcApjKuw9C+Uv7nry7B2V2qrWeoOs6uTHq+r3iw70k+RDOOZltH
q5CVJ+RvmzZRhs9tBNRFSTYwvosqCgVWHENZMMbcfh6qARZKDfEnXMcIexPZqr74pcvucJgW9usa
KSkZu0kywXtl1NN+GNu22iILX889hK+iHMLzwpbULRa4KXNqe4p4nNAhjpuWCkFcOEivyu7veppA
vNwv0RuK+TQU3VV+s1F1URrtwiipQ5bWvcJC5EEhy9g1NwCzIKGutYzDj1iAMwZ4f0Xq6fFD78Ar
HAtet0lsD/yAQ3W0+zxFlaCFVaHwb5ZxSuuPseDhVo43S4uFC1nR24m/ZxetiHntrLmLNkctfBOj
qhN3bW+DED1ErCOKFtu3J6DoVPMx//qi06yh9CwmpyTyi0tpmEwi/3ea3KwLSM/L+hMqFChCPqML
S/jMrN77+uliiZcqfZKYMrcSNGONE1gueVTMQE7WDO382G1d8vGt0x9yWDImrXTImiPOGLIa7bQM
yYplpRJOuRbcYNnvLvI55rJ8/comaJo5/GdaIwI6CO/mrvJCrVK1KcA4XQe6C9c3relWpG54ajvs
Cwo+uRTeGG2lbSqWhjICxhAbB5V2KPDS+mvGJngYyd2uPRhPI8KMzGx/zeBHOGVfe1OtpzayQW2Z
iA8vJsYptS9v3KtlcuHkD28bFV6XBD3cooeqhyH2IV8SkO2kUTRnvl3Ta1MjXp7amenK2vICkC/c
Rl7zjNrDSZIdni1PX0wIWT3Tg2FhGgWmKcuGFEPumC30YHSTU7egmHrgnMfH44uYBs233n8Yzm0l
ZRixgAIBaDcbmm1eKTUnEBz7cV+qouDjdLotYIjjNtWoeD3EyxPByyuIPOJEhO5KcuMAjRQME5af
91U0kJ4baw9k70K27Jxjmtrdt4sjRQvw0OTl8XDXGcL5aIdriToUgZYnxgEFRcWZmBf4Gxhamynv
oRJHucv//9bSToHtHxR+L3wcoVEaf6Yeo8AGeRoogx/EmgkyUjAWdEobcw77ITlNPlkwLhRP+fF7
QZSM94yQmt/I2iwNDj5AaceeONGVOKaShr33udz8qpvwh6cWL52XG9WDL3X8cQq0oUhU14yJ1yaA
yu1mZzxaQdxSvonsqlRRki4NbkrnkEovc5eCR+U1jSCY4uq+hcPVUljuSB1yyrRlFKXEHyw1XJra
I+juINkpmmvDg4nx406N8ehzIO52Qa6xk59mua3tngQettwCICOP2fBHTVwMO3LTGJpAjVjmb8e5
WB+VeAqJDlCW1BAQiB8wndaQrVut23aSYl71Lp0T9Lfzx6YLn0V6jwmTosvK917Ow0Vy9YyjQfeN
T4T+P1fyR+4xjyQ6S/WyFphqVXnPdy1Rcl2gxBSe7GSd90z5Q4ipW6+s03xTKN+p+tFtqPohhjrv
c8OUZS2p4j7r9QUofH1ZlmZ7iVl6PUFaWxYn0kyQM/xrNPkHsqEUbwsLp0qd8BOy9MQxEmm1vJg8
KU3dAlFWIE7KLsXvMQLgqaqDDyrpawmbCXuS/4hiTXJ+7xY25q+7fR8dpWQdBK7rjBphlpt2v3in
98Hh7T9lF2dQZi6fh08WpiY+ylGvuB1ce14FGqYRkiDlAOATPXmzboAtcGaLAFZc7nU6fapDiOBJ
Bq4ObsFJfYyLWMTHOth4bTMDTA/1z6DkJGif4raiigRoCZXCvhA43kXhM3sFh0IVxJVy70lsm5Cm
XplY2xg/Kda/wcuCiJh0Yq+n2FNP2Gt7We1mrMbrUTwKumqZ4iPE8i5W2jBzs9OazOpMdPoda4rm
acCLvnLfGpY0Zb3kfYTtvGmrJJWm/kg4ktobpPOQMtw1y+aeKBNafnBKLggWR9r6/46QP9t+I51w
rfuW9PJRCqO9NKwNtKgAAsX9Nh0mt9LlcMqF0B2JfUqWh5ZOTXKoKRj+GfjZ9cVauczyDF2nuiu+
ZHBBKVjezOp7I6bh2ROxzZZpV37/4HlOhBmGo9Y/0LhsAu6IIR8ZnidWAizJ4Xr9fOmb9VlGharE
8M86fQFTZjndkXdsBAg5zI2ImiXmBunq0ae55yE4SaKBxA8RfCJLIfk3SwjWAYRikfOo+Yfe19in
UTIW0TNgP8lscz+C8h2gfkcDuL4jIepsuEyypAQvZPV6zJ0JV63aVhhDl9b7cLRtu/MA9GEPnEo+
/5tRt4dM0IvrmHNiBo2shfJpYitFRUH4n9q+6JA4+jnNehE74FOqS2ANeY4UfpX0HWd3wz9pF19h
EPAlJod1gn0VBr8RbEquSyHtM+p7vdoR+JAPJm2oKFWXO9G9N4uZkJ3IV6QXhOlaAhgW0LKMQsNo
xTudJipTvhCbWT+Rdh4g2UOLEoKjuHC2VzGCWzxDjCZiz/68YTD/SvYhNvmgQt65xP1+ZHzN1CrL
OMukL06axDdvYTS/yx2OAyCHMwVj6roqZgRlb3LAg4gfHg31koRWo4tDoIo4R42V76ZpxYmVcifa
Onfqa32S3L7/RkrjUBjyB9PE7AmeM57FXFGRhN/hM/HNPodtTUOQX9lYINvfJH8IgqAd4JKoKvaL
ZSTL30CtzZiRUh1yFBnl2I4BDptw/aiUzeDpL7aE0M3n63WFK/nSAQiT/zJq44U8GAONAh2y3LRg
eedbHaShx5SjeLou0gdSnsC+FbZcduLvBOFmy/OThnwaWcIyaf/kp2jrX23kr+W2JpfPF4FyA7il
UHbGF13iK1j+zxqZI8wcZ57YGjif7AQp4PG43d2rFX4qeVTZLZv8GOyQxdtsxYYYteAECztLbZH0
Kf0Q6PEBTfeZOlr6fk2XQepkOxC03U+kBzl6AhgaCcBDRaE9txirNxlNO5nOFRkze2QDCBrc7zXn
ohdNRRxEmb4o5sqNQD93pVYuv9esL1Ojx0rsBs/TD/+eeV6kNNbhuLVABMU+k3LpQQAIH79IiURK
sCVsKgykYwlHvdpRAKimQ2Ro3v1Va5Xfa3BvVm3Rrgz2eM2rDlIfc9/yKIEoF5GorBtsLv1PcR+p
KGxmdcLXwWeblvzijPfLagH5rXjVFSkUfvePu2LXTEBO5JXD0GpUpzK7G+I0pW8lVs9NXLiBNC8x
vvgMmqq+CmDdFCVor2pxdncc1Q88J2frjxa8lVZvWZvGdfs7sJhtCGrOo5CHvqtPyohC55qCo8mi
+zSgnCv83Lj7BwKmVpR7wi6EBwJ+yvUdFg9wvzCjYqVFKycnsO9+jjmBuWxgKjT5lIHI+Au+1LED
UBqlf3na5VwApZ4zZfOTWg+z7qMDXwZIu3tmEsN5xNi6XpxpSrwIgjOlqRMSQzbIHkmMXsXSdi+9
a9lZHyCQnZwtYMSv59bCf0yZmfU42WbtnCvlHrrwrvj4NjkYNp5V9BGkadNudTbrzJoBqXMyzkke
WJKi+LZIvjjs0MqILWKJ6PAiXhaZBroxvuVfWeMCKwt2CkvYc9y0VAQAbsytgnl7mxkKgxYjwlC7
cjz5d0nsbY/lmUDeUtVu021mjLELRBJYvJ5DAVc+FBphai/9YtuLpoKXWaPMb7ouDUGwIN6Y/qZV
mi6+y8xvnWygusewHPFwCG/7Ql542Q441Jd42Q3iRL9MSHrqbatdQvHyyheeDowZDYdYYxqaVfbD
WiL5AYMryWkbhuIZYzKbDzFttvOyZuWEyVbu8a4dkCjG0zteel5iDqi6qrFjHMzemWxv4gCgxjaU
An8EpLcdi9gHvYcCibh67szKELP1JlYK9RbxBRXWTqh2zJSMxmMKYHp00ef3QrGE9X6Bqrq+n2EG
Qe7N5aIXRgSEishPT9bZwXL6AdmktTk0C1EyntOvBvPgDnJBHcS04P6jFN4HLQfgCTjlAzEs1tiL
SkH8OtbnKYD6slMtT2eUacgb8bB8vgjAeT9F6Dxpl/L+F6RRl8LHJ8Hs6FOBfLbF8goauCg1s0Ta
kVf75xPcvHhjznD0f9agU0flgSC8m/v9EE8tXSV3A+gc0ZZC8FGJtyK1iY0BjbkAbY2JMTK4weRF
wzLqX/7g+5nmmFrCysT+bSrpFBaake7AKqUPDABB22br4IhAAIfzZlGib0thg6PhgzVFEAYVpmN1
jmplkr2k4l2N5JiILUeQQvpvDd98onc6JF0AAbm8pVEKJwgCn2HHMsxXWjWwTPkS0AAUWXi5niv2
Mg3H6zbDhjTSF+04nIsPoWzwbdwv3LULi4jw+Lzpsgm+4FznM+UR1EOEB11awCzfMN5JN5pijRwv
+NL5Lj329uB4unPW1getdy/bHa48aDR5mYiHYlR2XV2phjYWx1Myrb28yS80m43WklMq5/6NVp6z
w9vYQ7L4uM3OOrOUhVnv2emZ6TsH0wBEalGeFJC03+b8fRLgo7BtN7BrSIAUcJedQMqoH2H9mcMG
Aeq+dcgFOES70qLxERU5adZcYYuXsGadu41q1XAp6YzvCoA/oFjV8W78Zya03OG05/08VAIlLTrn
IMdD0emvW4sEfLiNNj+iX61f+B0OWYn2XjppnJf3SzeRmajDGegLW2/BxyZT98tLm1/QBjADnvsD
NVkg9PrEZtPBAg2XUfW6XrS7wyA5ydYA+BiQyXz840VQCLMXYo0UikgpHxSu2bc0I6AiV1k3/B3q
2Y1oXNVLF1SXSJBf6niwrOqbsA+3Plyllyg2yLPNT+TDvgzINlEgd1XVrW9NrIB49zQzw8V+WNV7
KmDxTu+RjgJieDvjweR/t05BIxrbtk4HCjYryNpaxwLVCjPA3wY7dthNf9vMNTj1ZB82a0XG+Y9t
w5PqBUVkoL2OFRsV2yYmpOo8oXTBqfAtSahbbJfw4I7C9ke85Nttl6SOLVFriwBEHkxl24wwbVRm
GGvjL7thsAtZizvB6JIEpr3NzBQEuaDvO92FklaPWDvKk7vyGu32eeYFpr2C6t/A8egVeIi0xiAI
KxuYbRutmLepRfBYWOmhzRlNoqRRQG2lI/U2w6+m9l3PspzVsLkLFq1g19BfTY2h6D2xC0jHv32Y
Cg7On9uxVOLjhFX4C7J/KKP/BPPjagqJUCHEqdT3GILCV296qZJp6aybjsfDwP707GS6cbuFRwqE
1nMUlUEt3m+ezR+dQBpKG8tC01weazKEfopMNHESkdwrTTrVTmPOD0kpBBZ+koNHQDU6ZqRNkhgA
wYN0lqdijedQA0kRbUAmNXvVNhKOuC6v4k8MrwFFhLd8/yu/iIoNOwVt9iig7AA0Cufk/uUsBGTz
mqRL82JDfPgmIfDiD5DbjGOG9t6c9WM6DjoYjwu/q1jP7VKVpe22utHrissVrCw9Ceb0GgHjMRw9
f4DI5h/Mkn0WV4yjOARRnHq/EiSKsXIFj27TwQfwgEHs35zWVevBadziS++8AirVjNfmsreBo8iN
ZjtvGc8rznIG1S4x+8Ybxmv/C783ubYLaLN72n6nQTu6x1S/i30eeL6cywE5G3Qv7PsrQKLaKlbN
xnhlSNQkEkV+1X8lkTBjOBI07DbQkg+aNnKpfAiFpt/NiydeFpL7qYYAci9Hdkw9qA2AxIGiAdw1
x+AQn3Iw9nTKKSNEeTqJtILVXD0kIwk+75Fy+xBoAOh8Qs2ue6Ugpn+H8wewum9//jgEAbWIkKWF
9bIxsZ7X2yBHjTR4GMTu3HC0sqw5zvK05JeewpAz9wsqJnoY4NguIFvCb6VaKIDMC4/1RoUX2Jaf
WB/Dfvf/7qW+eO8AQy8UPwDMV84LxBhDZECex4xhKvh5j46DnhAdKkE7oyr3kgGTIN6ym31iFlGk
HELx5Tv+4vEPKl4vNUqtJPUPwzLgGErTEyrQIEqe23XyDVtC4A4x8QRzPb0FsJybFPOJ/EmouuED
ZG726a5VteyWz1NvkiaAYK5bcWoDZSq30/vvZ5QWn7l93Fl8CTQ2EYNRIiu1HHVUkwEzKhx0GkQV
ZRbNvToU+CvYHgNm8HeL5xpkxhxW0wkZzNXKFYAorBbDKfsNG8d07tFkula4v3huqh/glb2a+naB
s+Y12iLX7BSdMqlJNgbbyQwn46tmPg71yKS7b5LQgS0h2CYDfuqcUnHCvF1aw2RB+zKhZBTOt7lq
Sky/1wiYNcsDd6RjEj7MsG9T+6SaDxr9R+yK6SZVnAjLNFBzux3objHcUO64IQNcReOV+b76d8Ph
vuPAK9KtcEw7M3ybtCf6xjm0mvhAOS6B5xZ6F6nwZfiGQAd1rES+3rSS10D49HErf0/Rc3fOeQ2N
XFh+4Pv1kXqZbwKblK6N8XzhWLWfvpUMC7neQZrvoNOXRvC0AzhQAR+elIA2b4MWzultGBfQefCx
E1Ra3FcgXRTv9OYPGdusgdZevb/uoh2ws80Jgi9NcdzHQvyZEdaHJ6p8lBVDriktQCma2FXC0ttv
/bREsYO221ksP+3cwIDNZ0GVoTRDZv1QfSr8bdo0NSIOiHqNzqqdShXPNwgij1Pwqgh7a3MYkZHt
DCY+b+sP6qrddYveXFKFhzPUXy8an5ePc7Mz41xZomyYiz8otOtrD14qm0R4yL4FcUScFAPIXdI0
0IF7rbdd3V7aES36BK25fEHGaQ7yzU9wOZcLiPS23m8637K8D7QEWz3x78mLxfs6rVbj81iR4/NO
EsWlJpePRblGMtcJRP4bKwz6oWu+/NGm2afSd7B4zNOSr+GU3eAxEAc+tamfkgLZURh+8pLiIt+E
qWekp+XEnHZON3MaAqlxBlfO+6CCsM2Rb5bHjEQXpLQ4HA1wNmesy6qqUoskwNVDZ2xTW5fnSU1a
bwIeHrXymBW3boaS4ajX+V13IT1Zcpo++8ncEJvdWCrvsFWAm9eX9+fZodvQr7YnnMW2UKTXbGm8
9nNeE8imjftfZmzdSzSOo3LqiCPdjUIpP08/Ml3qp6GY4qFE9mwlQnZ0q1lP4s4uHrbtd4muNpBz
p2JHi9p1baI77xjq/4fSKU1TIukxXofFpINhciDXcclXGuSzkkjkOMYP6uYK2QJjKfVhXOpar+g6
0SD3nUsPEXWpfPKlRcXtnXpiek0Uh/aG71uNxwc5Ox8R/L0GGrZEFp4Zfn1o0AxugSB/bQ3/kazg
E93y3+YwXpX8UJYCJuJ2fwAzRk4itXN9TLPjj/KM57CR0bq6okQtPI+FMiW6NHa9i/vPSu/VJLPr
+rmVefSkjcHNDxn2rjrZBg87s7oy1FpbGnBRRY4gKHfABnvjRjElaJzwuavpk+9exgMgq8enelw7
lrYk5Fo72jhQQ9xv4bYCFnNj5LhbxDKb19q+YCQPYBHQ6iQ3rsxYjXtnldN32aT59Q572RL+8rDO
4EhhjNa1BHV+WK3atEAk4wCnZQ76PXYW7VspWNAmjQn+rxklyWpfngjwAtHC/rl67+XgP9QXoaEH
LYQIev7nGENFmcHdq8ewBJDD3kfOuF7CxQ22xaf953rbMwwNjEE1uY3zKwDG+Lw761wUdhp8WJde
P725g70vF+yN+F0YEMSDidWXlL9d6EnlMXvqCB9WbsQz+OM4zvprurtDH5uYMpUdp6mJdQI+XA/G
1j8d+Lo632yz7/INDt+S1eD1Cpl2XJUaFAxq1nI7vpN4EVvEAI/7GnTPz5DtFHkop2zaSa+XQ2Bx
47dq9LRTLlz44Xq2j2O81Ij5j8hRSAaG9YUP4EP+pjuSDMgHk+Rr3YnBw2aVP2KYTOILrdNluJKA
URKkm/FvpRwBb4t0ycJFWv1uFBHpY40SP2G4bnLB5Ko3AJAeqvI8UxL+27cuqAp+76IpOD6kucl/
4WjYW/JTkQ2zXC2n+XRdzqZbSCaXX9xg/nyFqtb3K0l3DJbFQ7O/bMB8afR88r70vQFSbw5eegpX
9wIP1XA24HimM1+C/K/Zy9A5dghq+PAdV907eYNo2LKeI5jHnbA1B63BHvsfJ1Rf9Rh87ykXgaTG
iImElyV3Td3NiXVU3PcmRE2AVWWD9EW5IpJ/YaZDuxELkVX6xIKaDc+dhHJmOIXvAdEOCnPgeHHN
O4ntHtuJkXDCTVr7gICLpTgKxYr2UaYqBxab9uF+4flOERVJ6Q083ZnrRPO+6N1cJdDJ+1D557qq
+94leC0UxkVfqzChDoOn2Dz+R75MgAPbSpLsZpyeYR0yc83rR22n8CVzTsIIkjQsCf6fx0zjbSri
FhGJIDtzMHg1QNSo2ytrbZh6bSWbEeXV076cm1goJnZAKCS8s4lmxSrmwxHATtDOc1o8x6bPGV10
tmqpSIJ2AtT1HfSGuiDvlO7Wu7W2IdkTx4OuoRJWnL7pjNXq47jJFB1GgWVmYnG3a2NqbU1ApVl8
F3+p7tJK/3Pnffk9F4+O6EgxCYx/jNzl1Sd255/jvCEUardv0UUSq/H+7fS/2YayR1z+JMgzUdbQ
TnwRkpTnz796fyukfEqJefzOPYRurGt4ilkwUbb27V0ia5S4tcPz6kOYUr3mtGvcnc4q2WcmXzqZ
zPK3lBSD0U5i/5KcMShNE5YwfrVF2sjcqfmFY+qGcJc5COk4nLwVVUkX41a7DsL+BoP1u8cF39pv
TCVu9N3bGAA1hlziOqKKo2GrDckABrk3IIyVZIscFx0NDN3qTpFQUcjpClym0B4tlBzj5iNIrUiO
uvFmipuAKMTqIapz7XTNEUGO/uuvlz3doBZ7CjzWeSOYFn4D+jDDetkE4UfHwVsoMO6p4+x9w2XO
uDRE427gmjL1rjTGYCKYEOBpbnzVNDNiMEofFbcT27kfJgcWR4lU0Qj1t36vCOwC1EzxPc/vxFz/
/dj0x7wz9ZWtwT8ekbbi4btkim3aHmn3zjbLnGlEsbzW+dq7UfTtGYJYqsCOjk9GbNAherEK1iES
Ue6ExRaJJtTdmtRB0qI+IaumpC2c91tyunKgNp4y/+nTptR6zvowS+UcUUFrAgqGhmZOW00kVc8t
jdJ+5QvOTVpo4LTuZcPokRR0ZsvDTQeQfqiN0rqHEOaVcTpTJHXveFKncWmQxJxRup3uta1Ri/tV
sdDP9bvPmRyd8aS4LasIntNymdgz8fDojAYgoMH8+y+nQwqcLKwc60d8AARuWtKULIKP5OtubhXU
9bDHqemZ33hJTncPQMfaDmed4jlvA1A8W3FDglvSIjT7qR/Vf0EOPFmsxi4CMu0SFRH+joyLHnOR
n1SAmzXNeMUmCCS1ZQhxgTB/Kli18uZPIdm4zODG/Vw0dsFGGsRX/lfEz48Ca/AmE6Xj6kQXuWkU
H+5wDOnNHxwuTsWfkrt+9HoUbRYDCjSu3FSDo+a1VmzWQanAeMk/n3k7tdBAqrCT5CULipI32tve
bhkqxnS6rXHuF+Ktw91kNpKHvIj9/NrFzQZFRzYFHTxG6twjbbHKEOwO/wDFLcWsaw0Le3XG4yD1
Rde4hfbzbIQn0GrxzPjnoby1LxZbfwuv0rJgEnc4Hbvyrowfl5tE+TivxZfenc1GMYn+nltU2Swb
+LalxFVMBYWV6OzgSvIkC9Cwn83iCH+pOPTytOu7/SSELzkH8Oy4rAAK2HaxxDrV65dLUuzaKe0i
N3Ba/+KwVyXBDaw++4FC89WWOqwLtSp350FUO4+kXth1EZyFHbijqj0Hf7kYH+7p51hMKctcEc66
lsD9xRWu3JAE4eT2Ey5xjmru5/Qne1nbUOSvlQv7MfoR/w0UB7UyHxhcOPW39kGz30Z4xpxM8TFE
ejHiVS5+sM96/XLBMDxnX7rjOgVhl3wLBgiVe/dZUzkO16YwxWhhvOpmK3lQSoYZ3Df7+p87cFyA
/jqpwUiDh6t2R7c8k9pMwB8UECdgUyIPxELQMZLPABbQrB29a0sy5BYDRk1xxBlGOFBxF6ij4uYm
UGguIekBQlOJB0/Mlo5m7fFeQsG+om+cBc2k/s6/0e4QnzuS6dti5IipJAj2LvsitPXrUxG8DQFM
1E5MX/8oQ/x/X0mlj++tGaniTMzI7amRjWYDUhBcXNFVmoBoifO+RAoXWY0UF2Kyh1SyYqB4eH70
QgzIGYEZu0Y/ozFC9TK1iOZT3UUxkHGkOr+JRCtrvDiIM4Xhm9x2oe5Y2/vmL/LPrBFobeXShMW1
efZGJOfD6g+YV0E5+jHAp++BO8MT3WsnVhzQNPjjJgyzcCn0fSa6GT6Udaac/LSlIsvw4slrFUKw
SveYg4hIBzD0d1xd3nFlIBf+OtRTMKvEVyTL7Hr9eG87CfwZJXsbTHf5fJZ3tzW+9nZx1UvbGVNf
DLJ+5DVhBKE8EYrriHbEGU+CVeJ/4N6XxUFXDcc12J9/KuBeFY0c15I6WLEKUtYlD/KNa1w4TDNA
ny/UBR21kf/x4B4bofL7/x4twNI9kNVYODv7SwXQABfbMuZyS/Yj3mC84zQfkoMhIfqMgdUY47EJ
r0F4y3BItVWKpfT+aN/wuTFxdeGVnRjVh9X4Etgov/cpAVcdMNeyxD+aJJbmmth0JNRINzL/UjKl
830LwmLdy0EVFsth/7oZqQVM0EUCTTdMVKCbM1Vq43fD02H6rnRBRyCHhujBtFDk+M/DHdPcrhir
o1NIzNaSnsGbIduECkbBSEK3QDBZpQCCRuT/FZLCtWH0Vu8m8zxPAnceNPaZoxdIjIY0fjwwd67P
hvKmZID0Z1aVIHObWB9QbuZSpsRbdteafQwfgVKKgjf5ajPoguLgZRL/4aPP9d+zTG0roIiytvsE
NYFVQE5VKNAvAM1tvWMFFrLpVpPCXybm8tyY41EvzEbZRRrzgJjlbJRiRW0pj6jD3ME+G+zm2feW
Q7hdd9Kg48Z7+zYN+2VV4XcAP23eGpNbA95LS3/DqxYXOd0xiQc6sXxzLDQaaQB23GLHUG8YDXZ7
CWDITCRzLzl0XwJAOxkjwU+UZe2jKQERHNWkXq8N/uPKuPbmoUSVFjBpSSPmwPAqgHD/1BBUFiPX
fN7a2Oo170hJW9NkXJN0RWIXUiB2NLmM1xYsdNE2kLIjxcRI7uplFzclI3pcU49ea0GtbT37Ld6n
/XDDkOzoWxvHhK3b4FKZVW0/E4YSOsuXlZx6iHYWOwfsnC0iZdk+zOL4STmv2SMUI6Rhk7vjIXWq
oViRIX0xi9WeU6uHiNk7s+owuBIUzZhSb+jHtN0m57XjpyqXfHjZ3WZ7lDg1NE1AhVlsAfXa9Ya6
RSIsPqMVSjTrk2WWaNutPkttrNa2aORpC5xOfE6zMaaCtyod+/CO1ekDQJBqag7lUHn8bLwgnzeh
N8g6Ke5L1q+xfA0rTMlcgqUCvk7d566/lyZXHVf3Zg2jLvpCQV2BGw18LRTsQl1gkJhBiRFGebfy
tjarBigIYC8sMByUWXBEqf5Y0mjXmxjKXfLhocN8Al/SsYLALTVNxC9sbUDLpXo+zYZfkSgK3lQc
moOo52dfg1KZn/auQz8MQNIMs46JF+tkcDud3s/dZs6u8y6xxKFQ6Ik+6YRHayjbefb79SRSbEqz
w5+jpuu4OkR4qPBmL82FPUmRNAtzjmx2Lbnj/kM1tyHJampobzo7oefVur2BYrLVZkoCNKflrTUn
QgB7yvt+kTvL++8jlRTgZ4BvxoJBuYzPQlPK/N0LYI4qxkgx1lyIIJOHRmW+PkbwbQpiaoNwv4cC
WKXXUcG7VFVMd20c5Eoa3Qyg+BQwveje187yDiSTt1AH6LyC7k2KmOdoVx1eUaLTZrfk82P23Ahz
e0gKW/lBBN1hA6wVmTFqQaKFhK4vABIVidtu2Cz/IVINgKjH4GlhcFeC7EJInorpn32Sm6sftx+W
eUtQ1xL8Hyp7p7102S5WDJjRPRau3tiNmhmKCnJwUNPu5UJr5rDJhBpI92kr1cfkcalkgXpDZnlz
dOujcgK9RWiMBIfqJDUUjvvQiZqDISM7m3LhvY8D/FbI7ddUtshOaJfBupJgG7fX8ALOlFBAqo/m
Q1cMb+02RyWZqrLAz4uoCnpnTF2zvNIZWrgyaIqm1O/3Wo5lIQy6ZTkaorPskibbnxwhUuDIIqoo
eBE7CGBfhAm5k7pWm0fmhsMMW5NsvU+Cr7ne++dGZ6Ffq0MAyP4Zha9VxY2+2XyIxM/nZGghOISp
q/lEMpLAzhwy9gUDaPxdHvCtqMjgxJWGdFDZ9KgyHLzboZx0lkOwqndQS3d+6fyMeHjE8fsYkrkp
OsDjED/NuI9PjAhyOiBllQpD/y17hCpkwwnUVSDytmqvyR1UNJYAt4tD3AKa54rGLyGGQpGl9/cH
ez1zTqbCkiPa88v+UHuTKTKXvRvBXmEfvl5EWdytifDh/kykRn+5TWj8rQOpQzynaQTobCBvijm0
CJzfnLGw7KLlAQVolErN2I3fWn+H1btwl70n6U5c7mQSBo5wSvZiSQ0dcbsYpYBYrn9fkoARIFjO
ZkTBHfDbKlYVOUhOUVu/52k+zzLJLX4D5uzpxX1SdOsMhIXbtgHd2rZA9UJjEW4YBHc82YK4fmQy
WVlZHLMFqxhzydy0k/1PtWAVpeFr2T7ccT/18vkO/yxbGCF9gk7DdOu9lqqJ6nYbGP7VaSK+Kbnz
/0NXwe2/0M12UQSb9OGQIZMRFceLu41lvBwT4WZthbxG0qTsWO/qZAAMaenr7zJa3qE2sF883hyB
4cYAzlZ1uLULpnGbA8AostB9SWDxWC83QPHu4Re42tPR25xIKZIpqU0NQpNg2//0rcdwhwVr9Pcb
uGM8bqFDHYj4xIPlV1LRui7abl+p1XvVjJFLf9XWYE7d64sYLrshV54MKUIvm8IU5E+brdnGGPvQ
ahgKUHW5MdooQJXu8WEAY9qvJaWiCdiendHDEkbRQivwVR8J/gMc4YNcrceekxiqfxVqbVYduXWt
P3Z9sPLFvMWrI+9Xs9yoEzlTOPwDh/GUobSM5x1kRoNeSt0ynPqYb2aVqaNEp5/P3tUcLiG983c1
PLNAnw5mfXJzGOQxG26LmTphJxBegnyzDE0g/eR3OpZU0jLIg5TkhVbt0COHm8MAUsUgJBpONxqo
XLp8TSSM7qooqmLm0s29fNvJhQgjUaFUVXBt3KZntyN7+aWJabGiTlVQA8cd6LI78kXgd0D/xg4i
UDZsLxveLs63aMJOusqe1bE1HV4vHC4CgY2cmGTVOlpIBi84diQGwucyt+0KNBUad9y7EHq5msyV
9LFi6Fjwk6s3rktuHeKhesc5NB6Y+4+6DW8FvyYRGsuw56X3w2wB70a4hj7w7gWt88aLuBrz0r0u
MeOIu510eV7dM9EajZLoNEPqLFvlU9jBsxXCp1Ek4IrmtB1epecMPXKE/B1sbP9Rz9orJ/5obsA1
bXkiJYXEVPixSnqtThWgSY70Oonm3pZg8y5lIh/YxlR7GJg4RYOuLInNdR3HHahVPo7mmEqDw2UC
7T+7eHFHl5iE0r6t1RM7MprZVGpvKkjhYddNdsBcfsBjkWRR3LZBv8en4F5GQTRT4KweczCJGqSU
siAHSGpm2xjCfmIs+pSmz0rGQ4FUC891p/JTWF6ivPrfFHJzW2vBEjP4Sb7YtR0SZeZQneD5Oy8f
1S4W68q6Vwmv1B7gXA2FiKp2cPlMM3k8ZfO/nu0X3QAGeulwhthSenx5iyhn8oul/sOkKFV9tKSh
vw9qRyXN5Hq8DFrVJMAqTeLTjBjBrflijNTDuyZJ0975d3kDChHk5nWEedblLq1uVfk+6cCGMfrx
4ufRYSN8JtvjntiyDx0cL4RcWuIGgzJOTdTTlJxNhUPJJI3ZdxrL0b404m2x0NcbtGazB/sGc/18
ToIM8GgUgVlt2VE0eZtgygnmEqsaz+H6v/DUtNFbXhnKqx5/0F/OHj/OKO44UTlx6gYpJ7GsZ9uX
rW2+H/A/FRROTbgoYd/8RoWei9zUTmidBYOZ0HrX5UvP2+PD3QVVxWxKnpaXu77jblQ5fN5BJq2C
0vL9KQHpBA6kcrjZesipP7v1zpzXNeLri4i1TNRAtLAH3s3HzKUPbV/HiP2LyMKc6go8ZV7v8FZJ
ob7eqlQg+K53bfgQlo6G8Mmn8uMTAboel9GjLo8mN/2iG1jms9YGOjpczuZEpL58IfOCdu28VQxa
y3L/b+dPIW67y/CcP7HypUfavxH1DV3GnKL0kFtsev3rvfTThqI/SPeGceeL0jp/9F1MioPonL6i
AkpQm66wwSqDCD060jV4qxahTjoaZ/GjxLDDD+2DrMoMZWJ86WD3XKen8x09xOXGw8rGHwSDUu33
JfzGj03hHSNBpwFiqmEHRPZP0DI6KKxF/ImIcLn0ohyXC2M2xiCbyiy29h7g0L/BGqGSFemLZg6f
X6chbSNfX2vk0v8tG56P9nhw9dUYw4Lr6wsdcPj+osL1BUEkBDTRjpDfcK5FKgyuA5pQ2yqZY5/P
uWSL2hom6sytRsYXn/9/+ctfjUFScWG6Nbye1fQz3st4+ldRrgo8mKKFjaVMX33LiONVJumBNlIU
cVleCe1S+k31RFvOHhZ5ZV6fsN0+90/4TOGGHdswlTEsBKG8QM+dkExf3SgUBOEa3QH0LcPwMuM9
neAyS9yWt6EKxy9TX5wwGzGPyIaxxhmR9qP6phxovs/ErAHOVvEFUSxcEKduBMgR8Nhwvsxn229v
y9RI5/teXv9/4mtVl8kcLC8u5L5dazgTHimTqjGEBOe2VjP73JoQ+6pncWx8ta93aWq47xSzDrk7
GU3/fYkkxYGZrh7R43aX2vF03L6vF3XW+W1vddK2L4pMVnCXr2BLC22toFVrFk3y0IafYCvN6NVB
ZjkMV+BTn/xZy/RN4871wEpubz8tBRUubNNp5NrdYFkjBNFbLcQYrWdrg4wlYaYRkIqWW4kCu1hV
WhkK8JGRLvoA3s2wFWQ6b31Bql9TtQepJpdX3zxFMZCMQxVHsfPKNml/foacbY7UpJSXEP6OdkCs
5ixat69Q9S/uJEXvM6xTb07ewXOOYsqiSCfWBp1cyKUt8TrhiCISJxPuuVR76C5EHCZ6q9kiSD4K
ZNoSN4S7s3j/UDpFE9tz+ZqTNF7iOvPkmF3fqi/U/47Yw0H3G7Bu3odtDg48wAJlbDEvTletaHJB
1povd1U9y+oGDfqKY9yGVo+D1KLaTSHUD4QQ5Kt/1/NdjSHtWX9/FXB//JdsCJ09dMc5RmaEvm75
nu5R2b/VzNOsWyyJJfpN7Zm3SfMQ/1uLFaBDGNxEyZ5rvJP5rYucUR70Kw/LfYa9+ZcAxoDMIWHW
pfpEk09MDZIzK6ZRgoRTz6APWBJ/zh6nuMxGS29OxzqvDEGr2nWGis35P5yai8yhbP2/F/a2rPlg
8ufm7ERbDKuojoxjBGS+t8nARRPaxvuJHuPB8NlTtjcql4b0jU5Bzh3WFjnFsf3umpgeAiwsRcnM
yc0lgklrDvbN/VCiOetGuEL8BGxTzFD1e0h563BOM8HgV+JaiO3FLW72kwSBXpR0PZ9V83T/A10i
KW7EhhbEvnllxfkUl3+JmoOajkXwKAXLRQBzR9GUrKaGss4DiA7RS1z43T3ZPZbVv9QCHPYa0gSg
LU+Lq6UT92XTVf+6bgBumixqm5GTsCwq9SvStW+rwnXLca/pX7j9c4n16iCyGjJR6a8ozpXiYECb
SKpH3VwBA1SafqUg7i8GXWDlet+zYcxH3h/HxFlYU7wKi0YuxXAMsoMOcxmSQC0Tfuhe9E3xoAoX
gn+6f9h+TxwofHimoiFlf2kVABtI/GLD+/j0O4IjciD6SzkEBk8K6A/iJF7026+eHR/hKG3Nt0ha
s5gb6sAe9uEPIKsVBp3OesQtDDxaVPGm3Jce562D6F7xXwnfBu+3ly1oRUm7trgU6MDJe5FhmKql
NcXvaQ/YerLnFMHSrBa46QXUH8WlAn4GRVh3mQXKHZQYR7swF8ZfyTArnhQTdmA5Y4pxmrM6MQU4
JLaf9vayLDpzPkgyyApR0HlD/HTZBov92Yx2GaJ0gkQ0z8gk/khSmbz+TfcM+lElBI8o+lFhWe7N
tHC/0SGWxB/hqtqdLGyxaYQZY4MfqBtrJX6he5cVRFe4JTKcXq0dS5AyWjH/cKXWQnmllP7oHaff
aCx80m+J3USIXTXgUmj7mm/q4QVPj0Ry3Ek/z865v5+bVG2JyEXGMmZE4gSXfZzuUO66bTZxOkEK
fS9OaM37E3RaVzsf7cUdziqqCdwMAXCLJTq25s7ILF3evdDlr1xXzilZTiPtDIO6AvXnT/WnQXFC
ErOjv2Z2itWuoI7+b5F8qzor4fgOYLZaDkrDlP3OO025/9deEjcYl4+ZjfYACyNiCKWrs0Z/QmAd
1TeL25X3H7C460vBuO3eW/wkdMYBZAerDdgKnOfF5ojIcHG5flbIQFcMZr/jFmtBVOAVPdy4pnbP
Ivq161b9HtUNnt9b01JztCsrgYNsBmBupn06QR81LAQ4oIEtvNwdrKSUC2DB+sF4l11LUa9jaYzR
KcGNUziS5KX/p1jGG/eG6yJO84fMUzYw/q7T00bOQ4duGSLFbJ/bmAs29sOFSuCEJI98d4Vj7WJN
Di7FhVYt8K6Bj7MLOwrwWcZxnP31uQW3zz47uWrdSN5hbCaGXpWNjay3UCJQtsoGP5mJzZBdjmvY
cY8mcIhXESD60B7Z1BVjECN+K+AUxEA35dXMzer/3wI+CsV8SoRSlGR7wdnDuoNqC221Rk+/rA0R
CvQQlfWrEE5lgI0bz28ftcBifRz45lxMhTP2/DM7fLYmoelogiOuOubXCJ6/Lp8JjqQ3F6jNR3Tt
VvTP8UcbyDtouheP8pse+Kr8wUcIQPSe/Itf8GAsFIwqYeNANpL7vRRVcxlbuHB2j4THVYEmWQ2/
a+xYcIG+afSpNLjc78d8xiFwdDpQweP5P0Vv7N4++xxUTAkt9hQGZa1zJsbZI+1nloO4v9lWoJOI
UHT0hpxatueX6Riu91znagO0lxIX/X78VWcM/Z3ytV8eTmUqWT3urOpaX7vg0W599j292jhvUUr5
GFYh5pP8QyMwIVOK8OOgPpXBqgbXEV/sN8JB0w5uuVIdr8n9ojFHx6k1IF2xopoCFEpRw1fD+rlz
tVWvrE3TZ9hepYzDGQXuGEz4m6f1Yu/unbDGPNRyhEpWCM75VnP51yqGYlD2cL1XHlfAmW5GMaIk
g6n+0eNkpX24uU0aGT58WEaQyCM2zm/nLbHqsQ2QEVnC2ziQRezi29H8lYZrDu9OD2pd3QhZDgXF
N0JP4NIgQ0Gb3tx8I076SkwszbkkAV7clKqHAkUaQkV9kjL9twdAeuGlUv2ykTF9M/EdH2eWkRmF
TjvvdFNLjNXsgkUrfUifwGIb5nNDHVuml1n3/USz0bZ4hpMO48EFjnGN5CdSR2pqmNQMyvGMFnlZ
HraFqA70Tcwnp4vavXc8l4D9zNOwocA5GHeOHX4Uhz9jGiXH9SjYZG0iG/wKyz25nlP7eV7z13XY
RZbadVUkotslnV3M+E5X3k5w6zARm636kGkDUQKmJmS46juC7vT5guoYOOsa3w66t5YGiKXmkRR8
8LOdwDcBi7b8uY8JjRoXqRtCUV1tEEcjLpwjjVvxuZ19AdJ+ZG+roekDHP2qpCVMoEPagDfDX5sU
h3z41Iw/VtUOnPneCoLTHH2r99R14zICgeaHAiuwAuK5QRCHkOErqq6bzPMkmDqfPQnN2WwRbFrZ
LdSdxWAXfIzl6nMuBPBfuEfys1hO7a8a9e89tPoPw70CFGMXUFNacBTjLWqyGs3B3KxDdI2RhNl7
wiOWJU4cmsxWxaxZtnWv7kNAcyOeEaMwfM7Zcg0C2yIQronF/1WhiCuhIWMv7snLh+QCsaG8Men2
8zOI7MDIIalEysIfDEn++MfeN3pBWB1xECzf4YmB0XxIl/Ec+wWtYhoYpfmDLpVVn/ENTsp4POSm
Ze4EDiXmGXofjQfSsxdU6mN49Q8zo9Abf1ZsqB3iLs40Tk2B2M7qBBTzIlXjhy2HbkeJGMkK4ldW
/Iyr4zlwecpW8/f3HOUQ93IF0tBTmmvg61JxGC/kK20r0mC0r3LbitOvi/28DPniPDwIGunDCRQQ
cQlldi3v4idchBDL7IBSha0PijBBECKWboFdzhlnMtzDJc6NT15xzQaCyHVs3Bmx/xWuj2KEnVMH
FONROPGUJ2Z1+irPw6S/mdV4+axlFWDDUVyGu7P93RBdI35MLR44dRvxkJsH6oUqemcwnJeZF+lt
b3eZ6+VxktgOq5vxcVblp17LKUuGbd5U6khqpvlu9FVEjKvBliMWWEfAbBjCj5Te12FpOMyXwyDn
pfwL8CzHpPIkihHg/FRFf3zIgphIyjCSG7cJb8EnSWQ9gQTiBU58qDSmSU90DF3VHmsMUdQvwFkk
Fyk1Dp9zjbQ9HHJypHUwLT8nGdED43cb2dHxg8YNG0fpQzUoaAJTKBVn2Ka9cqtbJVk/Qb6XG1/+
PvQB8RxaApkhHYqJbE2ykwzjQxhy5d+UhQQuMF/gLVqPZgJ+Jh28zo6DGV8J2rh+Z/67XqGXnSQk
+q9e3vaQchJMPEmksqFmM1emx8BQsja/82p18mjpTjPbYu2jxWn+HhK68zyvX/peM98JBvF6ARYM
+F7A6JKiGtu0zjU0HR78/ZNUeadnpUHiuryoCbEbAFwypF9xxKfUcN5WYW8zmzY0g8hXjVPHoOUW
9ZFEWakMJ7xaKKEgyFQbOs3AoG2qmdxuMl0lZsRsZJnq0oFSxPrbu3bbg1FwbY3/i+fi3RvCd91A
opwGgjAqtvI9pxdSfgQWnlVRTILjlp1Lmo92hvUzilWhzYm40q1zhOmPx43/Kqj4kC5UY33SAhov
F39Jfx9bZG7MOphJBxJ5Cx+ShCZtUDHdAvnzzX4t6anzFRFovTCpsUq0jyaoJvSIEj6IV7yNgdZW
9u58UYN4IaOUtF7TjeSO1QZwIGbBhWpyS85X4rrXK2jiVQ7gaaUDwPdzucnc4hD60ElO2dETIb4D
vydYf7BAR6XZk32MOyq/M2hA3W4fY27ne08MsYQAz2jtrhfNXVue4TNdr8XcyxffPpSg1xpj3QnV
cGlZi5baLeEiTa+N04CV7i0hny9Czu6stuvewTfD0bUPcYB2YuAgjhoFbZNUzYoDbY1pcSN00mg7
bUR4/IoD5QIhjv56GDaUs+Dmo4w2E2qflKFeJjO3EDPh5R15x9QmLcvDVwMvt8V3EzxWPG5suWD4
m+ag1XgkndUwX0DRFoIj8DiHGAy1+ewGmzBsaVtuGY/c1AnrJ/44tZhOJ/RJd8ctXbFVg3+LKooC
6WjHo0vGD6ES5AZcb8K3yrxVkknW3430EnnlO8A/HbdfTvDHULe1wzuM+yDfE9gOy4+Qcs9eOFzn
LNIAgGKH++XE+frOvKVDxlfq+1oahJY1LbIAgS34U9NeNvwe+MlS/QfONlQ0eO9bIeVW4s4oTrdK
j2N/8m5lj2IK5A8owWANpn2TDgXUTjESJdrkiaJs7JDhaQ0WRUmSa5P2eKKSarSxc/Zoccc1YNs6
YUE+G/2d3kf5XqFvaTS4mleC5UQdQKMIcMvNvkJ9UdOy8EzmMHb/EBR1ps4VgXPVSafMx17tegDw
/picOrt39lsUFpkhuLHVCwih6SadKgAX/fw+h8JXJ1kwF5V3STQ138lPq+Bp1vQvbq2Y0WoBGZCL
39oXnY5rhtBBbEMkT9UCp4714DWArmqK9fDKOWy10Simum7Ql0zbtB/nZEqF06ooHmm6j0Uhg7af
v94uMQ2FRTXUQ/M42yxyIpnFGravmjqGmU1sXQRZXxISO664WGUph8Rikhgfs+8mQSmappVlDVDR
Jigj6BbsWGFyD9jYjFyd4UH7JvcHb/Y8b/PQ8Wdq+cdg2nybKZcUn/g4/121X0MEAZ9j0mmduun5
2/zbXvYWl3FL9MOwcPnZkv1VZO9Hk017vTMs7Y/zbMuH7qXeupxAbtRJkSRvNUrJTFmGh1zdgLPx
OW3Uqfiu8V1yB0zIK2vRt0pgXElFTW8z1xtbKAReXT/lFc7GoJBX01rfzmGTPLVdXc8YtvUq4Dvh
q1hm9d4bKMyJ20KeLnxmlFh2gbH21UGhngsT0ECctEMirA4ZAGjC2M8v3Oe1Jm0ZDK7+m/SDhhpn
L4/5J7NwJj1cL2U4gZkC1i2ab7zlujo0iUcImO21NJbaTa2TgcS04WyA3PAkQMPMe8hU1zstw6T6
vK7upeSL93VwV9dO0rOgdZm/WuVtJJRK08aZsiIHXNokJhLkvP84r1nvUPfUXyAuUMGvbX/QTI9Y
NhedWfg0fQdJvnLvcyf0vQXoczi6afDnoHPzMrUG60iabNgOPQxvDLGhccjOK/ziaOYbxgkYZ0/v
Tm5gC5+8VdbcpjBIuUlgGYnLSAlBXutrzRk+xFzQ2Sin/rS1dqT8p/0GaOyoOad4WyeHk6rdXI1R
vWBiZGvH94gvJx0NrWumMzn4WUbYwGKCCJ7iMUcTv0FgY+8o4UhWsSuDleCAUksiGXPeVxZlG9Ow
nSXX7lAtl8prMJSToj78jtw7ejYprsKtE004f2gD90DMneWx0LrZcVJw+RNgqM1cOVXabutYDRoO
8Sqb9CKxqaPdCpLV2vY9QcWRRyuOL1EfslVXhb7lJ/7tWzMm61+r0dUFWTrYwfBZoWUYSXExLkvS
Idpq83uXswqumPv5plWwXh/B5/RI9vEp50gkGzTjt0FD8b4qqpGcCLLm80j4X2Gpx8b79NgKBNdI
Vs6nwtmwE0nrogSkx9wBuN78F8whuzl4BUnWzwJ1mWYBIQIFZNJeuTabkFHC1Jp68Wca4viYGz/v
oVhv7+avXc94FIFF+oV3U69CTgfD49+C8X4l6Jad7QbqSg+i1sIJGiUsnIjSKCycIbSTjFAkWyTS
ZyyqR6D50JzwvenXvm0TNNFuvJunmOT+6Cz2lhTxfd3lX+LkSSmKqKUk1eSYBX2ArWAr3nySwITx
OwSFzwZk5tclDZ3h4BYokYaokuL/pWlTgAaITlYwij7Zyv2HSJJovGvhbrsIRL/nbhpsYaN6ORX4
7SWlthMHO7ohcuVj9oQFV9nsWX+sGSca8lNou0l8MNtbS5LcbkdgsQW72o5VbdYb73xkIl96s0qw
REexvaFRa1f0dOwUb/bBITT3X+s4dA1uRjKG1vwKe2iUvKUDFozKg6Ctldz0B4RzDxV7XZKn52mp
mgMsAkch3sdZkYDaNPJH3/VYmuqf58OSAJK+RCugw98bm5222EBDE7Q8DbD4YW9Lmdoje+cmarlY
GSz7CfjWJa6LIhw2WgHMHl+GaMC8ADj9Pyfy8ZS11H2MiAT0s9Stc0hwvwVbGjZ16c17YzQN0CnN
/0LGJZo9Mc28ppqBgDQUHrKlT6tjX+Amm+XmY9rYo9KyaqYo/8h+4CpFMzU5CcN/Iws0KNvYMCNs
3KzulhhcVXGeZS0lSOeK9vzQQTnoSJzQcWYQ7vzFhAsMiQsv45mRbbBs6JqCtWu8TEs3TaBydrmP
MtVvRB5HyYT3V8WKaUazdm0iSfvEceI3NuFE1C7XTcIEU4jurAM2C2LR1Qe5nweehG66a1TlKS5S
7b+CpwoepoxIvuGdCgF2oHV/UPSci/YJjuqtWhRat42yHcl/8agloC2CjcMZoGKqeRapfvCBufuA
0r+s2maMNs/egrK/NhXD2x1uiaIFiIjhgnXdyXCBZLV9euA1921zjxHXi0m08t7wJbpL/MRCaTeo
B8KF0oB7O5q8uqewKi4GA2NDBMDm0BV5dCChbnxnMl264saGyld1TIr2Zyp6s4cAKf68OwZUOLkE
dymh3lyof44V2/lvCzfs/C6sZc7tLPKZKtYaoko4iZQLAU/L36ppN2EX3zQJDCEIeAL49EnKww6B
jz5RI4QX0YcTSli5gElp5Sco+Mw0oHr++ijSC8e4ZS2NAj0zT2T2rTGZcV175bSKNs+Lc2isAlXZ
+g9wyMwiyj/jw17FDosyD8k9EVfLN5d+QqsAb5JDcvIzi46QAKkTUYZzgjFnxiH8MX7yliW1SXKy
kCfGKGtSYACgaJVAuHp9tldCDZkwEHmQxgQsyeZevsoHVEv3S44PiaO0ws+iwVnTvJFLnBVRGZyf
VuXvUN0s1ojXk+m5DpyXWUzbLOXdnzD6ZQYINJ2pgIAMIWyZb71gM8aOPtj6PObRbKRNz0wnKsGc
X6OonDQDcyXU1gyocKV7yXSg/9IvL8PhKrlCcPjCg4lpNik4nkISa9tZZrNIN5LL4tog1607AwB+
DaUYqcSN7VwCOuojxtH/LJpTXr97IBJE3Etwo293q49dC3aGR/OEfq8s4PGg/SIVUrJV1SCxUrsx
6GNujBFhDkwusA8AlEnozzdVm7mD76ZE35PsNgwUXXlQfEAVRVBOSMm4erBWSu4gxiIpgfogiBoo
wzcFzSkfB0WpMVXdtRegDWC+s+DQ6rmStuaoNskfvOI/im0uKn6v73Zg/CDs9pW2sy2fp2paMiNj
t+RTxjotupWSuH5K4RXSqvZZ2A876zuCoHU8TQJJZ2wuQSqfKZTqnt0IAQlLQbXy9vaGeZncfFtM
Xy4EyC30iZ1bNxtaQciQ7LRl0cUvcvLXd1R+1CAvYkmDR9R1qWGE/05Uq9qiDk0aOisL3D+mFSnP
hoiLBGww1YrXDP5g3nfhCnquJ/IRASTt+fnmunt5fdJyQ6tnNLczAXSsRdFJaic2zkvvLygE6G6l
KgCwpdQf2CNS5j0Dh6UBaekDclYTmDyey2ClyAyIFUBfVz+sYkoZ9iwfrSkTMnUEuFC+pCpTVXvz
np2znwNKPwXekVvl9sd5kDF8OMrFUVuk7VlHrcR8HJKW/4vLYMmL2iebgTDNW1lS1TV6zK0MXMRa
yYU8rc9h12VgydwkI2ZpXm/rsQrimz8vQCajKnRMBJYuJEdhIX2fUC68/d64XE6drF0mA25zGprL
m2m3fFoPiXksVxLkodahsj0auGMStLlT0qNQjNTPV6t1odjBvQRgiskWlAvdpEVjDyj/OmD2SKQY
fql8M/M0Iz2EOzy/wvWYNFd8wcM9iPZiPlgpOIdSXnbH9TesOP6KjYVkkec03hqLxicUk1YvPVi3
n5PodJxcOEWV+3ESASTBfcYGtCfnIb++ocEoLNcdvjGzD2mIsIyfUH7V65ShTcUA+Edv2qltPGuM
gl/e1UHmzjPJSy8PbCqx1oXnT1aZJ67mr/LMZDWq3mppbj1uR44uE1FcUQxeNqU8O7ZGJiTdlpzQ
S2WqcCHA3G17soeK9FTlobntpx50uhqWZcnhIixcXnYbtJrQCTqNWzj+zxgG7OPf6gKk2wdU5Eit
+G/gPgbv04tIiIZW/T1MLjnpCEA4f4z1Crj3GrtfCgUn5gWFRmX/LVrdruH5nOySfW7NG6P5UNS5
5SM+rIUOt3Cudt40yV/7xMpHUhhE+tWg0g3bIekUzbO8Y1qQQGAlpUzAQcjNEdZHKMk1WXWrCgl0
D0fCjgMOlXhdGwiIfw04DfFH5Z1tQ/rrypcOBrXIXOWLvg7e8kiSvbS3Atlpns1wbY26Q0bq773f
02U7enUnYdXdF2jKce06iJR0vS4LZP0hggxe8kOrm/OWE8r2N7kUPTvbmywdVN6abArxTC+R3bYp
FwFBn/qWqzQB2gcXm3kQnAH5zkWcEW7zHFL35kpcJrZV6cEHuUKpBFmWoWTzhSfu3SQXBIoCXj2N
faH6T3nnoZngJRjl1LXYFFOLKaWT4ezuuGcbRE2QLu2W0eIxDOxoV9MKmb7hbqW3ppf26O3kCl+A
CpHkC7xMyT/6aQHdJFebx05QJlo57tsCWjr1R+ROc2cfZgzlyySssGPueXRpKXs4QzO8Iy7GATf6
7AuoMnGn2RHXIuAmF4v1vc95/uhEg4HikbBjIVxPXRcFdE/wByDFc5lX2alEvPwgf2MtNwEPd+C5
X07xgvc1v/f4F57YnXdq1ba1pZZl0fqCEU19qHsmUP3Cm/vkBB0XLjVqsC/kZa3di8l4TAZb3pOg
5/hSRepcuBHfsmeDg/uSaqWU4CgkeT3LAvlxOlJCpfIE8MvLJ5yY2IhCe0R2xeZdR8Nre5UaCqRY
JGuOvvawzSnvT7t0Seft7uAefEmOmLU0KwAMCbyUGLmQoENfvTrtTZ2mQi6A6KiR4Q5VK4nS9Vvd
B9OOgk+I0hAwNZjbbnzFZL6GCEf+VKlYR7821nsYGh4NDyfShxIoxX6SYPEfh/0Oy5NKoPB+37ov
Gj4m6aw1Zca3CF1ijN3fMkuHOwgyU++Fhb70AydWj3inoYGiMdyUJJE78zYsLgYAS/61w3/nR68U
0v+Lcy5hIDomv37/VoFCxE82XmrRttaJWvrx475/Jh7Hw74EQ9M0x0l5y1aYVITzykXZDeG6M0+y
BkAE6E4nBGWtJ4pEw/h9FUhpOY8xoiNiAA5Tven1PlCxhkEEG0jDDi4oTXqz6F8s2h6utj/wPcw9
AR4vlhJ5yA2vEP2lJ4btGxfYLNEqj36rTQ7sLwByUWImfuPhf1QOctG5NQFGeffDPEuV4lv5L0+d
nNpULXVr2xZ1PpA3pDXnCDRMwplJ5edyfKRSZ3zWDpPXhMjRkkupk3hjlzMQq7u5Ya4cfRVTcxnp
x+ELHwvqaAKvBzmbWGxsqBphBCQ7Wad3LZK5a7jyPI+67TiMY3Wu0qbeaeeRMjMDVYwsWGBCHQdc
yvcIr7x3rMD3CGjgVTXF4B4kw2mKoNnPWOnqQgsN4r80uK6W3T1WsKzLkqEgoJiEnkry/slcWCvu
mHjFFoYSgO1E1xpbKM3oOgJRGCbFpX1LsetF532QD3gJF+Z+jMPuQ05hqg6ztCuQ0grmlb0O2awv
OoZ3EmyeWaD8VO566uS0wfX6sCWZiGjNc2LYsTL8ooS+RQMB1PrOz+Eh6l91DYuRYEM7n5BAfPK0
cuVr4kOoc9Kg7uOPiWwr5h2pmgMtkbXhpKKgowJit8OLX062V84hYZG/6R9X3Q/UZ6dD2H/tdG4Y
zhLjRqkRts+5B1lAq1vnIxkKKm4KvHSG3TH6P707nTvIRPCsQSeY3aSCdjHwkXecCea532zfd+Sk
jYRmRq9b7kycLIlbPsTXujFxKjIEWubV84IQee4UdqavgfgvrqyE4Soe6uJ91VLHfMX0vcGDK4YX
UMjvXsTkJgXgjMdb17MZRyDhUbwqLB7zSkZ5gqGB3dKJR/2w1CJpxVamAT18kAM0g1F9UdSDxKWN
oqtevl0uqxwrrG6iue1SklJ0vljmInKjqpGx2xmKRCrYN5Eqxkq58BOatDB9FpYNQ3k7ec37oNEL
Hvj0o0csibuw5+RZcIUgCzn8T3CV6yitlIatmNM5M1jwx/BX+kSJK63ffPS5+tpFakdCgp0XTEvO
bHqvGccDc26w5VY5F5tXClnZpsiXY3mSrn8lNxvWO/+/ttNTNrfRmzyMJ1uA4bHxbuzSzoCsDpz3
+cv2Thxdy/dGURcvkvapVThVrRnYyjEggd5BX7ahP0J54YV6YaVlChBR47CQAvEXeBgnLyx6pm7n
4ZiY5EIFCoaa0rCf7WYT0LIqd1hCR1GZGSARd1jD2ZXAN55IvAHXkWap4WPjspg0Qpav1aHkzJTl
PUlekbvgGqc2PXzdd9AFvFEuHDxviv/mLrEtsA8JoRUtMLLG7GSlJqvRcYeQNyvaXa8YNugeSbRh
GCdt/xq6rTo06izxEyBXLzU1EoJFCHe85RiURPlr8Ud8d2MFt0vBwSpe/PELGRQq0OFhQiU9llrC
P1OT+j3iuIVRv3mrXaYNQ+c/ui9Y9IO+fGLVtBL0k/aOz/2UuGEm/hJinKg7JQsHQZ/CD8d5+B8B
g+dwRsiSL2LZJJE3zqe7GiJiBXSp2bSJjR87/DHLQgCN5nwmlBkhy+D8Oufawo4DD+KJHoL9zrar
ehkKyrjtzP8Vb/gK+XFYOByMx+xXV0UooeBQOql1WGgVH/hNGsdtdvfUa+60/6AFL4UYoN1A+Wmz
7u3+5a847XB3g1IADcBkSxA7xegpKL+7CLeH+IgsCyHau83tcImKuM2wH/zQeF5+0OtR4mMNYPWO
uCKVQPkvojaPHYcaNHo20UzCYwoDr1gDfxhuS8VzNAwEnyKysU2qJ8yRm+X7Ua1nCGiTCGoLj3I0
+Dq+Zig2F0O2mdr/KMt3mhpzZ3iVQ/nP+5rosEWJ17hAFGnBJ7xh0C5rPjnelnUFhwlaud/K6Zsl
FQGKxPHqhF2cOO5ICzng7iwx98uhqQCT2hr8XLmCL1fEDV2qUM8LmFmHJSzqmnoe+xfGq2s9wLa8
OFjh+H342A2J1YVxLsPfA2meQJ49DbalEeZ31Zw0Vu7gnSAxCtqLeIwbZI+AFfXZ5nkE+Gkf7SgP
GDCDYKXVFdTNypp8X4LlJco8cbk2ImwklJEHYhoaLE/w+UMVTHDJfgU7kC/L3ZxKF8HOQ+r1+bwf
xMJsLmrAUaMiO7kUyIkJWZHOkfd2VziLMKj8jz5CC4XF0ZcGLEV6fREJMwuHcUjnLV58VEwNTWuj
bWNaFnIB8BuoBR4Q0/cdJ/fs+fyENWV7fm4hKUUJJNrBHWddk/YLX5y2qCnIDtdf44P5APrOsfPe
Bvly33ZGQzZkCoaORzCgNfgtOfPZB9kS9X5UlFkbcgVZzYAawncsQlN3Z1tHgymu6J17nJ03UcBO
lg4qiYmFssv6dHdkKvATQ28dJ8p8G/zfduJbKQEu1osoOBJWv5ivcSa7wRD2I7bONosmxSEANaIL
6oTI4d8xag1tenO7aWS1SjK86QIvrc0l1uhcMWrK8LghxjZL1C0wz0fpl074aYZDyNXZjGh8JDKT
75CWwwwfbBgxuWdnpWGmbb+OBTGQwnDN/ZfB2LodxKkILOxm2XzOR8ZQPPMEQm9y8A5nNAe+eGxO
O1byFzLXqCcR3ZaXUFIfB7GLhqgddblj/02VjdxPW0Fj/KGq6fpqomEN0NiGP2c3WtfKJYijzD7O
bBN4EqWzt+JKsKcqlRXw/8irRt3hLEJDkjeoCkytz+CXuruz3BYZZ07mlIT9FxubJKE42mzge4tl
IaA3Tx9NOjJ+gGQGYaBEu7S6pv05NpXqutTKLEbbb8zSxLuYJ27kHK+6+f8p4GVnB3Ye0xei1dA0
QJwdjcTWeHEmqSCKCeBsmJm1V/nvuTdHtzATmspF7umSI3zKWZqSSDujPMqOSUojYGndPzJLn04T
u2T0xBE/7ZRVXjaf0GvpoK6pVsCDCu7UXrSyAx4190JN6doTCVtd7dYj82XMX0b+p+tWDTT5iRrX
hl9KsWgQtboWkTCV4hMncpPurmOJ5ZAehklNm/hL1238N2H/OCvBN2n2oFm5Co2ROwlg9hbdjOVC
vA0g3VZYVyKV2uRAsRnqHIFqzIfPQ/pg9GiRKdUT2bDEEeLJ3d894B6s8fT2px0xrPfrf9OCCZ/y
sstTZb8aqD5iCUdkNWIhMTL61o3ILLvElx2xi1bJfpzxfauP7fwAtEG154aC4LE4HKc5oCr1J5IW
fJ5zOXl/y1Vu2lEIIKK9efIB/I0j6IGnzz94LPjuKA2Q8zRZXPGLuoo7JOtb3PQl1AY5AH19NTv8
hEE+ArHMa0OYclUlQnsBCBkYKdMASyFgVxkqfWIe6B8qQ/nkAIWJKL4fKN64+nfIFMZLtKQi3IlL
63qItSsJS/q+iW7XMsfOGY/+5v13C3HjRZ0wvCVCT0ILEVLHSAIr5nXiZq3zOW16pg06LovuYAAB
t7f4pye8YJFoo7s9nine/ZuhM4fYxOUGcLFU0nnPiWniTf8Eowp/yFF5xHrgHcGZvRwyiDRLgkJa
xlYNnRYb7E0AQuSjxPRduvB/JB3lqYhMqGGBsMRa1697m+XanzAN6aPV54Xe/vRGKgD2vQUeUxXt
HVJg3VcmJEPW85QHnQXsxSh9rIAi/8S8Kb8SyEFwRG9GFkT0YZUShiXmodBsqXQixFq7emAhjbrr
BZXmlCZol41PAyQh4xsD75KASCnPH2zpoaSB50hpo7F/oTUqY4kudenYgpoG7gS+/qdCz3c28ExX
yNoTiJWBcHhj6StLTntucqtY7GdBKpOVnHZPshUt2mZLizWtGrm0ZfsEp3n4ZpCo9vBCkiHSRMwe
LzHxEuqGaMxFEiGlyBUf7QjoDxHn0TVV1FCID3QIqKnOV6jysLAavdnuRTJVrvlE220P/6A5fg9y
RKV0HXgCDVbCoFwP5utEEdVChEqhGmAGFT5adPehWIbAKrNJwogNLf/8AXEwrsY5awlkzYmEPkCP
+B/f9q8o62Tzwqan1U7ATbi4DVsyygyMF4wI+jM/n1FZo61EhSxrUjBt6NbuOxb6K4UJk3V3fZcv
h9A+VtFxXDfYib9xFDmEDUQKSZTO9mrCaPoKd9oN2+V/lEzO9/DGJ5w6R9/3+1zv88MqxSbBIpdU
KTRTc4X3ocxC/hFmtU+EaGxV1+nFjHE1z/yTlcbr7yGh9BmR1ROWeYSt1hgf9q9MCHvJO6YdmLRp
Opd7WGnCpwttVMadUhilEXIQXpOmVVKpXKOgOoueazjzw24T3ipTq8G6n/pwQOPcb374XXWjwhIO
AovWuynTE2CAXTKeXSP82m1i1Py/QIbUsK46VRVRPnGE0EIkNKnf73lNb0JVR3QzsK7Af7FKlNsO
OVwZJwhqkcLmVPiUS0epjKtYTVm5fswthQHqv8CSj0aGkMUjJAo4pqssPWw+cmPh49zwmO9giNW0
mIOPPj2FekjvgRqXhlPRC1Ki3bZaogH1V+8kBnGqCoIgQ2aUd8Uv6d7+Ey+pyhOxU6qBxrTnerb+
aTnvD9jeCRqax/m3GEmub0YJup16iEk5ZoUVYN2qNtPY0l5/CuMnLO5MorOWMOtJpWbW7sZvjYcH
JosTnVDZ3AwRErNHoAcLSPn8B+cByeVX8WE1ASdZLrJ0EJm4FR4b2/HmmFDmEvhZ6GThPo6DX0VQ
1KZJ39YFQVpTmukKT4WSkKeLHvZoUVb18rf021GRdEyczJYvtPQ/UuAPcDQ67SCkkqX9QR+jAhHK
3bSNGPX4NxXw/f4e7GyrOTUE6hbeMISxipx50Wdyz6H5U7Tx5ym3/u4+Tar0g571CKqnNi9P84Yp
YKX5RcI1I6iVTytWQm5Eri1rfTR+kdP2381Gwg8i2OtXykP250DKfVr3O5nwPeWewwdZ2YjGtHxu
pn1CCgGv/kIuyMhwzMJ8qQzJ6xzHqOGmgVsH/j+GGNDcpyUCrGSOUahA3SeXHMr4EIoe4lzxDwPx
J1Ur4UzOOtUVjnk7GgJPdJiMeAXTcZwLAypit0hF0QIuCo6MMYfaw/lyrESJaQsWYj03jMaJX8C7
UOubcFn9xdIKQLMeAWrsTlBaL9g5uijGZ69YyjAogTveMLT5fagu7K8fSdNmJ/B1iG52sSoKgQ60
Swh7pHJ48SUxL/okyoEunrf6ctdtXoFmgWR4rbq9iMuw5yxs6y6p0qKiU4covj8e2BPGyVrpuhCN
ZsWjYyLUnFNTEhvW7KwGa0fzY5yurv6xCfcNLxPJzCDxhu0dab2tCIcZfeWhBNdhHVnon3RDMtt2
wWAqlrowsTDFY2pWOa+z10qm0xPfXnYt69TmEGqoZOVBq+PtOMoKyT5AfAbZ+Rgp+51+6NHq5G6F
86kyNWegFjA7/zud/pfbFfJNJZcqdXLB11n3bowVQIJduDStktPPkGqia4uuV3kAVY6hEM46CfT5
bNOI87SaobRpEs9bXKMjJxeeN+ecx2URiZxiwnYevzIpINEk//JhkwmOz9/ihvbVBopVt7uKVqS/
kMNoqKyqPsnkx2NmT2lljbt1rzDLbdoPu6sUpWD/Q7L/MWFqK0uH3qifZm5E/UOpD6LWQR7FhR4f
tzrYnkVflW4sPKGCw1WYhBl4TUwkuhgjLMOK9mMGVv6lcg/E69VAKjox9vCbNPPpPT9VB/I8hdus
gBZHC1bvxdMAYdUCO7UJm1Mo01cT/yWPTO4Mrz+pB6eP818x1j5lc+cUMNVLN9yNyJ80o3FEK2xW
jTmfS4f3BWT2TqFsT7VqZD7k8ka0+t0dzu9RZ1/alx3xv2QYYbcYRy8vddNx4s7u086GFy6FES4I
+3lHUVglJdxnAydc2mK0I4s9qgSGQ7OCN6jUve+bwajj87/GX7xyBLu6AxTlyvZ0GomqZiyZCHdR
+z/aUo+F4vckrWBIiTaQDqCjG6M/tlyAZ/96aYjL4TskE4ve12s+SF8VVhQZHsIUOktwjn4FpG66
Ya3nyqW0UIhsNjJ8ajcodm5wo5ARzc/a5AggRSX/bJSr5mypFvf4I5QRhk0MD/aoFoc/jZ7vZczz
WJ0Rp4jAI3fBU9NubPeKftwOufgT0wIUqERlr3BX29d1wV+pqIsEG5xtylg/0eDW1GMsA3YrwMid
wb4icpa2ulo7PNLoGBWAI6ruUbshBojR6nWZgr9ow3kT2FLkLK1RpCMUbYxCQYOjq6o+chcCaW21
pw4Tb1m3yIIDHpqYxRHw/kvtQPIAeFUz5QztOajKHJbclOFJMsqBJ5wAEp9lzaWfB5/j+X2fq6SH
i3NhJt/CGIWIhahi4g38/LWi37P2M8bJ8IyPVu8g6BaqCcNA9iP4S72e5dbVl8QumCVID/BULLGv
AmFPP/Suz1oIfvYbkJOfl5h4DlEvCUuxrUfu9EqEVJpMUbS9Mva+rasQV7H2ibdYBi3Sl2CBNUQ6
O/qxdWs985Q2lPahGtHzbku94m6tfS59Lzef4vKHSSuUPLQ3Gs9dlr8cAhTXVfCSc7pvfNTlkQnF
GJFSsZg462rHc2Mdzct4zkI4u2xH2MG08w7wT2lHhdEbzPgPB1WCqIiEn1bRgAeHVW3hU1ZJ9dDH
OcQ8CHdkbwPF+5/NiZdXosmEPKZnPKWXkBTyT0RCyhGpctRpjQTcZJlGXmJPlfNt03V0ScbN4SWu
eTrLR7+HoKIrAA8UfLhYAwmytAvslTu3n+ikHQis4NiotceZRbmD6+/3slfZC0rVVOKSBtCMevu5
peZgHqW5xNc6YcVUfiAvPEs7YDmNIc/Y78IYSuV+Xnf9JuaOtxeif9CksS1gX6xPXdPtY6WPjYzl
UbExliJLt/gPyJJ69DpaS9mqAezuNsWTjCduezp6AhNbW8JE6xuM9hX+q94u7Va4R8NFe0X2dfBZ
l5T9eGxOR78g4pcpu1jR6aH6ZSSzH6TilS/a0tA8pyVdaMgDwEiJZlKI97R8zWk+in488P7TN5LC
M2MpRzuJbr02XkQWRlN/cN+m8/ftRB/5YgeqcqEvGSK5dTiMtO73NjkNlIlzeynF7a8uxgIyURkE
hcxpuUJ6fAmPV+eMM8T7eSu2tYtAXXsylVOWWpsHrEbzXm4hf0vsyxgFVAZDKmIfK5c6NsvaVfh5
V6N2LTsySwyYTr9tdg2GvhGhPw3atAxnuklu7wz9Jy71GBYiK+XpF4W3Ew4IrI1F7lrho9tA1yYd
F6KNwXGEVdhfwOqtibmZzD+ukfcOYIsno31shADKjMupKq/K0vYDslDE/iei/hIj6CYfl0DsVutZ
kQwEMwXZmf8XLLxiEcel8eIDLnUcVVokhYxu2vIc8gaDt9es0GHvXpQBWtXFnq8lriqjdVt7JH/F
N0I5JfUm9kd0ANfncPflEt15/wo+bneMIekODoPs/eXiFJ3+MH9EG2xfAoSUsh19c8j0tkqWUIVt
rq1ouAO83dGJTUb1SmL5OdWnaXhJMLTxLNmbmwJvnwg9Y/O5qEoFydBjhZZjrRZ5GMRAjztGX8n4
VLqLBW/0J387zlllI3rI2ma/uXHqMZCF99aN5m8IruAXovga22W2VEUr6mXeN0x9wnDP/xtLz+Mc
qpyXQhWealnz5GlxoKH2DsKHkW0+6zhNSswptzKsCK9NcExG08B/RdRo7/yUU/SM3RrMVmTRYv/Z
QDVUs/xYE/xh4/y6rwRn06YztS3KT7hmgsdPLZ37oJ8Vj4IP4HtW+UF5SpyA07zoffS7gpXOkf/a
Io0k9fAKmismihDL6jCqbLu8PviSFom2Tog3Dere6z9vomuMfrMy/SpX3MjfBVo22ZklADo/jSFt
uJ0QJQaKh+OG4GDRTOtCws7+RuiSGH0b7GUUFq4lz4YBGIaf4HhQa1+yIWuey8y5X9RcmR4uaa9F
REG5GkF6yj0cBUFkiuFSqZ4edtERQyJNLTCJQqprlX9XnaW/mnW5iIGC+I3+H4IJRkAr+Trp7j19
+StJCjEnYUKnRyJpblwiZA35tAxv+K8QL9i0uoTw0Xeclc7bj8PVlcwXWkeDqw2iDKl4KvFj3yfj
V8IYzfMuQpNCj1VTGVrIUVS3FTmgtPUcIPLbbZMaRJz4Jqsjpk/ASWtJ0FUpi8pkUf6L6QhwziL+
hJNVRN98qxpx3+bhL8b+t/q/lG2Ad7uTAPeO4G5NTNBk/EfahKkrXcEgyHFfp3UZhe5evQptWCn2
mWvp80kJigOpfdtnKTjOt14ukgcCCP1jA94BSXnNInnaQizLYvFBAYCkbI6RFLmlPVikYuxNjUCe
ppwpI8RmmRRAxARug9kwSA/qwDprOmTlVltoXQx9R144ljEUhmostmjoU2xaKX7kpG7Y9uAb9zzH
u3+lJoJxcMcYvul3pV4RUlJ5UoEHe8xcFKg6665N8nOsHL6M05RMNz7wNW5lff6Q8nff1pw2xgto
Ax9iJ0qLUfVKusErxcthKfR4gbyPzhkG7T0B6gCPdmPjG2WGdup5MLQNAt1MYwELEcW/RnMa7KgS
XhZ24B7CDoLaL67ei9ZpfHEALjv/+wS/fuqnvzgOraXPZrtz+8vkr2wxk1NwUP7+NHBedEWFEHA9
23lFwJpJW9AEIcU41AVNVH7syHWo+dAu8vtzNq/8iwa8cNmRd0ATN9bNItEi1LBRdX/Fss3Ttj69
yxpj1q5INB9QvapU0Zry43nwjkBmCAnG/ObJSmXgZBYOc8fbObvnOenfAEk2l9J/4HKywPwBLkIg
UKxhFeM3Mm6V3rhsA/kioAbOM4ntgjUBUfBhjKaMSuuT5WoPf5RpoaWoaHBK37Ky7h8ME5Oz5gUv
uC2SIl5oinRMGQ3AGFjdaK712HPCXkh9VSl0Gg2K34NdZLeGKNohLLKg8I9XZ2qbjTmabWpi8egh
ikrU+2bFbYOlMZ6sepE/dA+uUr1AMJo9SIFD9TI0RPNTcFOVhu4QLPHIwfXJhqFtV8XHmclLYn0Q
3UXU1Gcf+xQgZOL8YaBCpe+4xJTjxJfMXlzUD3XDqpbVgQs36DElKybuR7tH6QNBRaYLHLAFN/gL
pff4nVQ9/ok8zeoXb6ErkrPFftGgfZv+emxCa6f1KtqVXPAds1kvF4iaRi+z7mRW2e4L5u2/6HuN
cbEtQbTd7mKNMY85V5pJGX7oCWKzPa4IPukSxlpjFmOWx/f0kJW/PvXWZhcs/gXc2SJEl93RsLUS
SYZKtWYz4jFE5iBiIZtTh/cUVfafDdXx9rqIJ+BpuFz4NfVlJUN9efAYUK1YfnEhzXbjyu86jXfE
6cJER061CHwQkmkQEdEBmFeKuq8bBfRZZe8r3pOjrGpOV2rB+aW0jS114BNCvTa2kwFzYXMorMms
f6VED1GclfOzz7vAz3FHLYV7yQaOPYkIRTFSigdN3Ml4s6nmS9zOltv+xkYPccrI1bYKEv5RWzR5
RczN3zoth+6JwTbDjJiMJOPnf70LJ3cDZptdEtOccgZ9eaZ4p34/HeFjxID43FvyofXYCGiVQJeY
3S7ny8k6xm6XIz7G+d4LFlixx3TX8uWBRaEtpIMdIdPDsnCpYlmGbZLtGIvsYDfGD/mcO7+AWy3i
lnQGh73UaV6311aYoiKBfBCRjHmFYfRliPSe6ch6KjVAfv15/+aMRykALwXLC5PXXLauOjZsA2VP
YwLq5RJ8vImmAdN3HbE/ULNryYaHoUpPn/XW/AJBlzld0oaFi0UsDN3FB+ghHqqapC46GqPW5aQG
B1JSfj2YjFyRYjA3UOhxcseF2ARGlhjx7rrETDRboZxVgM7nNdRzl0ITtEWUFf2FV7CqXdOwai7Z
tlVgXHqgOXA0IA+MzyNONZBaOEQ4dvlunxX49mDy7ox0r+QOKS2ujEc/qX2RBheZIH4dVD9YMa7Z
eevQvrQ95ENSDexa0sXopZuJu19asZF6tdmb8LwGPnB3eEgGIqSYF1pdd/nB3OtKYVnNaMcVzwtS
8QjznQQAbEVXVTp32CPf1TiSU1PmqvJ+cSaAUPievr9+/18zRYvC7xra7uh8K21v/nYJvhAJci8G
7AhSBwyKx9ExMo213BRIf5+8HdV2Ue5F7k6gMQ1EFQ5VNu1N/MpaRHgXbDmC7A5LxPG/ca9mv7PF
wi7B7POUnyJvEAqSHeG4WOqs5slcyTiYohByh8BbQtcAyQDRuJGrLjo+60JHpQhS1P7MNiVkGiy/
nrnhTz7wpWoYysj2fIcvWVDKrJYyWCLAtLCJ/Yi12pGOi+//FjCewdG0NZ1yhdegNxTm+iXaYjUv
qHDU+O7nia0T0cwPNzuJLsQjLNE2PlsKtiInSFoPC02RMOTMx4POfjyOuhWjnrB2TD30w/cm1kbx
ENaxtNAJZTkt+ixaB5Pe67uRY5C8FcaVfuZXhDyZrCidVbSrKy7FthUwLb0H7b/paCZMY8odNKGi
SLwNbTKSjLEQky5Wh/w6Oc6t22WtHuMOLM1vHqrqfbNb9kA8TJvQbJ6L08Y94z22N6/JRzuMdvyJ
4B/v02OtA/aXkgxdI6eXom7KPWgICQSdQ7MVMgl8+1rRUcYV8N2IMYKtWsqdTQbbilMeWwocWd7w
MhPQpiq6KFUJOwo4am2nlkGDvfK3LC+HpHA9R4p21Wcxh+82tPopybutgdkVnUMZEDojw+f7c0v8
5Gggxfpeg8RM+HgG7bpsYoK9DYroT8WQUqKlC5iKN3CpRCl79MvVoU5TDdM4mSKWcJNq5b+MNHZX
x5mN6dzxTwvtVU/tydZxwKFIOZLdQPJe1YbBIEzS1Q80RftPsvIfvrltCDMqkrH+2FBLVjWLxrck
OwruKwEkFoAI6j1iynPYDD1mBLajV/6owssV/hIXynRHtGD1yw5l/nZPmJp2VVlPNMhW3LJeR731
VUl5vxoDUuonG+pmRh9uzmaqm28tYvEoFTJfnzrsQZcqdnrKsiR+Yj43NOW+yVdmh3S/M7FnHDLU
TIWFE3ZBLHd5uA7Rm/y0MwEywz5tHDPRYqLiR5ltg2v/UNQsHZTB8EBDbiZ7KurpBsVBQ8LPeTfB
jKEdI2Sgtooq+ruqVuNAtP/hamYWlY4y3U+sTb6cYARASlHKgFqPj/a68RMxM8q8lqOaH5NwxyQK
s2jEjdbxXUAMIVRkVFQ9/EE/D1phD88kSYyptVSWjMI8YsGO7RAOba2yp5yzGHT8wJLJQNOQIdjT
EIqg6iTsYjKH9+7z5EEA/X6C/LEFXU5I3CiRSl6Hcxs8Tnhl/z714aLZLCu1GyZMoqFOWNQjBm46
szrLq6Djg9lTZW4MUlkHj6GGuIBtEDakUz8ur3ieisfrMITzDqBq64BrbAGrt9IsArtfVzTmUeE7
gR/NE6VF6a8wmeAud80FTNWWCNmPkCKOyb1goBRv7V7eOdogTfx07NCOM3OlXuQOX9Mr1Lhcs6KD
vo89mpRIxXuKSCUnBSSTBqWxbUybJ9nO83Blu1YsimxjlrVlbtnOEouEi+jh23MZqR4H1o9VAw+K
0KfcCN7u3/YFxiFVh54ZdNfjuLBDFtIkMLyCmS/Fh2DK/jmZlQOIrkUXr1K9wPA2i0tGrEBrjaim
1fv3ibxcPqcYSLaeVt2PRbHkFZYadrtNbUeGrYTtaFRQbgVsWMOCbx6xc4SC8KGWgmqXKclbZR6Q
ii3Xaw8hB3rWQAOH2z8K038y43iTRp0n2XfsxPxHmi2f1lgmqpNIgBpqX7gW+mojO58gXo92bKFn
sc2ae+R8pQBzHyTajRuj64FjjHD4+TdsUyyEHAcKr6rnjpt7Sdsar55xbF0icV9jkf2a6E2brwNA
gVTlB4lAWw6NMUJavBKSXFcwteuS/IlwqdgQzuNeG5gRtlga3MghQv18++RxgTqqLAgR4CvpPTvD
6ZTtgVGTrxeo3BvAK0J1cXW2UnVsiyN2Yuov1LenATcat9Mbw5p5+M0MV6YMMhu1PbAmoxF3QZ27
elbkXamvtChz+i02UPH012wl5vXjylsge0zZ3hSk1cVPOReyvzhZWhJzvgdkhurMMHWgc29NXJJt
3Z8YKR/bayKNl2imYcr9/7xjJScOVoAWNMD2lMY9dwt+oN3YaNeRD8XVbCxc0wp0AHb7G/sEaQ2b
hrtW+RZlxj488lfUwsowgOrOmu9mb/TrCYhHuHvIPH2u1pZGlUWc+5oQPJIpxl2F9LZF+QDDVACh
0wB8z24WPZxQ9Zq/siA6gd7Zdb2LWp08QBIsQtSQR3H6ZbJpDsmOA+Uw3ZWwar3nr7QFjHOp4ChN
fp8bCtYUn3I6ovg9nOIAw5ulgedQvC6nHMVwxAZlocW7dI8/87EhO7akpGnl81q8DwnWj9yHLfU9
75s/9+D0jrM/1PqQKxcUciawvdhcFkcsxyPLSH8C+op9tjdUM+frZwz1ZR8YFdmEwBT4rRSYhg+K
1zTp35CpOM7rrMsBqtJqJOMqEkOQQdA6en8yX4U9L/nMdG2M3m7TPj5rOdereeBl+m4XuDa5R4a6
VDI3USre2KAQxYoFeHIOYrPcYK1fM5gv5WnBO6A/c2IcC07YMSyEuuDDrLVyHd42559b2NBPYUi8
3/gY4n/RZyCMIoJ8egvyaI1nBcX7fCSSlKqfjgioYlQ9SfNqFuU/Zdq97ZlGDGdSMBfPK2wrvXQ8
fzIq1b8HIytqRffOBhh1T9xAP2N1oDedZB5NWqPmoLs1Ab63NheBgDHFwLyu1QMa2MjiLjZAiDmQ
RNYjIWYMy8wsIOyZGrnifMCQEEmGAnvUBddrkSSEVZur+4EcAHRtItGg1i8iktIi3/Kueut6wpKE
4G/BW3p8uC5kSXN7WNNcaDaHrIB6RfNuIrjUDGBysFEze9CS4FspSO35tywRImid2mIZ2iO/sZQZ
CHH+NN1R6LigYkDS4g/zsIfTx4uXv2OJOL5zxekUNDQnCLFk6Myob3FB/JWqM6UdZFCgGmeD7lsB
w7Juq+7qAVrZjisLEoGJmvk/0mDsOA4z3jCD6LQjdtFzfSY4sU0z3DXZGxY3uyoSW0+jQL9gdX2u
1w+emE0o6pDj8CJX3OEbwuE6EY+BoqFGS2U43x+48tEGjOyCQrrwYiT58P8hCMwOOpKryJld5NZn
BzR5Wf9fI9zyfytYSxLyKhxJ4K61g9gYuZA7v78z1w3FTt+rB10Loe7lIpU1D0AXt10Ny/ADfzaP
z6JabLqkqVexKWygK/4xh3vuECaZH66KVX3MiJ1klyutnyPjEkC3YyNM2lApEVxeVadOzFSagaty
rJffVaIcn7rX3nn9uPAn0bhp+19DLmwLKGld/zX0os65SFPmItdo+G/SxPEUCirEws9tgc0H1u6w
zzZEDyVhXEhcfFBccbTKi1VWibzfDdxCCDZxdkWS6OMukPln54SEKPh1a6DLtB2cmXrcUvw0AZiD
cs/58YllSp9PyaFk6AyKDB3k91hBp30PjEOLhQMEJ9eMTubQVMRlNatWeQ7jMxg5OVmfQ7EWeB3Q
CJGn5O8iVCZHcOOAB5AJk9jR0QKSx16CgLZ7NsAgl1J0/mNMmPTwpQPONWVVG0JhwQY2UuxM65jU
wAAAoJtghshb+AB9Pv24WumRidaOLdgxkRY6Ux1ZCb7otw9FSb4xTl635OOdk4kaT6Z17voBd80F
aZvLw5HS0qg2UjhrIHvvHolp0XcN73km84cP95WitT5JN017Taq0NSaCV73htSHNDp8+ZBLqOXPX
3QFtLM2h/lqadc5Tw+RRzvrCYAtfeuLrUinQwfqKJ9/aJ8L+/Ot10QBSVTQXtO9rxG2mXpilJbbI
IcNQVTFJjx1C5CW75wpzkwm49GlkzZxp7XFPe+3Bc3mHgAr7Xj9s0xj6/y0EF79JbBdd/hxbQJtA
CzdOd3yi5PK+uzmSlScPeZEsKDt9Q+MIZVXj2qWHbvDkBdX/VKGtsOqS748YNwE4gGNO4KGzetWY
S+xdZSGl8USVZObbYV5Zu4iB7LiYb58F0fJ1iX/F9k7xiZi6UMIXu7VwPY6FoWklrgYyeJIO0EBA
G/ozqZ2KcNQ9NfXLl3t2CEp8lqgmEwJtMuwfFU/KcJIh+sUZBAxNmtwa5moozCCLeLOUPjUX6Ts4
ipAhRDGhyww9iF3xINYuSoMhMSLcBODOs3iPhOnVXqz4GBkw064iFkO/ynUT3lxB6r7nEM+gDMbN
zMYNrW+mi1wKhHjdC9WlUMJ8hv6tJPY5xwU6GA1haQMqffYh7x8qqnZe70rQWp8pXxcGx4kE7mnd
J6ROCj4OxE2NX+Efq2HNlG2Sr7y6zL2j/3QDNW1fFSI3/6hB6EsbbZnXWRWVtoJ8w94eKzNPjSdJ
aClrJv0FPhN/ON8uEZqkr/3yBvOAI+ddytrnr20NBOJuBnj6wySSMN3+iCj9F0DgstUhVne9eoV+
ukFTYGnn/R1eMK7C6q7mi0vycV6pMxrGBSivLyBKvpKKu5RwnFb9HLjhq4ZiCrv12JByWEBZS7f0
L6/XJXJuVMZkDtRb+FlCwS+qk/2I4l3IXFTg4Hw1z3J0OQmmxdRXNxFrptfuikOQjFfWz6EKBfjk
8mADBHhkUvTVfRDH7WGkn4q0+p02YjLPXC5b+rHk6RjSO33IKTkJOcImFqXR2F1M/M0Qsn67Ug3D
ZuaEFe/U+CstyscjQ+rUw3uu/uCJeh2qKl4DG5nJ1hdazhcgWSRJrvObrPbRBjXr9LF3FP2uCx8C
28dj51FIMhTi7azWfDnDSEcbl7RZafHNTEeJmXJ+XXCFcryojIWwqoQTdYyes/VPGte10VJLbjQw
PgDEXiDxVvMr0H58s/rXKyVkTv6Fns3xWX4TdBs85C6PKA04uxF2LDS/3agvPj167p9e36CqhD7x
aF0rAY+QSlBiTT6z63zmd17bz8Gs8Dn7rMf/5UElSVPPJ+SPcDVUWZOc6lGd93I1AhzhK3MvdsRm
DATJdGKv8MIpJ0ECuqfMCIHtShxZrPBLjMBY11YBEXOgRpz/TNqDp7Px2hilfRXmMEHKeAsm6c4b
tvQli5yXi50zbeVeK22bdfk/FnX/CUYULhXP52fbebTKO8GCWC9XQvQzAbsZ7NaaV1xATJ2jyObH
1zK7thtUHMoAzYksFjB5Bblz+OIth4TASYj+vlJK99UOMJMPJhHTEh9w+rhg2kObM5ukKrna3g7w
8ChjEJT15UquJj0bLOu7+xGHxsdZWaOoSPWLDuIjcd9IR3aeQI20/G0YsX/OO9hwUysMMaoOKG16
adMevewBT332r+iNkJvL5JrHEbpd+gCeVjlbkcnnn2gmSmn9lEj3u8siPYxP0gKmh/IVWOc7Pgtj
K9G1/NyftmqdeQyqxtSTsfFLN11GJZXo/YOxNnsDfQMPssrI3hOjiYI4NjyPhL3QevNAlPd5c1EP
V6gbxq1DvK+GNZ4i2lf5qUsACOEoK1p3f22VPHwb8nODO02ZzHCdEEfAW/lhd1MLzNuODaSXHOfy
V9ynr0yhD5qaEirCt1cND4Nz/MDsmuWE3joytUkXpdDrYNIRVEhhsOIFufMTd81WGxrMgTLjrMxh
iBCtTkrOBQXF6MKDNjOjleafZtEVk6OoV0Gq+Z7dZnwecsr4AQjKwl8nQewtsiVafK6R7Yx1zU0t
lg9C2ux3qw9IRm1qDYDKb20gA891+rf7VDxk2qRjrv8BGuQ6fkjgeKHstRLePowQqj7cYJ+a/oMV
CC2aimv+lU/B+psySXTl7EHqm0YPZUfDVuwySER+/cPLZFxLX8b0+durreVt+vrm/8fMcq2D321Y
tSPZ0BQ50b6eqTDLgMEhxWVqtsGy6zuQVE5GmYWYP6URkDxVYIEK8DIfHO8BKYM3BdK9rqMp0mQ0
89yo2WyeFS73fAMg9JpimyORH/waRb4lI1V1VtBEPcOEjn5F8A705BbbmmlrqCqSZkyUALSufVR8
xTBJj+SfgL2OJGBP/hVoqSJDmn3bnScJW4RzwJbwVj7CtcFozHzpIXAyhgQHHfBF3T3Ezsrtrx39
LIRFzfVITC+k36LdO8RI2od/zzWpzYmUUETkqbP2E2xhIJxm4RMMmFTaa7/MshZb7PXgbu1xOu4+
0pMsOW/6iahDl1x9Lk3FRmLCmIrX99TZ5Wi4w/m9n6fb9k2V5CDxc6xY32yz+ZofDtyKd9ksIy6j
Le8XuvNFxZ4soOK9HDgoVzzN5zeJmhi7eHYXnsqyeP9AqlMxxHSQnF7eTlkgXHmVJZ/2zQNk1twx
4FFH8V/M2JLqRuPkroafxzUCGMPoW7an6YGwBC7eE7RXhD+uuspY0I4s6xPE/4A8sghS87ziMO+1
7Ez/5EqFre8V9xcH3ZtTw4MVtDUNcktRK6EcdIuyblqaUTon7mo4YHB/S/6+Jm6KPdFCYfxp6s0w
YWKwHkNqVp+p32ZO/GiKs13dVVreKufuSAwU336JbTvyYdQVanBzj/bfPp+xDjG5V2w+h7XGJoLY
vrIFNgp9RAxDA7txVHuLq/kCzQAKdooFrUu5EcMsUKArNZE/8447hEni018OPy1xyeKHRolTdJeq
rCjxzu+f1EZu5H2itZhKE/9n2pXtYDU7bTCacfBlXyFIdFvKz9UDy5ZuRgNEyoP/zs7MddQXMTXK
aKhXQevuQJk4m9oZh+yGTQ1r2NWTlC9yhzXT7T4H/0g89o/5UgZ0NlDauA5lurE3NfS7qv3jaTMl
YQqRIIoPbKhCaG2HxSZpuGeJ+LQcGX3EZjbGt0n0xEuRhEoXNKprAk+DNVovB8wSluV58uNCG4YG
/yy4dDzf7oWKzwPxv8f8FsgQcsej6CvGpGAl9VpDyp1Q418lTuXi47D0/j3o0ijzrygo/FYeidzH
+z3KCOzjCQelRIbjVwfXLr6eDEoYtHTfTG0jqdUoTNz4yRirnatIsrPJ8rUyT2lc1ZWQ4e2Upp/5
g2PXs0d24G1QmeVv48rLchPJTS3qJxRWopU1URQm5dxOGGy5KnqyWN5intRwDRQwXRgEQFSf4Mn4
4VF9/vwkLzck1d5ORoguBKcIeezB9hGeoVOOYK9wJHFPHdcg882uzj95HA28ph1zvUO5NmcOf+O8
eeN2MoWVmSCm/rgyH5mQ1EofSPMrWTTCvomY/zbRIfPlupu71Hw4JVOOXVM+k1W9Rv6T9FWT4frd
d4donucYuK61yLli+tBFMojwue6SHqHQAe7eIn7cWrKHqMIEprDiWxonvuZdGwNnxqjF/GxexE3o
i3v2K5xYJRh0dNeVm/BwahPs9vtA/s3yeSTGcUm6EOGlmGYl8SYRE0jMe/Zsc5EM2nNVv5DoZzlQ
TvVyS6eLDjZuki5K7LCknykOfQ3kEImrx/dMWo2DchT+siGtbB7vDiccyRaYL/MLCqmfBxPrsVwd
aoKLBjGhxa4tJquo5Qe0FYL0RkJoJhuX/18NYaha+xpGX52xNjwwiExf6cmkTrNJzTac3n7Mm/kB
qDRaWBMeMewW82MH+kwQ1WPs09LYDVATZ7Wte8qDZ7Uz4PVDUYgSjVzyuQr1LOLEQlsprx7eMTxq
1YGICQIbtJ0mhamrCzQC6HxjhCvWkdprTj9x2UkOTm8BSQFZDy4iv5r0mq5v+sUqVtgcMNN+2p51
BjGqAkl9ZNXVHi2RvrnLAMkKtDPcSojEZVdcMsMcovvbxs1W8tLmZZX21nTfBuHV+Ub6HDrhS36Z
uZxZzK7HQL8+mNbZBkWUduaO01CQxIti12P2SzeVc4tfHMegsJSVBoAI4fd9JyAPwSaH9MTD6Wqh
fPv6LThMNe46oQ8p3kMbX35poE3N2QDHxqvsi6pkNv0op21DNxuqMBwy6iWMtnlv5llUNxh72KCc
3vUFYoAGhxbwF0I0pYcpiG6QrclGxJzHFQnEYfzpeKG8wDKO4a6GAweS4YqVwss2dz9UcvW5KA7t
iAdpFKCYwVV59Hy8MyNqBh02cr/gV+0l5Wc5Yv9kg2g76oWNF5Buegtt5q7QrWuAuRQMoqG8xxi/
ccxKL8jpiWQ4SS/oYW18cHg07PW+b2D46T+eGmfQ0xS8ZtmNRo3belDXbdPE0XIcFK/Cy5hQCsp+
a/7sgGQVePFVC553UVxpXCVlI26IX8RX6KThnIfarX0Z9/7s4xAKKUL3BLfXsPiU58wBkJMv6ExD
07Ea4USlIus8kzYwRJLpvsJSdb+dkDDtxBEXJgayMWh2eaXzl9MRYsK6w4g2yiddmnWNlKTCHjo0
1ML9etxiujqZlNByP0WRsCk3WGNHgKtVBCJ5kl6vUmPhE/ZQ0PkUh1nnxMZfLB6hdZLKN3HilIue
kPc+xLaZWPtyG6ily18XPez8UmOkBuAX4sjMVYH/brwgc2VsdyJwfNTVGxhaN8sYZCDPajBh7XFa
PJaU8FvWKJPiDLTfkllZ6YIN5Uhf2iRdtsdJsW/W7VYy/kA/dy7yUZlV8DqTGGXEJVUysk1isGCU
5jWCDhiK2GNb6/vPxQav8tnUVmGzjWQc2tENEOZEoh1BtCDfEQ2Wqo7At4gC1hF/hLXhGDUjxA4d
7RxYv2e3w+GL8BOQ6w2eaXczpE6DZ3vfZxAHZ2rHB/idj/dr8bpoAPgYYTJTDISZAPAecv0hX8i5
yA+Mi319xXHKuPhZC5d8rBirJMPcrdD+zt25r1niuWd11jdnzE7vtl40U6HB676bjhFhtb9Z3tDS
hVMZSUGvcgg+2fFtlx81fOeoACRoB1uK0KLY/uHAC1ZwwHVPMr316IEac9EcagjmELdDCWeKVm29
xB16bmLkTEOUCpRlBhVc88h66BJe5TDHNiLMYl13tlLof3/lMfnhO35aWi8tLmg2nw5zOZeB5be3
fGN1uCY4bA+uACKcgi8kirLurHpUYSz+Hr8QLHIFkrKRicCfjUHnUCZWgQuX6FdXVzmakCtZ1Nfs
nEwST7TElGyHMxW6Y3SJwZJdhGB0+w3fM0QkvUx3oa/Q7J5BinBvDR6s6fJ/i/ZeiRKdZREajxiw
I+LhkqMDmHaWKzmn1XUTXyHIDz/y93MqMmxnuWxZ6tpakctco8qqtC2q3ES4xYWIdjtivnhSP+Ox
GU8rvEQEWzk8+k86biuuysagJXGWsT8vea4P8gHXsk+53uAkvne/1KUKJtY/hLsWZ8nSj2PSAvc7
zC4oL/Ab035lrhEQQcD1ilv3TE59JmtvqKNBkgOovkEEjg8lGxz9h92RWjaUE2lZNWSp6rwpeMMR
tKLWLPWOxq7hXZJWUeVau2bC9KlPWFQyFiI4VE9FXp1RXOGM6MR09YrZ1CBtY0qQb5R52ectt02/
+55rw8Bvmv+J/tEZQ+iUOACeVfaq4BodjDgYwP7xDbJtJKMVtzD07kXjmVXn8RyroLpCWADWpwZg
dNMc3fVR0eHUIxMNSLbOKnta9efDMmNe/jKQiPa7rg3HwVuLJTupcGlJiBTRkz7b9G1qD6atzH8h
kMS3RhmAyrarPJwhgBWZffdOXwyfotsSigeJZSH7GlAi03vJRPYzt5N6+gH5RSu5Nm8g1H6q39A5
TtoL/aWzqNUOMo7vsg9IfRMXBYZK5ewVx52RO0IGJb897GUTxY0zKGKlOu6RBql6Q4LgLKl5wR7r
m0k5b8A/aadkg6nNw0yzSaZuWhU/8VdiC6sXmpUdqy4dmA602Oo7MecaXnbuc1wdC/mzazKgodbu
V2cnPJRjaUD+l4QIU6ggZVTFNjNLVOtiya0ccKQbcUMCXMNq0kr9kbJ++Hkuy1d0LhtcKHcnbNLt
suuvREIVTXZmSMUW1RL7rjv1/p45Y79aIAwk4L2moKYm2xoCJV+4I12s10fXOpa5iA9+xk08/Twe
UC9G0LSKjNJ4JcK/rd0JyUVaf5eYzMezezt3JinYhwfCnie96RVW9bXWP691Ic9YGEaqY93rRKRl
pLvVWLYCQtodrzmHjOFQ85HOVATChHYSU1XJdSQ0I0a58BZNZYxhFH+xxC2GnXmkhxWDWOnRZ8J1
6dhJ1ow0TscKV82+sohps4t1mFz28w8kvKDIsj+tH34sYAT7ARZmRVc3qHcZ7yF6KxpjMl3cpYYg
lXoJXvuBIgCythZd50cKrQTxcVaUETijjqT3qGkk1eN44zjp18Q64jroBu4mAtq1+R2X25JjzV1n
dK5/JeHdosMmP4NppfJr7H0P5nsROKx4Q+9yOqk4gxnxSVXUpF3Ya9wgn+5uRc8BDiPn9O8XEPkv
ha2WceIwwnIQsVKXHKEM4pnfEG6okgCh4WyosMyZnZ4+ctGqjq3qAhrG7jmW+2762BPjkPx34cwR
xZF4J5jlyNoZb0gbJKEaJZocMPD/L2KfrDi5CCIomIHJjhpO1Jf9KLP7hrctwPivM5ZtbnGVLvdG
2G0B3lEZLwxH6uzLqzmR0d4Ij1Pn17vViByJw+5BDD6L82GS92fINdPi9k9vRer2eExqufz0hsJg
8u/yGBrfW8islHQEmRyFdg8Genx/0lX0OMDuVpUSpIiax7vf90S8Ey5+YaDqsGOw7FSFGXZSMnGg
AL9Gp6BmJ2w/bD8rTYswG9BXhqlwBsgf29KVkIy+6EzBSGH6NbVfCUVh9Du6Z/X4Iy8Om5t4uAZo
fnz5TPaBdpoFYd4jLu/WV9/87KKGrfcs+Qi8aDwV3/Qi3nTFNt7CoRAUtU5CH7H1FljYO1Tvb7Zm
Dy6VNk/PoYiTlfXLSrUw85NXnDhU393KlUdk0cJQOeKdJrB5Dmgv2oJfl5ZSE7HZBrmUvg+s+o+N
dc+eZ91yy4xna77FFWVf96rYIEChqOUaZ4JDLwwru+46fjev/0B4goBwaZW0jSNGPt/K6iGfAMcX
j9pEbokBUWJL1PQeNppWVfYduHzRAMYY6fk4Jj95F81y51Eavhn67prxYw2EK0u4KlYy1cPerM3y
4SJPd6M981iPNacYX9B0yLtL4wF0JrEoajnisOrp8K4OXwCv9dKwo3A00So/6HRT0CQfr6Xa2Pmr
7K7Ren0jS96jX3YoOE2wLjU3yeU4sr6JJlqvsvN9axVx/EJLpQ1SimS2ca9Y6K2OkWZlHPPq1Skq
WDBIbsOIkAXaHFTV/DWu2M8lOK2tkLTeitcplaI+K5EovpHjFbXb5IKs0wnddxUrRRysuxTeMSGQ
JkiFRJwpcns41behFc9w2YGDpc+dTF4eUCI4x97xN6Jqv+P0BwaqbzSpj+jTxQ9fa2P5wQdoG+Cf
v2f7gjy9TsrBLK9bBdg1HIYYoxPM+ykMTVoJSWQOSfVGXKrVT7T3K6uofhA1siwlNj7MCi2fHM/D
75u9ZxFRZP6pRWfK2KzsixvdPnaunW4/9N/OeNiBBWVreRg11c8QpG0Uu/tzuUNUdVx1RGE6rahO
1eZEmI/6r518LQROGVIoFp1/HV8iydRkMXfN6awgHnrp7xzgT+orNa7fg31URjaacnlSSv/VYdVr
p7gNextCYaN4qoWoAlPR91FBFNqhD0gRxeyOKgQqyEbkmjsLoNQTi4VKGMxS4O7eIHBYYlsI8TSS
KM5zEi8YUYncizK3xA0Tjk2YmdsIsvaQTWkQkZlp3bKxINVKCJXqIU5XHU4l9S8ZJPJrZUT1uqDZ
kazppGMym2tVlm9fnDMJw/+rvXy6XSBxgALchDEarHWR5kVKi6kxbS8Vhz3gUlrDLMdgTkdZYz4/
kX5qt7NPwqYmqcQOX92lCTRNYqZ4OdJ5nEA+Z7aNAFK2TLn4WimFNYvScv9zVUrmzLrKNkKy7WA7
Tj7MpwV2aWG93BYTCqjcy+eOPwZH4F33HBIcdvqfvBsNeoSbD02hvU8OmM9RJ/s0JY6HcSu4gKO8
mm4Mo+BTX/LxQdicbJjGd5nyUub3NPwc8fTovW6htBmguF2CBLSzqPsjAU12fVFcAuVqg0fTqoUO
A6K2TMOSjwNRnOhXNQhsT9TVtC7Wrvwp/BfOD31l3+aWHrRj7Merg7nxa4TOiANzPhpCTMAB5G0m
gn00F3eMx1wP4Y4W1vp5LV+iASKyqQzsC+b1jzSfgX3rLdoPEQqgEH0aIhPRRKFt7KzGexuhKKKs
StWNf09E0/UhQv60zn94pN6xvuaB1vxTYT+UzKZAUZY6QZz3Q+8XB9W9sydpeo5Sm/1CBGkkuodd
DN/r1gNh2T1oL7MBYciPj+UdXklVvwcvEDnU2EoMv1rPsHqhvDx3t2QRTseTZ9X5I9Qq/geHJzzv
LGZO3xZmekO7wgxyf/MVHpZ5I5Vtwgm9tb/W05/6RIs9gE6ndQqOiD58r5xZb23jLHFCxaE+d8WZ
mH8XR89oQ7BnxBz1whwx/7drwlP0rxv4SM1QXbZQ13ABHClX86IgUn2VL4HYmk+tjei1tX8qTs3b
ljgFBx4DqH7jKy1WZSWGDz5JyFlclBmh5pEgomp0w2PPGmsBlNL0fJNIQ7otjm3bR7MBo9OWCPf8
sijSpM9HteSnGNhEswUQPHS4GsLu6Qp8c2IR2NJh1J9D/zLfXU+kArAQZp8Cjx7DZ6CGUKqpJPr6
0YaWGRRjXUwAu8ZPjQyf+n1F+WvUK+3xGyg8B5aFtGlKJjt64lp+Xrp3HktSqdJKn6Z/YbFG1Hx6
XKJnZ6EOmgCxpv7VDAfnD4v1JkYG79oNw7zbVXdkU+Ecri87pt2QRv2AcY8ml5aPsU4X3pTBnYyO
Vv90fpXDBT32RltWe4oVHK/8PRfxhvB8he825oO9N5PAXXIXN1rgfjhFzAf8wgCmlg7AZls4of2K
fWNBsSjAOhDlVHd4QRSVuI8pKYUDFS4rZxvPeDnDDl4x5IvWW1xB5crpCWjKewvozx7823m4JWfs
gNCuJRZTg56s0i6ZftLeKxypwxAPllr9+J7ilSteOkomArbygKhyQDMXifIhzliljlwo0YOyFzuM
oAiX5PpEbl6HKdZp3ppCOu1aYH9VPxe76EuRstGevuhr6qQ0OY+fkDBh6jqaNeKbHTDTGOGK1rMR
BZFd4ZrM58s3It+CSLRTeb0FfBQtZJ6lbmNa5c9OYHhrge2zB/NCl93PdexQIAt4QIQdKGTFIT0/
PJ72TPxKp0pmlHr+MqZ9WQGpfhEes7Vvmzu7GiMlbHsRSzaVBjz7BNk0PEYr4mjl3ELIjiN220V1
YAWQoujmqxG5pSWDw6VSYBvrqHz2zks/HJvEKfvXu2i/DDyfd7dexcUAjsEtTucM/gso/Recrv1s
1j0ez6B4Iz95y432+kFShRieOKVZYjZskL4lUOaBnO8Bgq8Jz/31aiLoyivwmtYFi4dp1knV+vOJ
VCLQYmrTidUrv3vgx9ZJOxHWW/DrY/Zb5iMUvCIpTvtzmfuXmz8rOz1VTYreL7HgMFYyUfwGIlf8
QK+JRkJpWeOEOrsMQaD+U2pwmH0E/AgGyO9cmCn2bo0cVW8USbmgQ9VIU9x+F+P4M8e3Q7UD+ped
4M33MyhiI7aUjjIi1muUb5lW5nCjm1Un2QLowp55A+j7TQIBYxSVzdDgdEoKuYUx+8GWIrevKmh/
4ANht+YHjpYU8aNWq5ziNqtQDGroHoYeHWUqTL6gxK/MurXbgy4iKbHbCc/bv/cN5Kxs7ynr/8ox
l0mhOqaAhL85jmhyRMIc7qjvSPi6VKNkNY5BkCtCMLVjCDBF05NqZrIAIdYDKuyif3Ze2VA/HJd6
KZir+ntJjK8qj194xo0PoQ3VAd09dHRTijiGEjSbWVVTyvmJTFm0We3rm6vjpgYo57bvmNrprS6A
u7/cZ+hiOHMgGp5AdaiP4ScBQzj1qyTeU3n2GLve45uWayi7wsae+DqKbPz1VdjNW+LgdeaBsVyK
3YQ1mjHaE1uYX0Ozutvcj2of4C7ciEJodaJGUzdB2gwcYvLdIrkjh3qtegI/fnGUtrhT1ahtM0hJ
DZ3xaa6ZJg+oG5esZdIPVd4KaKTWHiY/44a+IJ06jTAU+NM0+7d/OB6GUzLrrnjnzX9bvs4eY7AS
zApJw3fPK0O5xwW/crInIUSFILiWzGfIhkrrKe8/J8nb3oQv0UT8l92zUJdoURwaJBJnNMW8JmDE
HOkavC+p5jG/w9iWzTODMzGQ1FhS6SKfZrQIiSq6L/9JhfNnTW4DDi94GG5xB78hPc52EiTFWglU
//ZLFD1mpe2PigQCRVRymHeSq0v7RTbWEeEu/ikPCImvWsxQJZq4nm1awulv3x02elEt0I9WasQn
9/RKbr8bEEFMzXkk9NH1oAkJxL8QrMlmmg+Woxw5l041DFh68upCePUV2XWQGl7YzrieNB/CWC5E
DTkbkfJ9wMNtX3hHaNMPKBLk9XfJ420iQPXzOZpLAepSeMMPDpMBLueNK34u/k5KGsBSMgIyPMop
VgY9eaIpakn07AsL4wECdtkiZPvxFrG9EbYjuQcec5yVR+l2281tZxoDZ9GC58rLJRZ33ZJSNJ8g
Hv/5DJn/emaIxuO3eGkjTo7sEJ4vkiBrO611CDD/vBKS26pEqcOpDKXVX7ZMreXuuVwOG/ZGOYqH
PVa57I7b5+QN+VSHQWAqYo5HebmMCJW/6G9O2UiDSDoG8XTF7sB6YYYjgFmjmvox8aPqZAGnqCQw
Axn4VwdGRzOx5ZhNF9eHcRobv/jJujczutvi1Pg4+jl9RLNX5YuO+/w2DrUdo36AJfUQ3URmUgk+
L5aCXtl1+tJYA7pHv7Yto6vdXjhsEYC6Kg4loNj2id4MX6vDwEW586YGLNw3Wfaplz5LJ0cbmTWF
VWF2LUPBSJit3gCQM9z99iSFRo0LtBJNVjh71tMYePpYhYtUDWLzNLO9yVNkNKZDYt7wobVDQmqn
1v5wyPMMyJj77OUaMKTcCvEvDYwBsi2f8Xj5AslpYyHM73Azx/TIIfdY/wknk/FsABiatKsmgA77
QAx39fkRUxU6vyTcL625jpY3FkSZZuxdkI+GnHqXvExVyShsehP4ipub+1PR44EE3BMg5kwuMjRn
Ac9rJdXM9UQqp1fTMHlMW8+jwwU085u+SAh/3lgykZ05wA9etji4z4WJTi0xbiLKPYeXUEFsmh5S
xebjzR9toPlZ4KyBgzqiglJG8yQw0ebxxAOJR7r3GbQyl7hJHyKOErm8dD9m79A0FcyStbfibPhI
3w94FbGEDYDfYpjKhbvOLuUF+Tj+qL9drOlhBQdLfz1QUsRUQHoI3XgiP41Cw68TfLxSu0IeMN4V
eYBXWhzarwLx2bo/ih0gZZeZqjooWmF8Vcgg/FWd7cVpTw8mvtkjgkm8TMfHp55hiqNfaMhY1X6t
7yxnlezJ8jJ6pBbkteT80dwXvnHp97LxK7NJrQiFcyT9gSldFfonEJQ00gbXJRIUKvH/mILciexZ
GAizXZbbX9WJ+2snbaJ5G8LyoIbzl0AciAk+nuOLWpXiN/JFgXzaVCigDxmFkV69IpUoA8DGgSIU
d+LRQLyTzhXWQFRjjwzcv+oGyiRBNWCKgwZiALPjxUryp94nQMo5RMyRcRkEt0sQNP18bKU1v7w9
8lh+9hXbnG7+atmKm1QNMRECQP4G84+GdAwhu26x0dlPmSRKt7N0qQsBx9I5upHoqTapZkoNzDvj
/CKv4CWG7IlbnmP/qYIPpGPWu74cB57da7Yo6LVwC0AMYxC5u5OFHorR3FcOSPKuzJ1TSv7Ainx6
e/6vmigC8jiAcgQeSWLJYyLkX1eBalvuC3Ubnl/9L3bY1wgwZDuiPqoEyF+67rr7IjP9ieZ7YWmP
kS2BcheGv7RNqNhFbX4KsnqBZBhfXPdGgnasg0PCoJr6lFxqZmhWKf8flgaPkYH8QOrWnZV4Hkwt
17TLYnpctqkucI1SzxFrMEblLsI7TddR0ZPS3B30dIyn5GcPE2O24aE7RU8zKlxtnZ5MFhmkt3wW
SFGBjWdpqpopQRCyKW72eJ4LMNcQQn42we/07pCBwpa5qY+5qexFVFwBTDOW8GKLid+cHHyLRVS+
gBcrBU5ur0/Oqb+OEGDUB0ZhXbi6b3EmhPT3aokwJOxN14UPKsAC/OkkrTPS5DAuqCtBzjNdnsVf
49ECFhMVcMs91hCbTJ0+zmZDhhC3RgSfIB6i0xYMIt72NxptHBSwc4j2a/A3WUWizE0+zaOOGwrB
04zcmxPLZ1kLPSeAQpovZRwlMsE2q9dzJMKLmAm2tSynIu9smX200TLqzgwp25DOqbT5ZIQ+zq+K
jb1BAaLQ24zrQHtat3CwaWZkKuju/1RUvgQTKC0uc73jHZZ8prtWTCRj5xpWNy7JZ3LDEVmyNmE3
Zfjpy+JfFaNhZuMEqwLPCkZoZFMACGV02MFxACE3DtWciCo8kr/85i/CjvHVxTTSfuWA6K9p2soa
pHPIcekUDXkEvB/3Vp+A6rKnQgWUfRNwy2h0akZGYIZ9Dwegy9mHJwkY+9eLQNjZ8d4DP8XKLGz2
VdBQPO3c1hRb6Lly4I0qqPXyAb2N6ntFrEQycl2//zHzRe6uvPSMFCWDEr9E900uBlc2NMmE2r01
8FIdSFUjqvXdlUkmCpnklCKbthSC0bto8SXqn5dpnDSoHOSbY9ICNo6tdrLjZDejCOwIkl/UhUlU
sr//izMAtnw7tTNT1ICF5ORmiH9D7one7BX6xTFg42r6h6RD5saM+zoCvcPpbIWzKErz2Gpkx9EA
l+7RwFxpVlLBmLNPuIsR5wWFmNuFVNUo/TC7FENlAsnrhIWDmUdRhFwPWW/8zY0+mcfoEv/lUl5x
4La1MYGRh5QWTPNpsU0c4Ytb2gQaRCpObDJSMYOxVbcLz+IyLxTeK2xlUc1uM+cmwfGXAQ2rZaf8
8zNZ9WNPnjkl9/DdbnCXS9R2Ceae2QJWR6xDCVmp5u+vs8YHNbaBXNn7F4AnHNI9EukaGS3LzoLX
Qa/JcXSV55ngD2IGgeWiAdcEd8T9kj6Nq2VSokID6NMp1kOHYWuk9dEZWoQTDLHj4f7DcWebhikh
zBTfBOebTovsvwgX1tzAtDYPLGUEV2TSzwpo/qRuZdjPqBVjX0VaaQF6FjEk81i5vdVNIqW6NrXE
zI871cT/1jJYLu2MkZ4rFfQ7r9xXwcLHRH6fTMSZPVBM5orB9ewG0K2nurFg9x4EuiNVvBDPhoZk
O2PHGpa9IMqr+8tK8uhdsOCr+9RnAoncYsFqrHx4n3djNffFzgx3YbO2D4VW6V0h67LiWO0T+P3M
L+rFx1bmYVf+q9iFo2p/BVEY1Ja8kJBCRJ9RueQG4/VFgOffNvSmcZfoAAox9Y4e2VUigaMZsx8J
/SZqycP/edQioI61aRV4Z4w3EyZISZJOPEW/AShBPGXXqRgETWKzvYV1Bg6vfHYzakeeDkkMN6Gg
ZR9QNvVUPhe6OHI2WXU/0UvSo0h5JEDyEBF5BgmGxsoDm1Y+m2AufWOIoR2YpYyJm5Y3OSdQHz4P
S/QyJLGiQPOuXzL798XBbp7ip1S1Zy9C5b+YGSI4eAEe185lnqfslpChXFu60UmvqkUILKA/VJYg
rTqlPsgCuI8TlaYalXUVYXBxiINtWI8+UTKfkWcsMRh5EvsTGfV5tYcWyMyomlhU3Fjq6Ovmrd9X
sOMWoNWtW32vH8hnPig9ve4BM6Sg5y5HULIP3GgPfxRosbMCT+vzM0qDb1N96wrlDFM4gdiezD2C
Tgv2oS1JUaoenX6hm1qNBtPAf6ALpOaTIM7Kkj9mL7akY6YZLVwL/A5rXYf6Hv1W70dTwl2TbdHa
5CVA2GmCyFm2Xr58Dt3OAt84qKt9U5+/Yf7liJDhXVEB2wCnkacyqoK+1iuFumqtUUM5MSD1Vv6J
jGwNjOSS91R2BJgg26KzCvH6UrnAAfAD8jdte9L5apHUkF27/M5HUAx/wUgzhR7yRp7s8i4oQxHM
2fmgOLNp3JkfcKIHLhQRvZiq3pVO+2kAcB7KZn9AFPNYqZgf1jHofJXi7KBm/CJaCaaluett/ThG
RN4j8u64Vi0koYfVIgf++6ksbsD173o0Rid7+TZkoMyPPTvegu4nzqmHe1xpCtnRhmpiC3mJrHSN
pudYtL04AeTe/feVn/qwHCFyou9urV1yUQjyaWUw4tDXvKBKLPmjt/Vc7TiVTL5dyrlrjWj0N2uM
VOLJ/UpDcIo/7knhLTeaRlB5Ah09hySfw35uZg2Zt0GU6ChQGmX+ACOMfhS1filccvwH6adB41at
GnVwo5N728ypLur0RFKfH/4JRjZPLXh0O106dQslSG/htHHsXOwamZ1hnYSQd4gYosvHvC3xIhUS
y/SyVGyFRWtDdUZqpjj1SAzw/hXg9D8RdxndADeOSxnhMDTjSHfV+fFH3Q9hlATyDClYPa55q0ph
gspHx3u0CukhSN8W+hGs//76V1Z57qbFf+6Unn/Wit3Mq24ZWqdl7MR1jJIXl1zxKSmPcCkroXOl
wtqYRnfhDpNtZ7b57BW930qU6V36BdcH8y++9q1ehuab5ar4MXfNj391fBZRHMR+CFejSahkVJLF
4duexgCRpAXbKpMxO+ek8zaxEER5AiyVRSbskO6wlBt41iort6aLZdFnpTRueBOc8v0Gclh5bz0x
tiGh9KMuhyRSyU89AOkqVkNpWXPzZaAD5akLJ+3fQODCjzs0OBysryAaJH44jjPiCL3cK1nUOyHU
wz3VgKp3GXrw1eMZgdRWS3YUQKWzkyNTyKkRkJqXVc2cqG4/tI16WbhEKWDSADGs7QqW6TBHKkqw
JQeVm98qdvJIffbEuUzoTleG5iMaTqGhbUf7dR2XDEITJeVrIXK39vwUtv3t6hE0ze/XI3KdaiDQ
8RQgpynK+ugx519zGvcYaWC1qXWWH//S1SH1FCJqt46SoHCOWE3B2s/PHxC7/HgJiF8Le9LtOIvE
ZBOm8clkX6n3+y8RHcLE9WOQ4BfxcTiLGzOt/AQUUghq1SymQgq2HObCHjRJehl+A5NSkMOpg4NN
3QyHjyFo6HmCH5sjoplAyJsDuslNGOs3j6dD9ro7UVN0EzkxkpuGAL9fneCf+F07HHQIZ+K8Zy8U
TrD321BRRV/2OFnNuaZmMCWOwTnRPLoHsvxHpXLMbP/wjUoFsuJiUXtYx4iRgtY7wLX9R81+KnEL
w3BFTLDFdl8qckIDKLQ8yIYzrU0jvHB2djBOu2djlsLBqsIdnENdNnz30JaW6jQ6Vsb0YBGhurPP
QLveaa3BI2ZUk6oK9Efl2WDXaVy54oXSx5UQtV8wVSDKbpysgXAFqjTdCufkhPif7hBYVsDCKhkY
/4C19x0VBFiVnpepuN53r5RRMCE9hLKpRCGiL+nS4pbUUXoVmNOaERXIqnD2mX42FFCfngh0hcNF
CWvYTrIjFnAdJrJ+V7KSgyU+HdjyueEVwEhccMmVnTJEC1DxEZ+DolfjXlQ5Xk22paG7cohIH/JZ
nCBEwGkbtYLSh9xiA/dXHDEKk52k1qVA58a5xiJdHTWKY2W2q2DzTnTPDNUJPfLusUfIqN0LGgOE
wMd3tkSDiPHTNqd7d8Duba5W1nXAkf418pyJ0e19QFAKD83T+fEAqC9XvCn9t575LqZiZ1H9uo/E
U1h+ZjbdYAVNG3eCxOAJ5+7mxpCAxNnyIMV/yhZtCBFSJT79PP4+/jVykLUhWM8dWjp4YcRerVQW
sao45HXw6jfFZF88k9STRk7w90YL50d7vKqz/QD6bp6PJ3Dt5GujJbP4XTY4Yg0au0R7+l/5LLvl
+zu8verhgyjok/+Ec/Y0fS9B0luHY9N26R5dv1vNWcKjPyZDCKL1ZtVXVFptEibnQztYNgk6G5gX
pjDBZEEmoN6i/6KdUpz/A3VvJNay+nJagFXHVmyvTiaTITJ8hS8TzbVkfruUNE+vdU4Q+g3Sks20
S8kEabLYoGjKorQpuhbfRBhrHg9rsW9+AUGYE5iteL0OlFwZ57gRVYXxCU8tYkEIXrZDze8rB0bG
AKFCNyfbk2QQGyDN6rzSxA7vvscEkmTm4lryhBiFx6QyU95prZCe9rs1E8NyA3D8U/6uSdiVxFTq
2jXctAlifdMXgVgazvY8GuLC/3syWCS9E14jnquHvmR7NcBQvTokEKIAnD8Dx/UAHLvXbDLoZ7+j
aUL60it13iEAcPrRszLDtHqPcQiAnCMj4KAEGobFOOZ9m3gl9BwFzJdoldWRPzPZyLTu2qa5n5Oy
eksmfJabUawcKn/kyfRguczyre+v3zChNYbWomUns1PJI4iTyJfqXYVc0pktsGKPY/vmCn3N+XgQ
C9UCOxNBT3PeTX+/5YPw1DkdkQ/3vdKK0hZkEKqTD7qUEduxAql7dBwo1qmvaZ8Jl0brZRmUYhQ1
XhD6xO8+WhLDxRe6CDTFrCUVJTun2QDNmL7rvIINaL5JDNIF8peBynMKoRAbFB6wMxZlYG6EOySB
Vi1s2LKQoLAO2aSuP3srN38zdJ6RJ5k3LXLtGz0S3NYSGkh2uNi+DH2l1pwBCIebWlyeNf+oIH95
n5Uox+8iXbo4ya6YdQq7xvh0aAfJ2OS5gSzMgu+JbzALB8OVqaGz258GZ4Fr5t+mYhkLf3/1Edko
Uxqy+N/4jv589hKN0RyT1QNIX5xeKm++4u9PzO1k/oblK2D5NU10kyc7e0VjfCxgsduPGUVn4vfC
xbcf+UtDS2773XyWKDFdRFWL4h7Mpo0L7VsRMEOwu0vNINz3u+6xiLsNRJuJUJS8IvWxC0EOebZk
DjSJHjHz346JBvB57RZrZDpuiRkqNM9LoIfBb+705nBSoQRftTh3UbuUXrmyBnMaQXhH6ox7I+7q
OU9p05IXhPh5BT29EYA5tqNWqafES0vy5SAq949PiY1N1SaiIdn0zBRKTuD1ws65eEetV0s5DVQ4
EGan8wtvjI8f5x3OHHscPoiNuDp3DNdAPjKbYsaIA9t3+gj20vJwSAd/Z+mOMBzLdHq5IYCcELsf
ecN7b/CgrhRpTtcaKzbmaAwW2zSyVkJs5n4lBfnFs5Yph8h7+xKboQZt+J5cib5za8IXEE5cub2j
ngE18hMEG9cX/zA4JpKMAkiAWBZltsjgeb5gVHxrXb6lTVWrmiwZNbZ+zla2nHo8w0E15bf9HR92
+dvGZ5XS84EvGBdU1WxskPB+g9cSSCjLXPH6RyH9rhc7dwTWzAcoRsiMz41AIycC5UZHX8aybA09
x41RL91xjbdpBRVrWQWy4OOaJUpl7SC3l7DY3az3NERH3jGfnbAWUTfRcHMHu0tQqqEcr8yXrYT8
mckG72d1UDc9Z2tGv2eL8YTCvfFJqQiTppaqo4EdF3zLr238c5GmidHQvX7ypSKHA2HVJkg+ABjU
fqf0TASXHni+Y3UqHsUSm5YiJgB6u3OZZ1Qkg3uvdh1I8PaXh/3XPaJ4iUKsEcft2V1I0nlVAYpN
sE7l+XGnRAx/c61nCMVmFildLWUy8v3iWCInKGIW3Mnthiic9Rv/dXaSrt+As7Ll9wivhrgYHUeh
uP6/Pv/JL8wqmfkeXQ7ubuqXf9I08YUQikv5jjuz2LidIebgaBJPlZumxhKIt8E5iazAzREyOzPt
ZXWGkAabRrCsxUjpCjm16WaDQDbuCUFYggeNcRKbL6XzEXw5Ag3x3zyasMWcZ+BKFlcJKjr06mo3
seaXcStXRO9SZ+Rqbtnexx46WyTYaR6kfzoWaPjodMiMs7MzgXDexurupy2a73Q6gL9pHs6YO7Ap
CocCjNZ9LFxRHKT2jDhlltF9cVOY1SL3SSbMn5spOHhmTRoBSf+kO7svstPEYTCJzItpQfUn4hAi
mJzCAaSe6i0FNLk3Qo9H95bNCA9Ekldr3W7vndNsufZO2FLOHiIoqpUa99kepL4Rt3E+ss9mL7S3
R2FHhupfiOB8wzpT08ICpMyztA51iu+9tu3E1oOPU/Z0lpuRp/f8e3uacho92rih65sYOPaBqiHq
TCrgSkcRki3NGgrotSeEdpSlF4v4PoIFHksY/AVdb6/u2BgqXZokoWB7y9dMY/LXF9r4Jx306WmM
ynbSUMisWYegi1UC0hwGPIFJhgrcw9+Z5G2Hwwg4KRbTmrZZYBn0i05IuIjfGuBVRlGtWVM1UqGC
5kykcyHlkdPq76FqvWQVQc/mtEfCOtSLbRJ5rHYbzMiPhn9BROzDaTRRCoJDrn9I2I60bq2paNqn
cKVZHtlLDh8W+0jPzqqLSxPLd0q+AMn6C0GvCCZYBRxN3FXRBryxbhO1ao2eIT6g6ekn98dVJ4Eb
JZtWcj2duflrZqjvF0UHPshHFmIsC4FhmQt1E2u1Hd8tQAg0Expd8qkgj5pLsLUgMh0+B/rMmmng
NGZYqT5qCgI6p96fJXbOhqM3YSjMmOK+3I5KCoIF6NfmF9Ivan0FmRvNEtnwxes7CIjHahSZZvZC
WAI6OEDW8WXiBXazTc32nrNw/+8U1P/NPQPIgisipJ/je8m54BMjN5V++lDPLsLnTVtB8hT4NnAJ
fe5alHVsem5Vdl2CQ5Lkh9ztBe24uMROluO+F0tlzaUibWBz+tShH/3pJcUHweXP6S3rN2CSxi33
rIWDjUMTO6wNIDZMlqUfSEA7n/eAxv0POi8PDIWRoV0bp7aiVRKKxU8D8bFFt4vQIBPbks/xJM1h
AWjfNaqSsM79x6Z+1PIIgF83QJqoIH+3zPgrJEIatoU75uSUrUX7+B9JAGiM++HBof+nVLEX1rHN
2JQIm4RU14A+ptzzeQ4lzdufhH3tdU8KeXBKyEwACYthrPG1TB4JE/QdKQg9Yb8LzDspJDL5d1BR
neCQfuEDBu4RT2gz0wTwFIrx5UyMJKVSKECVXP7cg6P7HEfY+k4HMEJAtefWUAaQrjlSPV+u44l5
BMHlmbUQ46Lc6zhW7Oj0DV47E7ypWEEUQrn2Dcfi75eLY8NLmuKTY3aVkP9MT8ZmzdN4cdP4TVxI
z0yheCx/QDh5edgtShr7NTRyD5Zge4lAHvfv8iIFTaY7d3LDCKM6eF7SsSfJdMzfyKi66Wu092Jy
xXKBCX6GaGJlN4DHqAS1rFQM3KBG7FqXuYqOnJfOP/OybgCdq7OYL0NZ7uub5KvmJj565DgkQW9d
W0bApGceBTiaFZ6a7lOM8w2EQyymzES+2dMt+GXO8BijsDo/1eQYo0qRtsaCMkSiRhLUHQYrDiMZ
XUGx+Tu8u6xBl1wj4Gx6Fjbxvdtpu4coLix1kQOmXxJyZudUHLZwjMClNp8QTfu9aUI9UawX44PR
0yVm4QYQv9xIN2yDXh6ZdD4BRSNSw3Pu7u8180wn3tGaTU37AoMGlYJGHLmJWR2ZPPv7M9h9ZjBj
1SS9w3ngSdvV9Vm12A+nvoVJQ4M9C3TfxGSN2V2p5V5TfhUL96pcRwDHacRWf4VRScZfWayMXsEk
iSX54AiHYAEmRbmTsurvROADHqCvCeRFBpdJUNXdn0HhU9upApHNNkepqVI+UT/9HAA1Wkvpc+wO
xjdsNd3+TSaFhfdtGrZ5gQNxieSMHl7jhcDqbojTt7BLoFN/k6+iA51N4cfzlMur8TV53Bvm4o15
TWUrbMff4J1usa2mNHlHAV0GGfUkboSQ6T1OK6lk0G8n6jsz/Yf6luS61AneEHFUPG2hhF1CAURi
UEPJEp8dkHatLUeQ85+cGTG8PeX5LmoEbCpKc2QzWV0BHuahNdhu5x5oWwtoAQ73l5Db1GB5hl/x
owF+NiYB1kt+saeCtiLQPA9KiY3QsGseky2cGqivbWsfkhs+cCMdmkBxW7E0SjWJkNJS6uV7SMTs
XXD0QtxnQE7hcQOMwakAa+/vpR9psaPBTV8SfJjNNEgdPvXZ0IyI8+JjtP9kaGfZUVJ1Y8YrFlX4
ik6K8jFjyh6ICggQEPaCx+zJH0HamPU1nkffwwhUu93+LvBPdHIeIFA+0uP9kRIS7KknhnALta2E
tOI+haYa6BduM+sRGjnXmBBS/5VBQJ+jhBQ+/YLIgx5cDLxSvQX+nVZpc6MELtwHQGhKfL/gicEH
cQPn447uqMCfsBdJMDpZvAZvcd0oYwWAK1c3JEmLC8Q0zGDO+T0ZjDxX0PNz0bijzME1g0ofRj+7
jXWbx2hFWVh7lnLXNzjutzUbKtYH402lOToK3fGUIDBpHxiyh2K/KRbfG9Pi46U9I6edvcwt6bg0
4GZ5IOSo66QG/RXCs8F/DA8enQmOW3pmVPDtwB0S1OzDH3yDjHUL9WBmElwUF+UzEiyW/D29HADH
HeNaLVNXLjUHNVvUmr7wCjHv7ZMNIZ0mxadeBA2A4gCBxzCqNuVgr0TIaey4BmWUrbRTJeY0l0xU
/wAjxcnZGYt3BvBitVD1Ayc4iwiJ3u+5f8d8HOh1+rzBWY4iju3LhBs0AgGMOLUAmQGeJWVo2sPE
u19TZH4xjmPaz5wGDuGRSxEoma8HZGSP+uB0h3FhLxyv3q1HyNIjt64Kh7j5OJ7ex9Z/rctCb/bb
A2094RS3noCbV03hJqPCavlvn/a5jVy91Ng2hzXhrNvJAGK8Yla/vYH4GQGsKgrnVPKa/JZf+3fA
KqEZ8SpH10sqS89qRZVOm8GDHTB09fTip4AtCnp/6knvR6kpwE49/qRBDmRrIvor7TT3CvWXH7l8
/KmSqCWRKwtcZ+/q83vXcJxu5/pkVp+ap5IXp6TCTQTl8sRW3sB00F0gxatwSgb6WG+shHhmxmTl
mgWC4fasxxvbOrCGpp/Ys0UDCm2SJDyCa5Dds4m0rwolWROnezpcMQD4e6yA63nDuuSCeCfntCO1
MrWx0tdlCYgY14TTCSkjD1kTNA/jN/liheaeArd4mOV7g/CYc4Jpo/GA0X8ZpIF+PBJWSIVAg0HS
7AzpqSa3IeBEOWNGZcNgBRSNRH8m70oH9bF3Bdi8UUVBn6DF2PBsjNF8vmNPB4JNpkzUZr6ReDld
zCQ7R2PX6n2KWSaQVFcg/HRDEzu9mkKUMULB8bibXqYJl3qbugaBpbJje4l6nCdk1er8peMjSTzs
dS0MNybV9h3GNK/AAvqGgysfKfOGDNfcKp+F7estFeZ+EyqG0MUW8m94QX9E1bCg68+rB5+CYSx0
tmu6tD12jRrIKbsnxQ1isSvTIcJYD5hE7LQY9H7/+rJovx5JEHU4Z57l4rjM6GBAvBjg5qyOL6Z8
xnTZDvM4jH9I8MaIAZOc/yRmA4fPimOzzVYhU5MkFB/qenUXWrQkDFlYjOtuFxJkulPBvtgt9Yk8
yBqribLG1CE0Lsdf2p+as6buy53KR2cR+j8E7b8ZvtnNai8lhaecMhJYGr3w+Ol6u/PDadudc1gM
nkuVvgBGMQaM8q4l+BQs31xGNVmX4x70ZVMtvxPOT1PZoW7kUnrNnTu64j4FaK2Qc9ChoAOwXRN4
pkCwh5Q4j3lzyVW4nRCxykxc/S2oaqYykeG8V+VgYq5GmL9m2fKYXTF9c853GHL/Ub4YvV50qK+T
xSEHJQ9pwV4CJtE8Rrh8k+81pORNAJTcpuL0we8MkKRKtDrlni9NGfI1RWPtcFY4otsokTVGMTMB
5TxlMHG+N9cvrfa1QSRBjcYDLq6DfNY5kvoCBtM01Scf3o/HjDr5K9sKKjidQgVk4QUDp5XKQM0o
MxdTly5DA/FQeeTWtpoXw8Bmmj51WwTgyMy7d56Shln92FT9kDq+Qy8lQTkAKuRS6EYvMzxYYWw/
WKuFkCk+bjJZb4n8luBXJRgw6Wj87wAF1jDdT1RYzoJLEDVl/DEwtGHVoo8pHlMRu8I86/bELkBb
1e0Ute1BDawPx7c6mZPWGkbzdt0/YwlS8xYSIfOJuTL3c6PUG3A+ozx76ODp2uC+f32xIwUvwM/J
nxCQXYqhiQk9TJxNhIZL7J9OcQQs/AvzMDl512Kak4YUW1YvoqHT+X4JxzLKzhTDFcP2D5to3/Xu
rld2/wfVOyMNsmmlL6BJGz+B4rMsIQ2BrF0zdDgn5FrGU0EikHRBQKTeIaANQwJZQpcmintemOcm
Cuk3Fp42snh366F3j1HrXfk2Z/DQx9Ihwj0bOGQCcj3TGQuLEXGEtwDceDGohDVs6y3nBdPXm3YF
vhnyNZg5nMTEmmCmsC9daLr0H1ZduvAEQ4Z8NY7kc0rdydjvd5ZU+L3jxjqxi/UDmzHEBLtg2dkA
sYDF8d42ol3O0htmnKGD53DFzI2JnxPN0HekwC6gu2ykkxjeDqY4fUqPEm2mABghWeiR9mrSbpN/
XnJL66I0i6iRA26R+prBRwcPKl5uQ6jbfXjgIC4OAk/0ceW9ZtW7RaA9pRJfpfZnmW7Clwa32+Rx
RhkC/frYgH4lMdx3HdvGhs1Ovy88ZVi9goCXv4uiqFvnzt9AlK/9LdCei2vJmjW7UJ/6EYAbdAXn
stHSz3S7WiXYuN6APXA325YV5hP7j/3+Os2uBaBNS43/PJgQiv3Nl4NajrbHAXIuJvas8wSp3HeR
DuSvurWYK1uBkZNQw2X6zX2F/SSE9Cm5mTQepGl7xtwP9EiXtbvJw2AXYc31UpXSU+KK0IZZqEIW
0VmpEI60eI2o5uEk5kHtBHtH2/CU71rytxj7kO6eCXL+zfvsIx3EbRj57wZm+0n+nk+CjnUZDLv9
XpV8FTqrEAzLScVZ3XljzbDbjyLk9zAocCHxR30RQgVDcWwx1DMqpo9LrtRuXCfyo2BSEGov2kbs
Me3mCL/3v7Mk+ohzF/L0ZbAeDLTuicoil1uCjeK9TEoJg6m7mzHzaKp586LVu3+yf6fqgzpGtwZj
cxwVleqa5M6mfB4FYsPZb0GpXC81ukt5yL1Fmraz8qZka+5P9823Y1YFGN2kGIVjdF90p8TkMHYE
SrXbnd1//8jhygKNix5Fm+qPUqCl359jU/Nv9Jr2HC+aT7PtMUReKq9Og9qAw8CPvu6h4gmkxAWq
E44fT5aEBUPJW/6kyEaSjzqS+7CNaEV/cBE/xJTst1yXJs9wzYCkoLceNaYx2QsveOhmTsBN0Mvm
1zG5qi0abDlOuAuSNGrEpZmPHvJkBS/Ju2OQihXJQKsnY8+9lZQGgJcIWx6ArzqozothjlluHMOT
JjEqroi4TkzltZB7luGZKo1+Y6i60jIJH9urva3b/mpGGNELQNoDVUPLvI7MoPf8RGS7Cv+EbYoD
amncikdIQhS8Kdz2iPrthYfW0z/H+A2fkf6EiqvuJrKhdTmgVN4lvc9q/WbH7aEa63gp5ggNpD0k
D6K63xdkIC3BZvxfpfvVT2QwvdxoP0oe/ifEZ/MUdKvLafrjW5TjefPxC9vrWaMacWNniCMkHfe5
j5fa8VpQYPK+/pMndqafgf2QyhwC/5Mm7SE5eodO3c3tJzAfxvNNTTLujpMWYaYkfhIxslWmjUna
pGPxxDRC4mwk1UxUJcgYuEx76Km3NowLAiDJRI0Ui1hEQN+QfrRKxolveq2Rj9W7MxlhL0gHz0jO
rSvf2wNgIGc0nZnO6E9iendQUF3v0pIa7+eDs1a5QiQQwGRxMd60+/c3D1jekhVk5FR3FtgsszXg
XggJ4+ZOFbhb5S09otFh2MvtMfgkHoM0oIAgotrshdPT8qyxnAU5wUWTS1OI59EIg0OvvC5RXE1o
WTzdWMOhams42QEbVkvtIPKMxeHzH1he+bcWpSpj07Z5doVxywbSuHrZT8mdX5RLuphj4//BbZPo
9cKjmPzmphXIFeiWPaB+XTrKICEFQXbGu1ohF9IKsmnv8bTrtk1Lt7sDdor4LtErRGAMEkXgAQm2
7AADpaqaBEgnZnfqJsnecJUBDVb6AMZapRLzwsrfXnQXPhv4c8N+phVVSWeIY2whJh4iUqK229LC
/JLX9h1DhIYf5IEYkOFJw+NRSoqgKCj+9YD/e43ui8TQJ5LtKlTAl1aV9su9mKSuDrsoZWavhmJ4
0HW6rE5YMvypgqlRm599QclA2wZYln+njJJLwhT+aOBeCsC/6WTJgWQ3THyl2MJduS6nf6CglU1s
XFfpTpllIRz9KndyHLf3E6frAPBvvpQvNJDgQxyUhfS1sZd1Sgkc0IGYNqcKMOPDthvWKoPxiyUR
o1LSxEKsb61quEH2/rC5dT8aWaMpSHf//H1M9T7XXjyqDHvemOKfzZQ4trE3gRfW5lRPj+w3bkgH
Xx41JLUF17gHSvSPhMK0dOkwI1ERwxEiPSIKW6OUAZ0KzXBVmquRfC7puqpD0zG3vv/B0FDxHm6E
M8VACyzOMpU8Nnha5cF7W4m62Ud5bx4AuqfzoovHieijUfGHn7Gip64Na4v+YUX9PcG5RBGpTTOA
WTuFrzH4DP97IV7wdLDkvQypEFwXy7qjnfNSGl+0JavWL2Ehn/mkHjaphtOfvRZu6uPyxVX/6Z8Q
QYsUnUdEP6iiDVMleNdafYyVHxltdA2ehD0b5uNklhJKg1MJ1THQY8qUA/PJwPdS77jdEDGtwWVo
5+dlunfGnRo5rwoH56UMlB9KXtLHLBvWrG0rAd5Ick9gMU56t6i8/hvyZepBWZ5QFara8cf9U4fM
l8K/UUT0/g3lfCUwlPblXs/oVUeQEdNTwyGjNEN4po0aW4hOdRrjFE1l+x/DaEfDi0cakHS+riMk
/zsmR02kFfD8DLPITgPUXtt3rbIJu6KNaWektNufa8N4cSsUXdx4LCrEwna1EOeCndJN+n38dtie
9S01VxzvH2QZh5VmbqVOJCBQXv5C2MvJqHmEG3qrYizjBojYlC8wCfrTcJQVyu8c5JRIWkfyKXpH
/y7nwNKmwNBkRhS9edqNMy5gybRK4QJPpPHPopVUslLZM/gcTneNtIAJKCvq2BobEfcGPhNmHefi
CbR+jMruJgtIdpsJ9weKHf7IMKzq31oZzxlNiKDW3yq71lII5P7iabi4xFD+THNlXV88606RvK7I
Oa5Lt2stC9Ph9EXIT9baiewC6MOBP0rYzvx8zxvnkjKv+hVuhJXm1DmV85F4RUN7uHC3tgK2QBBW
UhyGAQHTToMpFD8Oo+2QDiFmY7JbTxcd6seiEjmwF9Vda31JMdc8DVgZZQ0ZYzfoWor0+FEHwZt3
0nLnNirMf3RXE4TxFYVYkBW5r5uvs+AC4dSFAVnjfWghmnvp05Y5yMR8PAmKoAGVw7Xg4cgEFPxm
98zmZcO8Q9N6c8rwEHVwEn4/imN58k7ALDfrwqbv7pDmtg4PAKzfVo5Zr2OOv+dmZa7PgGVD2pB7
n+itwv13+MaDh02ho5HE53aZEACVV1Op+zEDJYEu51rzjNekFfQAYOh8RKVO8tl9lJSNGnV9CBF2
MPAxosbud1mT+KjIPLR7lDqyjbajbIK6q9eF7aFwPeznEp6yAH5MUTJSsup++MQ9c4VsbYQWwN9j
nhsWxRI9ehI8yjk4xcdoGZb0vp/gn6y7sY3qiFT0u0YFOR7fbRwCVsI5jVz7GFG7pVOqTDNMsiog
PmsVSH/jZlVUkvBTIOChTwn1lLAlpP0IY3L2iEUpEdxDCE35GnDwXN7kMEDmcvcwvskYHOKtHI/d
SMKp4Zv8T+6BK4j84oB5vJazMQ+hHRk23Oozb3q38I2Co8q2m++LobuC5cjsC7Bkc/YDb7ifJ8fb
h+vCvezhIXwQZCuE9Pkh2WCaWFrZvmjgRusU4RxhAEVfl2QBd4mKgZOnqPnPymr75MNzjBCfi0+j
l+BzkJGsh3Cd0d6JTZZ9POY0qwUTIUp2SDvpXlCXIm5cmRg9Z5MmeFiCNSvnNMiguF9vTSrdIe2Q
28Uz8b5gZeYPcXJ1NRRkEpFZ+pF/PIfUmO+FnANseA3XvHB1slFRNUFwJxt0VNLPZWyRCkcxqg93
crK2UeyZlxwOkQpkOZwuXF9+ZRZfjpASJx67FEqEKYTF3Vutj/ZU478ra7nMaAnNe2kEMHwzaQs4
yBmSmluxzQGESUjTfcb9u/Ppf150aLPqMmE8+WuTxPtKDWzIFYIczGc0ZhXkNVkHtUFAlxtHDdfZ
PsolfEiBffpuzsxb/6eRDhjVYe9//U9kLUTIvX4WKvxZARandLQIrpzC3TdD1wT4spQNLYc+U/Sa
SnFqvG/taqrSp5B7EaH4oE8NVvuvDRK3jnNkt2WA8mZ+59OWRbMUJZgmRUyAQeALx37cU/3WCepc
2BH3PU1rqzHGlQrrNI3v6mbUwB82zG567IhTHTL4rs2DvHsCmV5rood6tI9/VxQiB+2mTSM5vqnj
WF18XRqRbDxtd3WOMmJHv6pwjzWe86StFepCvMwqtGBNGVgbsKR14gqK6548/WSNWnbgzugV67rZ
Zw6jODBgo3KUMyKQJKPT05ZTGnz4HPXa3f7KYl81i6kA3VDJ5HmYJ88aqBjdvORBEzjZA8g459g3
8Z1ru9iWcfujdm0dEh/5vydOkW7cFWVfC9WVG+dIMXLX6oYDNJ5VD3M3QXf886gaVIcIOrFwEcuA
U+/k8H8AKwt8rvH+eqwBj091E2Xj/qeISAOTGgyFxw1tuvZs1T5wPcuSXe+sWidWk3JZ9fo48yLw
HCycOVzG5Vfs/69wsUKxjJEkaway4lgtuN6nt4oGbABQSexVClfLKxipLDyOmu5+/jlEk1C9YgCX
1glypfPEB9bbnikkboYL4hvv2NHYjrnUMYuS8kfNZU2EEEO2RFI04cw/2aO26e3AIkEtsVFK3V3t
TFKBaJmhWse/NpEnFaeqMpmi1KGUfKG7yoS8WwNJ3d54bsRx3xJW2sXwmrpYF2Pg1uacIXSP3rA+
w6gQgRFixNmRYrSm1ITCBEKJq8Gx0JsDPGCeG21N9QLwpfTNUlCqFD/Z0gfpzjCaTXI+L689X2K5
F8U/UfAB5CQC06HprgNuYFqZVMi2qiQAIWEWuphtCUDDwtK3L6PnUOF7ZrDFdor1s4Avjoi1atS3
mtKcvAQ/1p84ELIDkwxPWSq+Du1xxykvNVFM5WU6krv6tK0JrZ+KTRss5P2JhBRfU37HT6zl/Gw5
kLSa8M7f/PrmV8MkWmH2pT4jtlkVDuxv3NHCsMpjiizzhtx0DQycDwe4rxn6EGbvtdOkb//CDVWw
iVVSCh7qNZoytKQt3UOSgiAUdbEW4GJOq4JLe5D4gxrm1kw+ORPr0tT4CG7YaokJqoO6tBMGN5y4
kXlw8wWvYoazmQwyMNEPuQiJ1Wb5XOaMBnNzT3eisoVBL1yOo3RAMYF38qFbxXhjQ6YOW8W/U8Eg
LX04xJP/CLW5MTE7DpHpp2NCIEahIGW/Mf5Y3EKchvWLtN3TSh8sImWqUGb2Uz3vhPtQ7QAaB6XS
tQysDpcUUxuV+377L5aSaBrQXqAZvTDHOKJQKN6RP9GSmO8+kizR2wVS4uUU1828xCRKQRoPjPF/
e6JbyXJvasl/z7cILfqEmT+TYawYW6NSJZvwISdi8Tcp9xP7UHW5anPZd0HpApsQ1Ko+eS76SJGQ
kNifHXUf/pEVqJnt3ixhkiGuIbSsCJc8fOO1d4hhPr88aKpIkGgE/E9J/6h/WcE7U0p/Ju4IqjxX
0EPfaqAS2yp1acIH0DFS2LweAkXObOAOmsfqzgogBAzJoxJBjdB/HT7QecPS5SYj7MCd71iEET4c
00cMorKjjoBnt/9sTY7HucMzbThjC1X0qqBQFasOqpZgODH77ulFHEylCKb5d8NUxTY89I5t6xsq
bpNOX23h7GE4h541fJFOAoDx0iTknWB2VA/ZWSfTTzUqiLg+36zOYF8sQyYZ1zt2STxlUNLt6Weo
rzpc4vCDjEmGx3p4o/xO3JE5PMHMmazNiq13/8exCInS1hCeqEl65CjrJq4M3nP8ypurior23aS7
vKTfX2MYRZd25CfY9nUt88KwlyikAeh03jLPKVvaN17PRt6OtMps2XhfBlGr6G8Vz/B4dw/d5960
8GvLu0FL2tSGfrqt8TTboPgHNazqc4md/aY+M+fJTtIwsm+PzMMlLPJ1DN5Yai7/zN0xnr6n9Cn/
H0fUH9mgAs6iKw9c6YthC9yEAygRBFuODy8lgt0WlfU9AObfgNKbBxBB4sW73k8weS6f4BwXM9z5
CVmQ0WPwYGHnDkPfymAEMw8Yy/DCuP++U3A83XumY3V2qmDTablYQIt6WYLA0Ka6A6qaRHGGth9J
YniVE2sCJFtmU3o/b4cCyL76qCZJPIaCqYMRO4TmbtWtCXXs6OHHbBc1ZhLih1ZAiqEaz04SuGtH
W+THBIaqMzFskEYqsxnuQL+4MCJ9kBq3vy6GcgNfDc1eGOHrWUvUcyij6BigZoca1VSEi7KX2YoG
iBppn6Oc2Y/aDoy7nEyD5u7eTxevwZr4c74RFx7dW6taXI/q1Ig+PTX0FkBW9yAUYYdjzQC1Pncg
Szv+mwkjqi2mUlcosXNOry+lQNSQ2nHsps0g5wHPfSltJAJBKb/FtSMlGLjX6rzP8hWuVJTFXvCd
nwvmWaZXiccOY92jsVODWgYc/uI28f/sUmoLcWfibhkUfrGwX1dM2uEs+hNRyw064pHdXCVKNTGJ
CIey97ZdCw2nY1rMbuXlmbzl4K2/hNt+6Tv3/2dA7l1Wvlha+g5Jm7xS8I4Z2wzOkSQRQ5P0cPvN
Y1oHptALQz4Tr7qoAD/C8ooje5+VT59XABGiUnEKvZq70hDny93QEPMVmKmF8/XJ0nr9bmC9XJST
RzjGeX82ESO/ZyGJ+yuoOll/l8k9h/hwysCYbewooLzhDfzQJQgFdmY9A5B40TAz8gNCR/Vuko8J
IHJEFYfzvLv08+5hkPoHiPhM1qwcIjjUOnnckUDMpYVYm5P0IcZvw6toJAHVfAw2wb/9gGFtDbSQ
sAkfX4Yj3xuvzd5WTDMpUf1TI8kPITivNXRqaukeGlx3EOKlVzBjBzcREhzV4T+JJaJunBczLejR
MHADGumifalS3IKD+8utrpf/sLwalrEG/nE8kjSuJ29hy7MYtCTkUM5qT4sze9UVP8EEmk4JQA0Z
uiKAVziaM43NidGWWd83UiwgB8YGlpCFtRBYXrCbkPNhNXaJeCDp4xnw667iuXglrC61cPzjSEfa
DI2z8wkobVTfrit0S+EZFGNWmdb9+wIQ1cVQcYhG9BtVe5jvun+eC0/FOxa/JDyhNF+Ckp5vdoiP
eXs/TMfaqXjcbipKPmXVixLk1RiRgirKzBaj1hIjfOzUfW4+7Po0/oxXHWyPG7kgAgQCvqPAh8pe
edeLjuI0xXUqNevoImiZqcIkgxajcrgoi0uliYJ0typUt5I6VxRGTQxlbOsmWKc7EUTk38yNIawN
5Z5QOO+ulAWiozeapX+PBRqAavQGJ4ohdAHui8G1vvLVnN5Yq33kP9eI1SenjishrUZqn4MC9scq
jHyr9Q5Ol2x9ecW0CQ8tT1ylGjynagV7+bz4y5CIh9bKAc9+nmiXiKn8TZcjIlMBZYgi0XBpVuym
dSdUN6i/NxPnXD/9rxTM1ygHZOFXwtAyOnqr3um+Gd9GQmbjJt6LQ5NCn8OKkHrfubYmeiMp7kuL
X/1zrqAq50pTWAXcCX031y3RwoDldy1KFUiFj8UDs3UJCJZ51rqIUU4eOpd2aQvSFTxpNK70dbRB
PtwyUT3yKhsC9aFwsv2Wmj1ivuakeBNoZjeWLI3uvU5Y+tLsRwkzn89NyMoFJZyw/AupKlOnKrKt
XNdLqB20hPS68U9GvS2WxXvfUfV3X8MlRb4n2tx9tH157kvFPeI6BMKOlVtkwhnOKMvawFvhyLyx
xFXAfnCskoqFCQUuN6NNgkLU0zccFgeQf/PgMwmjm65YYcjaMJ3Za7cGECJnWoxJ9Id1n45WvQVo
h2+v5d5VdRnk4j4IA9o3YsGdNoS9qAvJQWc28Tjj7xvuAxLWbzI+ogpyGtem7kx8Ergt68T0aej5
IzzvT6V+7R/8NeMTZBgSyAOq77BeIOdwp1gLeVyA7A/OaE6TAgFSGj9aWyUzbRfp67rMn1X8WoGf
nOpavY/uktnQ0+BowkT36iqcLBjpjPF8nkevWzj2NJtFQPUZkoAphh//Dj0V2HOqF6JtvIjJZw29
Fa7KUo4UuQamYKDvx8+uGLg/e+EDZCYTwYsVQbaLWS2q4aJoxG7F0bk2aGMLSSCM3qZE3KiOsAQ8
ek6aouUQQHqfBRwSbJyzgFXgKn4vHcxJ6xDkNWt1Tcwm3HDfXUANd2IeLkUmzAPHVfmEg3XJtPFd
eFXJ9X1IHPsEdmu2QaeFwkcMMahTpQA5SBcIC+C7x9JMv61VEumPvlFcr8qIe9MTEx4wJJI7McYY
Esa8yMB9MrIgDWS0RNc4y9tmSFkhOCoFMCdfFx1PIFR+a8klebNWFFsYrVvspn8DVfA0TJx9fUIu
SD6PopMeTAIa0movycZcJREFHaR59HVOmHVg89ar/xv9z+/JJqQNiDWPW8gD3Z6ZZco4KhbfkhCs
Fixf4vJKaolqVdqUrrd0cg6CtrYz452Svmsz3Gs0ned33Qzll9M/A0xU1osgn/4wm3yGHYejphI0
+PDyL04CTh1h0FapsVCOn6iJ0h/q8b8ebsCRowNmkbqnOAjGkCJ2dHvsTO5dkul/djCIjempgaLD
EOmCODBdIJky81QXL6/PXN5Od+3OKl7sgVi2bQLP9us4uYrrWZ/fQAcVceaFR5qwIWAPSdL/h9M1
O6jb2deFc0LmuzEjBlJQ/VeKGhqo4ClipDHT4euAeRYrfXpKvBCj5xKd9fgaBliwWGoiUDARlPlA
G2t+gygfYyIPztnIICyUgQHtdOulj/3XWAl3uO2fvIOxTR1I6ui/nHpnJwAsys6whqklZkhYlTJj
l4TVErOC2ju0GbqppDSl/LM5HS+z8DLta6Wggsazteij/5itx+F54BegAp5tsHFDoud9v5KMYA4Q
BntyOxkR2EJddlK5WdeCv6G2Pjp8tl5NOoDQ+Yhu0O6yx8d6SwE8UqrBIajHhit7YCniMa8NUDlt
otWDGXbo4+BzFy65hYeuvu56EayIRRo3dXOusEVRfiIRekpMcaFhAtCOkwU0MdHZTVdtkWPNCksP
Q0tq28TZu5jO4EMYAuJk0OZjDLXCglDMFH/Dl9icBAimEl8Lt4e0nEMoM2pRRCpmjiKqT0zdNNGF
AF6ojBBpqvStSAJonRzDpORjT0b5bpD3FrYn4+w6VXoxJGU4W4XSwMi5QGWQ1Gg4uPtwtSEoY04d
nEAfrBaEJzzQYQqQLA4zmftoplhyAzfL1rMA7FhCWzgP2II6/VRPZ6/CPlMk6y5ggI3l3joU2Aa8
+XtCAXWo+25or66fHT2P0sx42vZu9eRXOZx3vBFtSk41PVjGwNS0wmV+6ULmZTaJmrrTXMJFWfoL
30YhTFoMq7t3xFSFLvuzYX4jNtP+CCL4IVfI28SiV9cFp8BIbf/GOhYnSECR8DAMsA5me1V6do5u
imiPqZKAcU9LUit2DQG8jEI20EAfYxm8vNCwET+JHAiHM5x+UwzqX8MFwrZAwpuYlPXRMzI31O1Q
7KrahULbrVvPPXu5aUkUH4u3YNA/YXPmJU3NWUWvfIYh+ZE8YGI6j4ORU8oFfvQXxaSvMqmAlBTl
k6ph5STAOOBcozY1Lr/Fn3BHxoc+0QjlpMW/DC3YdwYQ/nvmFiOTzWmfC4ehcAIyVaA4ImVYS6uL
yQkv1QvVp/LSlFvtwjxW840AR3mS4fzCY1BjMSqR89Y69px8KMfFVJuD4cp4V7m8ob5bdZhsXIW5
cace2Gk5TOpTO7szeRmeFLf/A4YttrnpZ1T4lpbwzr3pLqMUAJTVx/xFizoxKX+ppGjbMofk9Hf7
j16miICyoh7O9JLYQA/m7QfH93O4zMdLJzMidxSJ0diI06p32Bq/Vi/Z3QYB+k9vgVAMaRMM1VSm
Ky6vDZire+Ewp7VRBglJ3trZnEVrqG3tlfan++c+yYyCxkxfP23hGoB4rZsrlDiRGZJpsJsiz9KF
jrDR2gbEDozSKnqLyBEqR1WxOvhAzQ/wY7zCqpUHLR6IpTBEGqpBvljFWfPaDgDka0VMfMg0TCJm
FH5xK7Ir+kSBZ0Z3GU2gnfSwpjB22/OfC7iqBRxu1M8JyPOqj883Sj2a9NBgfS9bxe3g0zvmFT35
WRur4J8BmqPTGuBbLc2rp61thW8+yl1rHws6qx3PlU8SzmlXT4fj/6n3y6DNIeGOCW1/7OAxD6EF
cQpHLRmvPxzI6IWuc6+ryyapfj7eOOt806FBJUtntG23VFCoooGevQ+/YgDG7SU57GSzctpT2GlW
HpugiooNJrWpVK5zygBw+PiGcPiBssVuP5mK/SRQE/YVxoilKDSnftxw0olmZTal9ek465XiHZ43
7xBCRwviOxzx345xqS43KzIukyWOvqloCVq/z9khYzK4NCH1Gj3TrqcMZboG1ppFvYfYpjyIdixx
5rs+si51Sgvz/7GM12Rf9lGrgORVxBPY7Yd4HF8RHy0gVdn0ms3azSIo/Qn7a2i0ezkPYZeYEc4k
jZbBE++zQA+EyKQBH4qZufGj4lbVlrtSOOrgw8432BpHuYRsfwn886f3u/W+qjPGPcokeP/482Vj
aMKRzNrRs+xBbn/InmifeUs4rMQOjE8YwfbWXiFQNmdU8PZVWObTd9G1nSnIBytTd+vz9u97uEXr
dWm3MFCQwq18y1r7gazw38VDUODa5+Ysm41DmYUxaW9Zk5NrELVjoOSJweCS+GogdbBuZGdpEGxW
HL86Wjz8RuDDik1O6yxbvLzFl54lUHoIix51vxfQUI+rF6qrJBTTLlCEHFue4QHNVGv/vspjimi3
OQluaspsd78g2PHR8/koW0VLoA66uOCWYfuDDwGlZUnhhcdJPCWAKmVlrS1P357RyBDIYhzSexE4
kz676nqWsXFBD2TP4/0fppqtWSaCw6LiB8PON3n2DjE4hpLWxNqxmb1QGKKrABCAahCc94hZoQgx
n66H4eoWE5WR9uLU72NBNXmUMKqstMLfk9e3cb6jWBLTq6Rs0bBSGHi5J20OtYniSzOH7eUnfOfu
N5Xu/59GABcBU6OulOxPSIyyQ0k965Dmmj5/gbHtQaTRXLqi6/aD6jppluwcIacOSOguduN5bCZB
gYtTo1aLDZ/7GPiIdHgx1R3phGooBjFMriIFAPWccHoWi8eE+2I1uKXApNpHWQ/gofVdNgvBlIcs
K9T2iq/3a2KjBtaLLIwfp2XvHB8Dne+v3ivZNd6a/q52Ua+O6H9m0oKQ2kBQmH+C9UuLU4iBrEdL
gIThCg/Cy6Qj/p0Udh7ynAR2CRthosEkurv5XiTloWplq7Z/WjYlsDvrRiHWwSiVIZuABPeR//Do
CgR+h3LFtBk5oO/C74mFgUEA6zsIRkkMMWxNQt8eJz5V7JWCPn2iUEQhDT5FmJFCoOf3J22kNNOv
jlryvCTlFNFscZT2acbeeUkU079ZllODJIroy84+dpJ15Ytcq+3qHG5KGzwkWO23mBPexGdYC4Vi
Yjq90kqNk7f+nCxzh0/NnFbEOmV70kaDqx3gk5N63c09LXV1T2Rsb0Jgkslu5yMXL0moJUEmO6oT
e1WngnkdQCOHzKp0q91rj6Ijloh0PfAEfNUC39NCf8QmNO4Jn/CZbZB44QRH6wA7+uWelR05LtdL
9CXMOzSVOAEpkpWjL16AVh3dvy2B7K0/eIU3HiCgX9Wl8FOLLjG9wiobw7VKtX03gG3RFewAyRJd
Sm88QJf1gtXB/H5OFQdNuXPJVlqFZ65eeTvs5Qu/O9L312C8RzaTa5kkgNBvv/WIHcDad13GkRA/
BXem48ak0koXYZXbiQE1YQ0YK6PUUhApq/yaGFIYSejAhWsAB9ZuVCKO2Sg2toPuSgT/DXPBRFry
85UKEbfd3korrm6ZsniEaXAPX+bZt5/asDGGLnayM08b8/5LLpUsHJLTCtSGgFFUOHgnREb1PZsk
LuGDjPy2zhDVZzhDivXcxXO0gggY33xbD5d0w8rJm7X93E9LzwmIb1pRS4MYesJ03ifXNQ6cbbWV
Wv7KKH2oV5SJMiGUEUN59ZxPzMcwFrk+L96CfgTyAXBqkY8YkH2j0jq4WhZebLiIFAY7PFJ55qkh
3L/An0zoDPXGdBqv6O9Qgz337Vp++oUJdCMKwgOH1mdNUnG9xsF76QCrjA3yBB+g25cRVAqoMYGW
028yfzpfJ/vxt03TEZjgfqaPf8zBVp8ZxyX2YyHxdJ+xU6P4YRYfvxkNL2HNjtFb7nfslDxtnItV
oV1A5dXOcyJt14Fz7CAwu6IWMJDWwEZG5KM58+o5XSrXBGgB79DFZ0MqHwKH6Y6aj0vrCSJWQPNl
C4bfjm0BGoiqU/C45po8irN1NBD00FvC5+koCVMGL7FZ1SfKd9a0RstUBIgvMla/Nv/v4tkpeWcR
bfB7hJ3vhAemvpFTt6Twqf9AFKSNltbZyPZlk0UAzfNOIbLE7MrS/XRHPl6nDv+U0YoZUBwneeJO
ZZpbD6HI8qFbRVPPkrnQm+xzakzkpRV1lAqruB1CiBW9Ayvfb1dlXcHIs8qmTotUP7tUM6cdO4Jk
yJE9o8UvfBq1yltBZOgvkYSbOrjvrmTIHLCOpyxaZcLztqNJPzq01U5OER8sog0zhjYFHcy8KgIE
OfrzrSpTXmg1DvhCNAaxLa8Nm9Fr82yYdnIFhmlqQV3+lDRU8CAmOt0MizFgUDbkhepbiY2pcZr6
lfF1/wAQNOBGZgLbvp96fQ1zeA9uw+vMoAO6vqveHGTMI3w75t6PN0XAhkxoVKqJOGx/jsT5VpZ+
U4j75LuAgEHTPAObp/+LYzWe7WU9n3RmtXEXN+0De0XWu2C+H8QI6ZwwozxB1V+QfO9zSj+DQZ0p
PO28pstv1DqBq+mfqjs6DRuyNzWqK+o81VKyiDsed3ED68dPIPu/1Ojp8dAkwVGAuAIVf8gXsOsJ
sj9h9CsQ8uvMziPe4WMHulXU/fKWHyxsiC7JxHnu+Rd8uhvpvDEqFkLkZ9hxlLQ+X1fOq4lm9eh2
WbyedSm3P5Wo7H5wd4bBgHkuQ7tP2EQsJ3MELgioQ2Ha37iJQTV2v3U02rCaD4+NcsRMOD236xG3
FQVfhG6O+aduMgTVHGuCzHMT4wa72WMu8ebajzPpaG5AxDvVtqDfUmeDkTvn5t4/O0TW4ninjbpo
gc8CWgHAIE2yE0aUQ6kE8Hq8T5ZL6X+UfoJcdWFHezkMHVhtFy43NFa5h4r0C3Kpk/BW/mXRHcHj
wz2EwDNR44pMxFTZnv8QzFMJEFf5XvfQ2yC5Wa/p2Ii7vmtjFcljEbtlBpd5Mx/0TIYcuXSQr3+Q
e6eFj0TzsdVT044hd4ZjKPYWwgwVtNwPIvAd2AgF3UXp/S5c75lD1s9uP3jLH2sWAgaL+pXOCxEE
k182XszT5UQFTncWpzmlyvEoWKSVQhWKzZrH+2R0sjtdaQ/nq+4bO1qPN9qZMyu5CQ63zPEQKm3j
6dwhPt2fXdMCy3jE6byNzIJl/8tsXJkLZVYaX/4Y8jQPnpwNRC+IfwypXxlhvmSOhaP18Lw7kVSe
5zNpQDFVI2f1h4jS8QT61pAq/yOkK/8YSso2RNqn+YWRWd5nihg+xqJBze+esmKfh3ujNH6SioKz
1BcgwcU9aK7dUmhZND5xTVV2FB/ncyNkxgWTHPCxThjaIJwhiK3knXPB9ms1p6J6KRZofslC+ILW
Z0kK9Nz66n0yvMQ1w4D0/HlHHiAWjXBEWX8+GpByMW38KdozRly8VF3FSVCodyEDcLgqMkpZMnqY
BjW7RWvvcSFg745pMqRMC40T2S0sG7bgZzjRatxvmcLLc96KQ7wFADoBJjf+YZ1TSvdT1cEISoXH
+9AXwBMMt/o/yCXbjR9h0URXXgrqt6D0AOCT5hMIIIEdyLvWslMlFrpC3caLHVBJbtoWt62E5pNe
vId+sHUPXYykMPPWLMnbHCthX8447wLwMMbTO66Hc34FuRIJiXbhckXNF1S+5F1zLdPm9ZvLISpm
Uzesz+RyRvRtyp7GXeUEw2+bwAr65Rcf4Ghekwqtd+p6WUmLIQCWI7dheZBuav55dSETTJciwt12
3WI7NfNlz6BkYHP7m0dXaJRkMdikUHbcIla48aYUxJrbfK/LeIz4qdKpjvt9T9lH/QhV0MoEtUnc
dmU+rfAUPkyOmOjAGZi0mUZYizJpewKyyulPwlllFkhHvBwyUbrQsGFqJJHC/eyA0epJMT1BdwjU
XaHrRp/h3xDOXHuYVDfkdJl5ThooMqHZm0JlXezc8VJAmFdWCOEECIx9fDLws7f83X5+RBYo7ny6
R5QBgEx3LWJBOVAJ9cQSlRCcQS6WKkR6Wss0Wz8hYvxWIBk/w38UNVXxlT5CwHpohZBk9GR3E8qv
orRxBGdIry+JdX6seF7UqovDjtH+uiVcfXMfgtwE/qblNiQmGaWr9TRBv+p6hU3JrGrY+vqcz8gW
M6JBjlhJtMDmNDiwbmkGO77tRBcYx/ogwDETtBAzh8IQTWtCaA03u+m0HXkv0p4uxmw00t8em6fp
VwM8eibkG3V7eF1tOhcF4kDOzghwOVtRcbb5LJsMWa2vNSPe972PiBhw4kEQeiDOuCMm5yTV15yK
lXrMnN4pxAiw+k9oueCH9iA07GUmomx6GK80DPnIp7EWA0UewVnHz1ozkjqqA/kMnq5/xKTKYt+k
Ris+xFwG8mmN8j/1s+cwNQCWZcZtolLYClhii+9sB6UYL7+SYKm1c1MXzL51Z4D+zBMb1vWZaEyg
GhN3UL6rSDVZ9/nOj6UgpUiJAWDoWG7I76mdSOwniuAiah0weT+v8kwZza+KCxc/jGbm0/DZCM4N
vyBpIwpwc/jkGhznada4oK4Uo3u+6mKMOdaUtl+/wL95oRu7kOLSssgIYCDjFd5HlJVyHGL/6UFV
evDuVWrILMyl/0VezMyBJKyNlATsMbiwjkwNOOj7rxTm9jzMqwty0uuyelUAIl1kQ3ok6IrY4UMT
XVLOdD9/Z21ZRtBsak3M2FytTpMzJ1TbWVVjUlboAjNY+xtZxJHLMLKI2MjKZkGYDfe4aBaRTVqM
y74gSrOrB3CO+NBn7aGxzC5vVlVNdBA4P4dweyUoex03ZYwspBJuc5kFHmmdo5oGe9Op7p4peGdy
FFOWC4UklGebeOTrcK1JkZm2AC58Fpf198+OPhzqTgNxYSYuSP7/JjByoi5vJlhk1ROmEycWHKen
1FLcDkMI+VBJw+p+PbQBMpI2XO5gLuP4/rD9elh4+xOzNbtnTrDtxUGZyluI0ZsuZ9MBHZ7oRmzJ
RFqMpwFOh406bmDKy0yex+FmPpMX6RWPFkypY1qANyyFVLW0GWp7Kahudzou4idHPSFVBlQ8zUmT
7Uo/QGxEhWr+SjhlgT4J0C5OVNiIVHbY2t1qp7TWsQLf2MmBCJlZ+xeeppGHzo2UBOZSj9KJe563
qm8hdSbvNDMtqZYima+Z4LYhdw3AcBwobUbBhBeaddVtBPAt2oFAme1CIjXZGr2bJZ58dhpzkNQq
CcdxIq1bo/zekA6jr8UkDWPxM67WidBaypxq0iFpGySVRFya6KdzwDYjw3XPlVpOny/KgAq5ltHx
luhhmXOo5bdA274C+2pUSgvF8f5/lC6G1o0ks1My8jbOIrG/p5lOudWXJ78I9tNKDBuMUSJA6DJ9
cG2q047owYxw12HBYIPxhUhW97/jdO+KxJ/M88Lcg4Avv5U+0/soWj2xdTO76CmeUxEFWs+8nhd/
Ss4HlMqZIx8kr3LTQQboCpCXORPC3KbmBNUHctAezPaxl1xo74xWOPvOEGG326omlvb9M6Aman3+
7beLx3ZPOe6H03bVouaC43exNB6XVLL23z22KciWdqAky6M0SXEdls3ZnfAemVv7sgl1R6fDt2Ef
OtzuT4keFhKFbV185VHObstJnZXO3GYJwMgbmHQBnccZ6e3M3f+7WcJLVQW6ZfQZMY9x/Q229vOC
iNybDaTmqvZyeAH93MNPtz8ouSmUVx8F2dBUASwjCGaQKjPFuVIYRwDVCtJ+JUAuPnxB0FhIcRy+
b0OCmN3Fe18n8gPqw3awjHfebXSUHi2XiMKzVkXeCil6TjSyvZa/NuKM1tf0UPBN5Kop7w7OPPR7
y6zHdGdfQ627MDQD8H4Z5pK8g7UmtB1yyU3TuK4c+UUIL6mJU6YSxrsGYxpNdDqPxBq/bdlstveF
9Faj/WOO/ZVcHiZfP1kqmZHw/wSe3Kq4o5ouoKPZJpoWl3xRRnMMRNcpTGdoPdVYod1ZBMAQGuEv
ZybF+f/NTrmxgm+TuANglVCjgZbcsx1SEwlkjad0IigmYxnwqg0tBxykqr1OFGjLGUp+cvVOY+un
z2OlH45bn3AuT/WAn4yotpjqvVRpSQiET9Y4CBtm79RaDBqTGXUPLNx+jKQCKKxvW+YP6KhYb+Dw
cLmRPfB7gFROakSjia1k+5MG9NlSBGe76L0nQ/uchGApb293/rVZqFQ4CzHRjWJ1rE2XzhIdmSbL
rpWLmQT2hThKxjKeU4yiM1uKOR/m7nM/JUhrHufCs4BIdq/Mq6N9rZAjtEYFpzmvZlDIKSTm5Fnk
yt1Tyz81a7jsgYIFSyBil0Rw5l1wRIaJu8COVdBPX05XY/yLaJg7tDB6gWuPCckJikn3TYFPg/tr
7GZ7hPfFiVOMqXPOyo+ubfm/LzonKIxJ9SuypB1QUoJ3VVbuFQbNHnNn4NXrQhs7w926MM0yXDpH
OgEN42NeHsO3+88p+yth/4O6fxZdotBPk5bAayK4UpALRHgE6gW1JuJbg2Jvvai98HEKoYKU1nYk
l/IdQ5rstTp+td53Tvs69nmbIiTa6qaeNpqG8gs05zC3tr392y6+s6hpWlFmR4w1YF7VPlEPNfoB
gjw147xQyP1mAb2NayshKBcp9rUn/7fKXZM6snw6UDtjqHRnQ9Yq4Pb7hoMcMYj770/H9gQ2s5yt
qMLTYl2oo2owl2CN2jxRBRVqcsvHlt08GGycjzqeTk9txegmQbEcZFtoYSW7lT2S0z4t27TE9VOz
53p8DeXfO7xV8K5Ijr6V98k4Hz9wL4HnJtwumIx7Vkb5JSdjnIGm/HSXXsAHlRfN1aoFOayrhR1f
Mi5oqIIg3pVfc5a0tcIl8wHgRxosyyPA/QFIHdS4dUrG/uF05y8TR6T74wHaEK3KiI7UYJjfQY47
IxxWK3Pu96H+ZKmBztiPbrOeLZD8NWKq9bdoCe0a5K764gJSqtqP4FDznIgp8jYz+vhDwynHB9Wa
JALifYs/ldnnGscxSksPfFW7xPOd0wFr/ztt+rxNfbAU/My0/+AQ7vYVVSrtdmgGRPWv+KrbNoyx
RDVrbxeU9kvBdRLUBgQZe7+kuZ7+hV8xa6ZTuy22h3pFisvkRRigR8NlphatlFnDlfd7AKBmZC0b
hxferlM+gl8rt6n4Q0B16PXNHuq3PxZTairIZiXDeftEHxfBXLdRUAHfmh6eZhw6fdNEuIvx1NIt
Vbub67xhJU32klSWh/oBZozS4mk7nenxLx12jAapAccGxdhdwXonThtd6BDeKWTNjKxx9af++XnB
FRxuTpTfUlL95/7ryX4DCzMoW1Bhgfep3dGCbMWLDzjsiQcP+gll14+UuOIihvwbeIHodfghvDaq
uG77mCM3geyaX5EHS545MSb8wlBuh0PdtWXTXbdKCOpesTKvxOpVtxJaiv954J/i1sdOxgOXn7Jq
KWuzSON7RnM5/UhaXir9ZwyECjReBko3ssNGy9SMal1A8PTl3/ObBwHeDcoMeFkSdQR9cj98Cmtv
B2f8sqMc3PXsunZEjFZ4qo3yDnXob/h3RIIWM5knkZIgRDylV9jyRnVFZVDWrEPLWkE8cm0zfqFS
1EN8ezSdP0Td2qlVf/m1oqi0ijD1O+b5N2QbECrk7wFUGytd9DIx0fIJ7E44GLBYDlmAUl9DsBj+
BokZxiYimSUAm08PdoMXY6TzI3UmX2fZOyop+ZTiS1VsHkzAyaFvBBa+NYnay3a0SMHRZzaSuPvi
4jiUYaBBwUAQnm4EQ/VMFGtje5KirtNitAPv/LD79PonqxA5Rmjox9mwHS74hk9ohkKWhZB5iQV0
oXitmesxZq6y4yK0k768AQ8NSRgUxj3bgEjS1gO81dh/9RMx/mRO3FzvuJQjBF8zTa6LKIlkURrc
qPaHcPXR0Cqcmmo/rHiilcDe7kLZCCxbx1pwaPc9EFAK6EgKrvcDunR4nRLG/cptQUq3rDCdLqdy
I9GRU6k0kucSaoc628ct0LdWbN67T4n5lQO8GHIcVXbCD0+JuKOSY87AzRY9BsbSLXKXf92/YFMe
etnAHgkbzfCsH07vHyKbmwFvtEFu1KUnQzlZclOnYRk8oqiZXcQ1SNGyFBjXt48VwA3YjR0qc+sW
EJZ+4FhtuC37m7K/9m8mgsrOd6BlRVze2BNDQD2a6b9hPwWewNq3o8YVut8EvIDv6VcuwpgP0iuA
zH5lzJ/ODtFNcXrAkpD70/88+yvsW+9pQz9Orb9/3zVWlzhboEbGk5QykAnbnGF9wyHBZlg5TrUV
fBL3RTslWtOi0IvIFXdfc+qMVnm4ghkHW6G5bUNQm+Kaf6MY8XwuvxGmWYUOiMxyUHm/5EvNQCpb
VZ1SAybgN1Tz0Ja1P9kPpH/l9uI1DB39reMnnwj9YCPUgfoCE5LiCMLbVLeW8J0PLKo5YFP4E3hU
3RR1hXPTrW8xvnHoO+kq6YtLQJUUXxDOJ7kqchhvAW+jskaJ8voaTZ0vg4H8U4CdpbT7jyvq1uri
5Rv+ErQwbsaFXA46Sjm5Q1AlX0NaR89+cGFVW6iD/EpDfhYxX9ZgRO+BZlq/3/YXeMcS+6uPkK6Z
NMSbFDGWm7bSZfqTbEWa43P6Ri/wiE5pRUwxEhuvsbZoUKQfh2uvDd2Sf7VC0rYv1yvFRa9ZG5Yc
TM+iKqGVpL93GWrBqf5BY1e6yJN7eFbZ0KNgMh4TbxY8lbBRK/FzDplCqguU0NMIbGmydFFDnwt9
YOcX+Wx+3fu+MlMOKG9xhCF0z+ROee2Rzx6OCaxwq+uNEaDnDGswkOyX1AikjDKYI+dudp135HWT
ghlqkYx/XVlDkSh9zuyT67gP/uRdVGZTiEnOH3LMtLXhUTG0xwBtv3cat7oIqcGCElZhBaQMtwiZ
RCUkNhVb5z6Qm9PnalaFk+IdIb8BvFtkOs2Mh8zhqBu4wK4E1N9mRIqxEmM2wNHocGstp24wRQLn
mO+zl68vRxI4Tz23mAUx7l+3lAtR7WIT3f9fx72fa5Yc2DBO5oVFCEiwH6M8JHi9yTvxp3ljS56m
gPhxkwqOVFimd/JRwE8aDYEZGL376ToFSdiBKuxyIonSvTn+ZXb99UJqcgMwSM8eQjqRzGVAOds3
1uSR7tEoUCNxXiRwvFLkUaYbLXw/f5ziUu+fIU7OOhKsIpyW3MiICXHKRxGQOSRJJLnyfkTbpvup
5kWYFYvdBiUH1aZIhDtI0KkUBPTE/PJG6+3oVSl+/1FVXFji9XxnXgDDpNAvLf1zgcWW8jYph8Nz
FymsdnSRtJeWA7VONSj+vuA4SjjjGe5STWKsyczyOv8G88+8tOFoB7A+4HTkROUpOWYPTkBc3PYo
PseY+TReI9LUo1hldSvFN2+bWM6mzXJomGJ63hLADhKBmsyIgTn8BuQD6Qd+acsq8XoncRqmOzuT
Fccec9mVrdUatcwLZabkPX1qrIJtvnGhyGL2kxppwC3yMMfSadMmlsWWqeW0QqLxeJg/evOCrjUe
oQwjx8JrgmF9LujOeNunToMrbzJ/EEOC/ThoEzLAV4cvdMhnLTbuLi6p7esnKbGaAo4+ERTU6vkY
ZJSH4VlYnrre6U1l/kNEPhT+DOiQ0Hel3r3UPY4yZp/H8K2Sm2wNPUV3fQi0uuddkFmqL8nZITl6
6LQW/DqBqV32wmnE3g68yQO/6fmdXDbpjgnA2t6xmFfvrWVdv2QG9F71s9bHgoF5LfatV9bUO2Mt
3uWZDGJzgL03169QDH7iBsq5yFYH3Thjd7ER6BY+dddM9CZgdFouxz4hK3/NGtRKkr86vPQYgGv+
b2YY9wtwQwH35gDnPA3zhdxTec6FuOmwWS8mIl+Lo6hieIDoKSt4cFACeZINpI52UYfQgrm3S6k7
OOtq31rG8FM79irNIJ5y+43Zd8p1jdl4i4QT+idhBFImvBkfEViKixDGaU4ZIvemOv8w38NCNTEc
zU4xID12bHq7HLFpOnkv89vaQzyUZWdaH6EfJDbDH9EeLHHTvCwPspSAaMhel2okvXJvLcS5dFP6
MwDchlEsAzinBreDySVmIkdHss2jD0kUvTLxgTxGj4P+aoWPcC6LonDZ/YKMzaEyYPLX7g4gWxSr
q07slpWbwPsnWMbRsc+crsDvGJt9zbKUXpW2DzvS6WTRr4ZCm9YawgmZdhnrRJYFZEBiQjH+Z2Pv
6aLl9AedvLroO/YEVEwCq4+Fd95dJoxp/NigxzB3p6YTPtuJ6qO5fG5j7MTBPn+L+oL3iEKXJlC+
vXYa+bSf2LzEVJGqPHQwnNgIlNa87ica5NywKJWnGmR5X9mnoLhFavFO0GFS+4ljHsOgwd2GZAM3
PksjPeEE+ckfYqxMiqMatxVSPh5YmKf4S+ruqh74ajnpDm+7rk73CDF3YMDf9KqKgm9ql6KbTb2D
wQAf0uhtRhbWcDGcjx2QZbAkD1bgF+2Q5hVFMLvTpq3dR1Qbt1cbNuk+xLjPILfRDoGhZrdJCilw
rEA1yFUODP783jO/ocFbjkZHhxU/7aq3M6SISDq41tf6hUa3ZzL1x3pL5DKk42YWISXdMQuNoMvv
W4hm0a056QxsGN4Mw+KAPWiKZegnivda+rRBeJUh+7qJh5TJA2ntMRLYkGnluLN4DV0r8ephEj7s
raXxnWx3LOmi5AwGwYrMRUgdvtul5TdqJ/fPMUooqcTA77mnpNQG/NZV2KG4y4CsI79qXdjAs70Y
TDpkTxlnIPLz81thYATLcfDmtBtrq9gPlm2iC3hcT+WR32GCunhnmZ2r9iURTzfZYSWMYR5kYPsb
IjzUJIc0GtckQbxk7vxBHkpCIfJpQ7Np9EHeeWK2FzmWY1pPDWupj7cFVyCJa3YoPo6M5kFW81uy
qmp+YPoYEMfZEVK/eBD7O9Yhg3WJtgZoWll9ORMKFbKaIFpp9V0eaGfge5u+xvDIGTuVmiu2rX4X
qnKhtCgGdX5NHbjsX/SC8WS4VQ8NdOa51Rsh9KB46aABQPHj6inpIl++UBtytRWSnxviJMHe+owk
orEVFPoAk99VvcsS9kwBcfhuTCBUxWjDoshppW55B7/M8t2butaau38BjGxbWnaEVqPGJG7wuSZ9
j52dAXgsnp1maYRvdXVbRSw/NQlAJn4aCznzd0kfuT5jpuWzWZkRawnAUfrOuc/seJ64cDLinipS
wqWfBWDhl/DlE4IfPUy6c65TFCZ9Q/VetggsxtmZUoneP5H1DhPHRiVdLK4rkZ+a81DcildbiZdE
M+CALiQQPbJ4Celq56+EAs13MJu1ohQZ2yS1U+Ztq3HGHphAcb2vZYkhJWDCUcMkwA5v3r2UxBVs
Z/wO9dPICV5daHdhUGJ3u8iDl7YmGtQuIYKWqkL84Ilunky7H+BfcgyqRZS/n/AxIE2tNL5W0kOZ
Fy5EW9Or7R9ar6jtrSQndn7uWFS4C+KyQso1gsXEf+4mTfuiQJgkZwjzo6iylK2fK2RJKg7WqB3o
aD1NIvu0swFrMUQsUORKqTWleVMfx0dSlfQMkGsbpknKyrxqoYNwraRWJnqsS9qmnd9qi8nKMt7a
R/6PYC2Wo9sqStOy2bop92V5ZJyXIL8es0nRsAtfZ1eGpJb1eaEwlufMASwl31pI2wVD07sBLsCG
YzXLeLOxjTCblBe3Ak+TSWVQ8Jluf/nGslkIiltsdboafsQbGQfpkprxDdn0hXxvbR7X1+Tkcmww
akHz7a9r0Y6JRdLuLJNspIR2vvZvcTTSJTxdr0UlNV4wyFQcYDI0X8ibvK/1t4ycTsblZitpHAvV
VCdS/YGYGlS3BYH3zDZfIXn60omsYB4I6AYGtAOE7qbN0T14tnxyB3ENOb7qYniIOr7wRtQIDfVR
i1lX2yxEot+pGvq7z6W/KdyXrtVAVMU7a3QhyNhcZmomsZX5TN1ICPREZioivRJpEEy+5LfVJjlf
9bhzFj/lsDJZfHfOiZhfb/jQUBnkbOFlQrIy/ezAbsiShVrlSml0QRDpDOFzyE35CzT5gT5/6jpp
bI0nfYaAJYhw6zfMaAnCDiPaqP/7Onj2RU7IcM58lbTdlPWKUfc+Rfp86VGr4KUG3orz5gplIURn
Gm7/a3iKNL+6kDzLRg5vcsXUp0ShyID2j4/8P0oHPJMtk1mzbu5tiIKoeVUZltU3V9MGyFvAo/JH
cymWTdjb0skXctkejbAstQ/EuNtyLX9TSGdQoYbQV4eokRgzZy6BhYpN62aGamEatHh/FrTqizKZ
idnTezItTflVBuL4Cv+snBV6EMGK33D72fMax0R1cil9Q42K1qJvJCqoposQHDqTo9Jnm5UHQp5B
LC/AsehjoqbRVfUWFRdPvkYUXjE44Q1PyIw8aYwo2bZU0u569ok9sjGiruXKXTxGcujJjfdy+2Ek
TCAP1Fmi6S2Dic/h4HhXA/WffrnSzhdJLi/EF70g+S66iggXsAhIyykOThvnSCnBQuCtB7lpW8zU
NDcE7oh6/HZ6Akg/QgLstmM1iWh/5IXjmIvOxSparvcQc3d9ehCc5MH/ZkjWXjSTB0MzSp13693b
sWfjl/woP/63bnn28dmO7pNF3RnlHf5dgKhfzcQRsVXJRZsKQvBst5fauWhIporKZsKatwrsDtRU
JET0nJ969LCjKGZUq18l/CEtIR0cqS8zYlTji94afjLEAS2qbwKWykt4OhnqYIKEXH3DQhMj3NJX
1BHRRd64K5kvnPNpKecF4bD0yhiZo0sv3/4C9Baza9xDkJGOIgsV7snD3WpikLyHfh/2j6JeLf/p
OlrOPu5rYTtWd/SjQOt+hPpRPidp3p6nzBh4EEAeYrdEWJFjtZOmOktRoO6FA14G1Prrtd8dZ1Ww
Hws1wTQiiF9Ib9oa1+8zWnrRlYGp48bTy9wT0vA8GMkdpzMBzh0TD5cGXJkzW62nKOHmY/akLhW9
+zIO9uxrTIq0mk655lVhadWvLbEjm8jiCBUsh3sRp37eiGCmE67T9J1Lg9MnzbvYtIWmCZ+HJEhp
0ZlEgGOFLxxIWFyjeg7ZtQmIo2OZdDa6YtnDXFzJGDZ+DugEjtmO9+Yzdnjod11OKBdcG08M6/Fj
d+PoRZUCrDa0Wvt8Y23YfZVWKka5sTEWM1sQnFf8gj5DQHewk0MAn5WdgZVQFuJcoen+13WJpie0
p440ukPZE+g54OxA3S10ZkkaNqJES2BwupVIMeZVUrnAFvUOMZBJs1GlonUp1FoUqLzhftAfQdMm
te5IZp6Sn4mmVS0yxtN81w39Ic/5LgEqSoyM7WtCyUmtcOfl9oTZ97CBuvZ7ZrFbuLRT1U7HbEbf
lbKfW7tATDidlhpMORONpkRkK4eMrc7OB58IFcXxYQdHkTi/DSp/xEPJgdL9D+C/Zdkgkir/spo2
5HjHrQmv0Jj4yMWfCFFUb9LsVMw0Uk9DniUugjRrrV1/lJnMHtcGAW5MEMjKfOEK57jT2nPsBSQY
iFqdIrGh6mDmM7zsL3UhGV4x14loGsovceFL9uCDK59VhJ0ys3fH15lrP1tBrJc7bIzrCYFYthzO
/emsUU6yqu6IFZrFqUNOtzKGXTyVnqrpgjemm5CboBie3C+GHahRKNDdncU72mXPQ5Dl2fadzrXc
btQNfbF6wlpfhTxO+XpnWyt9/tZBRRLR+cDEthdZI0vgWOnGkGu5W0wYIpDarQ7ZHaaAKKUTeoqv
JfChw5VtlaftDvb4tu7CnfRgAHOYTBKx2opX8BgPAzZBKljBMrrffJEl09pvfH8QjDJKwDGB8Kzv
J7sHuOxRRwp11Z3cDBwFvd9ThrnD8C9Qm2X+TYK4+7pImjdeo/mwhR+F+Y6jXICDhjOlol3n8BJS
Y8Cs/vvhcDth81H8Ksr4dRn5ymV8cYFG7KIMP/KLAG5t6UKHGnP+ElmvTVzm5HH4D7nOaiNmElU9
aoNBP+fy8eGhSJOEGYMh3dl5cZika5cEMAHm9q2oSaJ9LxFlvPwaNCndIBwMn2cBmTweaD5lE9QR
wjS44ncY3DTwQ1LvIpjnYzIZYk0DXau9bd0JBlIJYmfI8OTsj5ZNIiVFQ0pDNYQTZcXzoLVcQWsB
auh8JSu4tTIH6hIRXe62WCaK0XcFoY19xjbmldfNgcw58EdPGeK7LQSSUuFYdBx2gBjgdTNiYF5K
4CuETPc4OE4H3nu3PH41QJBIbvCV+LHcFLvcMs7WzG0b3/QIzGFU/+ex7bRPfBLKOkq7jmKGoCye
FUGPdKiw2tKvMtQ0EmaejblxhTiqn6/MpWPy6KNpQY0f6A+CFnr9Hay98cz2dB7GFxeIrzEYDAI7
4Sx2pyWfjXgXiQrgH1I2NfIbJq2Sd5gC6ZI+P4njFKjAf3m0f8p2ohqlkwL3TLAoIiNyCA6JSW59
yGAo2HdoNRr5y9/n3a61AeVL14XeLeO39+j2aDeagHhxawrQZEBm8uEsVesr+JgRxyCi82wZ5I0l
9Yr7etLAUlShBdLbWd0uHx8xLhLK4Z/Yusjn2mRG8CX7RxFdK+wjWbBy1SBBhdT4gQ0nOepOy5Uj
3rzeAQ6CE9LNUDNfRxfF+TN0mJ1rKHKTnBtTIVbJbiAO7l+iAdzRXUYWXlcEFrc1AhQSQYLLQz4w
GjVegTHvG64yXgXUABlPfkXlYT/dVyxsl5p86pisRciMdEZ1dVM17iukqHkCoXnOhqd89JfljWbI
2ONhaugPBTx/6x82qnhY4q9M73q5vB3HrHQ9vPFYBprpAmI5+/QYYRAdyipnQrYKBrUJY/U4Uand
PBFtleu03eZQxeRUYK6jz2gOeT9Y53xQMpa6s2RFshLjfIQCYAtcFSSa32oKkPg+bPEic1XsD87X
9GkY2OA/+pgfY6mtuCJ0p+CZNVvD86Cxcm/f3GZd6FUccnSr5Js2Kz9NJtpugzdh2DenyF5mwI80
ja1+xoCn5DzaCaYqvzeU6aUTpvuSSgjmehY5/mZPPE4Bl6ErsXPUrQ+KuDrA6rKtzP6sncKolrjz
0IQjb07aSHGW/XkCGbVLgMmsJAg47J6SS+LsM8o8I992cLIHrvpSPixaCPEHD2QRSvJzOR/OHA9K
mHnh1K2RO7ZltvKHrPtXQ2Hq3X+WFNaESEUCqDM77UCCmZbkhkZEtAwl0mHHjKK0ok+mKdNgm3DZ
nBrIA98ijTexZ6Y/oWvI0dihfItLuzDQ+KIpcG2Y+YrDph6WHr0b75NWhBE4DTf0Sg4DoNbubWuq
cGCDQf8zph7SdU4GjahUzseTEKNsgMUzlYZJIlMooVBFe8XlaQyGMkdt0746rtGyFH1itjo4uxKB
6D7JH/g5VDMXRmTg7scH0mHFwCB/aJKd+TUArVWnA8oCRlClitXRe96lFyBqs3fnU57nL+SY1MZI
VOXC5w68BZkCzYzBNh5ftcIAahG6m3OinVWoDETSWvmGGVrshPlBW1g/m/odiVXIby6Um0u09HD8
FHumC+3W4esM0ifukPFM5a4aGQ68fuSdC6DF1YMcO2GpCJq7AzKhd5R9mrJlDPIT3OLEriTWAJpW
TbnWNKlhQx5X5Cs6qBcN4WWcotNmcXcFV/Fqxn8bJMiuckBoE8t9/Td29X/gQQEEN8tvuwMj1Cl9
S6W2wbjyckD9KAX6HDemu3fDfupg4UKpidfn7zyTKwZTuDYZ+gsFK+puqIPwypOZBpsrySZxWYBk
+2CrrlO+oxd/3dETGLSqep51AUmF2wZiRVZ53nHAnTEThifjY2eoPXE8wR09T2fqvzvK3glSgxG9
aj99fymKwtzAot2QAWbY2htph5F/Ne5k7XPbTFQBCCZWWokutG7u7nuFpXeJJDlybz9R97bPmvVs
gTNizAibBjypKjBd6nrZncn4HxPtXI03tvZSaDEWxa2WQp3dlYpJ3q0HcpErrxRtTyvuD/DTzFKH
8oS/PykqvZKIFf+4NiDMwpG5yK+WUfsbWepg1G2Jg3POQ6+W4N4bcow0qfpWlU6Rs45Md6qSL2sd
30cp3heRbCkHtSfob2D+AHx4P4kueiiFVOZlkgG6KarzsU5o50yMWi6HqIQ9ZNH6cQgk/uDwJxm5
2TluaBI7ggcM0TUrbqkjkpH+Tp/4C4UBz+MGRSJNTN+86WijbFz50LI+OheIaTO+rVtzb3AZ8Kl4
P5nCRYrbq9yLvd4bLP+RJkHRdx4EeHhlI3mGDuTRg+ah+6L0IaxMyfy9NVR528obkbUiKnwOMMN1
46Gx0ygETSPTKI30Z0QtXlL2wUL8cuGQzM1F7RSSv9K5flXkmxBeEW9h7pRYfl1Mr/ZPu6eJAUbH
fxNo5MXGREL2kswAHw4psTm6JbqTGJLjE9NgJa2ng7kNJVHG/qCBGwghshjHNKXK/uruukOgMi/R
AaGqqJVq8i1v+DBNAUyPonf+2Z4VfRwNA+vVUMUBIbeHEvYr9kFTEAlQ3C0HlF/XLOa+3N0gyo/8
7xTrO19qPrOk8tkHNhjb1Uew91Iim48oQUusYQNW9XfjJhEbdtuR7ewuwsVoS57B4Bu1/GQS90Ve
sw+39c/yZ/DM4RHiclv5yUJRdiqdVF8LNACz50dh+doCU6lI7ct1m/Dh7AEU6n5V1FSVcmhuCRW7
t+c7vLzNQDSAiqT+spwVavTQjuKUf/7quzX9CMv4CBdqz25Oba0LqEN38SG30jUXj961di4RDGLY
Q4uFSnq+xYeKRZH3W8ZAauaiM51oad00TeMP+oCsDVowww+oZacM4CsnxcOcnnAQW1aWDTDa6Onh
PpJkDhOM4wZODjn07yC1TnGWpaXN8eSFOp0qGq3Xd8vsEJaN5H3vALEmIIoW8GdtsZcyV/avS/Aw
VAaOvl3gnFE/x/IceeeFN5hnt131OkEp4cNLiPMom3q040KI7FSxPUpUWFp07ddq5Sw2CDj5ABgh
YYtBUK+vfu5n9WAdl9ttDnUdMQnu22Y+vo7kPwsVHJEvrfcarK7xUO/imkFSycnYm+UsrquskBaS
kqwC/yyxbCP2mvSsn8QkIqxGglp7faaUNrTWbkuR8ywusLG4fCTYwwaTYJUvsyz9j1llzkEXJshP
V5VZrary54W4DB6kWkupw0H1QjcJDHYdzhO5Uj1HOIzfQzN+h8+P5/MmBz3ftLt7WV0zMI4QLGD4
j0G84CpCFRgcG2ZUPB08+w/IaVhRHiEg3cCqH7aMSRNNPt5Urxa26qdkVb0fyRawVrTOBPfeYan0
+2MlT6f+lLHvKrEHbq+O2281k3//9eO7b8WhTGU0T7AtHarupW2XawtrIq4wSaaajYxXASfm+Rzr
lGqX3xpgxbS5cX/ykkL/dybiZkuDPDfSNB6wIHiuzDMcp2Mc4qyvQAgtc6dAjUXTYnFjRDVcFX4O
eaOhnB03xHDnrNRkctmN1PG+1MAZeYmBGkSU4cVP8/5BgQt6T5KjE7R8Ez3mRDzLiBhiX8hH8N8E
8nrNP7gZrmMMA/bviWtSAL36RC7cvOOwWZbIlh6ikvvEqGoN1uoB/RBv9ARECKXCRpVRRFgVwWhL
yR+ZWpKkEEfDb2iG2htxAFAkM/yjSrl5h0LFUAnnFz7rgQtPkVwt2grQku2ca4dLY2A+yakNU+rx
ILXuQM5ep+UnNc+M41MJNxsrpKvVs0T6Ri01frBaNbrcLKDG+e3ICvTZNqrajWiOviSMpLHUPOjE
SvHcRuQZtFVcOoqrrVbTtZHI9AA2pVzq03kQhLoLg+3uGC0y62C52E/bKw0D0ptaEwCazVSwXFrJ
5Kv0AzpdPRqoK7p9sr55wEUf69IINe4AMGDpGCNHguWz/l0x1qAMpzBB47Z3aPz3YgW4m19+a4bb
Ni/uQleU4tItPfHDmzh2IiUR0a88RliMj1L1kmgJJMdzTARpxAjaGKWJK6O2Mo2Ufi9oT+7NlbFt
RdwO1VrmeVcTncrNYxpNtNm6zpElxTqZ8f7wX9PKTDbtGcDB3mrMDuDUwZTQd6GCBqf5bDcoTKSZ
dw0dw/o7beqEcK/K+fV618ccHjouCRDdRjDkqTsEHHxvOdf3wCDV9Apl+FnI41bg65PHn1WtbK24
WRMj6SNoukxgRuKYZ95/85yz0x9Dw9MWEsXkmv6uUBu0VprObILbb+x5Or0pvfrdnxa7XCsf4zaZ
gTb/+AL1OPzZNMYsOmqaIHL1E5PIt/Sa0UrySMRRjzcBgoVQZ5Ikh8i6KX3xgCGvxZEHgFH3CJjM
+FDqgOmjGWZJHGKN8lcv4UAUM0yI5GI3Gd3KrPoSs1vda52wlm56g5vxrmOgfxTcfKN+Hb2Zj27d
0Vrgzr+qsq/XEHcdDVvqs/dOUzkBleZWa+NaXFxEjZu+tAzzWbBD432qV36Dd3OXOkd/aeO2MuT3
dDamT1Ioy/Um0H6Tmrth83zIehlJThcL7cd0LIrE7Vej9BeomEeVKaaUmwJMMV6+2ebUb7fgzlxW
0PGz559uMmpwtQdK+cowk7No/1dY6lh9xbciGvAzYxLo+Qqf7j7vkw7tElMzjMUMUbkDCWecL1d7
ClSjxWQAVfRnjilpopkXo/HSpivmkvxeqR3BvuTjbIncD3rHaKiX0k0obL5dOE7dlveKDR5CeYHU
At8YuDWDTTJXldbdWsm/Y/TABUU9DRyNs4HfBXdcPf/IJn0r13ZtQ6Z9f5aPtpQWjh2z7kg8k7sS
dv5OnRixGUoZ3+yGqzCHN2lzof15gex6S3RB9dgYzixAscCVZGBvf/ypin6KSAfoq2rzFJT69kd1
3YyhEb4gNU5SteFmb9hLZUALW4b8ASUfPHCMIvy755zefJG+1JC31hS+M2hKROUF60iGDJ+ZDkpB
tZQMeIPlieKnJysYnosrIyQT9yRxWXXSp6SzPXzC7bSMCkGZfjGv+Mp6VGpcpbiqLbQHwEkX4IBX
5V9IZlUdyiO83Q72jUI+D7ylf+1i1hrHR1mD72M8i4c3yEC/BWQsduY7APMxcwzb03uQuE4E7/Q2
iXAXdRU7n18sHjtbNNRulwJd2clvPy2wFfFELDncJE8O5j6cCFbZeCvfAODLpiPZuBvwysZZgW+/
spRZAKMnmmKM9GAudNgm3/+JKzIRtzAnfgvTIwsVOqeB1JyRV5CnCZ9SWa0OGnD3Kv2MdFRbt14i
+LmGDVIfEUXV0o4neisX3LWOdj2IrQBh72EgJIrQO7xcluFgEPywGqVP1qRZiHWZQtRKhRw8ll2h
Pzn98iKM2AmbmvmcgKdaJa4PW3tacf39UFn1/pi1laK+ueHz4DBxvU56RfRpMcJccKan24RKtK7r
sUGYKqSUrdhERnkFZS+GYfeA7M2Fb2TIbrsWep3yGD9JCAJxHdmE1OPNBEnOu81acHzkl7q5Z6bC
mHgC1TZwXdPcDkP19RiQKNgZyg8PI9sx+qB7DG8nIJte6Hv9WoGY+YZb7X1aTXZRebTULR8EZU8i
qSI7E4bKDF0QqLVuo5aPMUXJ3Tj5BpbmxtaPoAqs0FvqDsuPRsuZekX+Tmtrw1tjGf/iO+JB4kaS
CO/+ag0MlfkiMBfemYmpnhW+GoWxVx8Srn1t2eosHz25+Qx1U/dJOt27hkLjqFXue5HoqSSWoxaU
MNLh8DjqENv/PZhVpDS//YKjDz874DRMehFQjQl13Xg2AxAgkuv/qB1/PkpcbSO5l/9FJ1Vki5xH
c8VFqX2+pgi+X+sCLqQ8m9EYLGPqzaPpbXtn/uj0Pif5rNU9LVNMY8vrgZkJ2BVndPXAxkyOEl+2
9lqJMKjCizPa0ES6MvaTTq6kIO7+yPw4kDb0OTfLHmbwD7EO5hjGdQCFOLoJCgK4AvvGpkiSNDTW
Woz97xu/JXVmvaxW/BAl37MJydRLUg6C1SINI+zNzzmIDbgDAWP9q3rbylp9aWbMiCxtZMENdQH9
sULo6b+JynF48vxKBZtuie6Yogm7zySpVKHKs03zcdRDY+EfYHvwY3gZx8Nn3nDScG3S3K9hIA2E
qyhIko99QyzNGF2F16PR899+UUAFoXUyIW59QEa/yu1/r9pdJnZYH2h8oGLp7Hrqc5+w3X6rndPm
7UZ4CVcLjwLPkbyOD8cIQBd0gSqZKNeZVqfBzhPd/mrFrNak6YosGayvXtg6sCGG5ocgkRSF9wRo
s23PFduBKS6o9VhS+oqomDKKUUm3XlSNhxe0rhsg67GROUj9UguHsJQIUTyv/kd+M4xvt+evGpwq
YA0ileInxGP1uFe9OQbJuxEj8cG+uwRyfK2DhpkBRQ0ELbj+l8jQHKRknJMzMmIUgFaEji/u3ltY
X57wTCBRiXkCkM3aqyDj0Oc9Iwx0fyyAoec9T86m4L19IQm24Pja75BGM4MxSeYmFzSMV9E5xQvB
RCCexqJZ/ZN0nuH9FUPfGK7rF5yGz4IxazENtmd9N35sO4pSNDsb6IY8FmBazy0DrVHYka2mU0ra
VxXEkG5HMDyg2sCT5wl3fjkmNr3Gr8E1BLbQEj6OsJlF13QtF0PnDXCeKVOSht25bKCGz/kaAG3I
eQ9eQjgiEYFFTsscZ4fkl+PUwFgXPTHXPzGrPDO9eDl9lxt6ap14m6sV9BEaJ9cS1euDwCUOyQo9
6+ixvsQMcRt6EW9QZs4vTKFSOsHy6rbpCLEr6rIqh/H7+tQgrjcVLhPXr7+74tfj6zRkgt5bElXb
QvZaUbrcyxgoSr9r5e1Mj1HaUC6HQwx0AFYjH7T7n8ZRt/9F72KU4RxidWcGJcDnmtMoWrhqRfIU
kSRleSpAiBPO+XooOapgrnt216nYf6ooy1Y2oUhmB1Bxifa6PdQ665jBnf4PAELgMWrh3i55huyv
eUkofHyePk/+CqL2oRBYZeSISl6b+EY1qbhc+jtTBBKL3dHRXR7kN82REH4JWQiv36jdWSJG/55R
R2i+HaDUXcsPeb4u+a4gn9gIzRHTen6o6B2AYxfml0wYysUXB+Vyvm/oUrmNzjd7xKxYF/F/NI7B
DPO0NMP/9hG54cG0W35TIeMg7yuavj9x34dURun18DrwT5N8XvCes+dWp1QiFu2ZjLMFkHskfEPq
x3S7FSjlgGL5Zw4DuOvBF9bRp3liMwsGw+AfEmHC1Gnzzf68d0WLNknkqEn/B3El77zD1DUFy1Nx
UKL7BsfnzIbfGG796Gy0d3X1t8hQFik5DUd3ZYTHfgrrUnMuMUeVwCb71q6Lg1MoxjU+RpY9Lxe1
1bcMg5VEif4cAL+fuLnhv1NhrqlRhHF/9Ko2OiR326QJ9GYJcshEpb64oMklG5rDrJWyNTjHp4xf
h7+ipW9dcsilQuELAB/9I6XvoY98YcRLRDMQyHsETeso46j1El2EY/s37pYaChOC5VdQrhzRzIwQ
WTvx9uXyHDMnA9+gPq5ipqvOI/mnwkO0rsp4qNtdEes3v3tyhPIomclhFYLWS943reCJCj2Ycsaj
T3eVulJ0KFtYKC5gepgdSYosuUtDFiQMvHLj+HpV+UqF/ls5GJPRq5jY3BOv8hOgJuonzUoNUvde
6vYTYMYc/ehQ/97Q7LXn+zOV3s4oUtXe9voNY4csRz9y04ydkhYVtWeW2eWv1Zzk+L/oN83i0o94
cqb/T8iu847KmkSyy1keqXkPz/blf78hHp8opBFk/qQDdWvAmHxsFGjYtgbq4D7ItolqjQ1JuAuB
cAgV8BO5DCkAAN5+sxZkpkWv7ibxLqPqRAWf1tLtCtqgjVK6PW1zUKWWybr+u9FPs6wwB+4tlnx3
8Cl9HEFgfS0QjuQrmPtrdBVgMtrxFqf1gVSlSlZpv3vyMchAl8S29m+jGzkuq28gGGjhRYj9HHe2
O3V8Mbz4Hc+5ZR2y+RoLvSLziuI8afbKa4/tD6/J6i97e13r+pDQIqpZA1ABuz5/yaYyh6fXN1Xw
BibBTsvOps7dVXLnbIbdwE4tdmkU46Z6h49V2CVe8d6HCA+sxkdhZyn7QNREAQ3BgjuU6MJGCvXP
7AkKrPqq8fXWGWNQ386622O/E/odTP+V+z+xPZ3zESWfcHsDCR6vzGEUGGlSWx+ycwqPuIyvwsIA
+7rVdgEM9U1Cu1UVWV5s8d/1yiTQj4soL+PqTMmn3VMypbQiJ+Qw4T0eNoPWvKH9nyWptCH5mhrt
pyVhSXUM9i3TzUat+KRvf8VK3Gc0Pq2MbnH89EDf9wCP4thtxwhflgw5Jp53ZqZ6OiX38J8fb5C9
wtK9gLFiqlQOEWMyFuweEs04LDMWjVq8XUE4f9DWzHVT+zxD06v8Q9tMecmyj8JBQtJY7hyMekIZ
xRUOj3W90l0Q5OXWBt8DfMUZZQuBwDncaJSd8W75SiZ5p74V87/zNGF1Qx8ER/s8qLDh/vGiTVqL
N2NsmZ6x0h+PdVwQa8d2tVR0Kb6iY3bxrqPct3EgexCdOJhGVDeVOQFbOPdP1MjaTMvZ6lboLWyX
yL+ccvxquwtGDTnMslrfQWmZw3CIAw5pGzz0BjbfUFwkD910UJ/PN1cZT70f7Uuj1i+IUTIfc+7U
N3OtchK1AMuEYGIfWB5xM4wSiXadraBVY67UqSVUjYjzqAb7kh6go+99nE9C3ZM3Xasm3gUD3rFy
uQuRLynoWpwqUiFFuoO8qL3NzkyOBQrVSEnqP/BncCU0fDYNs0XlGQIwfrJ3VfSy3AsU+8qrQd5C
wUtRAb7Vyy9gpXBjz+I850r0vN48FWUWN/EHvWJjMHpf/GJzBiFLUG6P5g9N8ZP8r9ZgrRudMl/M
slZifQr4dlqkXAUbUz5jvt0GaDuffAeZWskhUY/SxHNyCS5L5z+UBWnnh9jyXM9BOHbzZHfaC2C9
HyBdEvO3TF+GJk3q3aiXCgx+lJSq+rPL2Tlpz4OokGFCuaMs/wcN7eQsQrvlxkerlPP7IakU89rI
SUTwOFk7UwlazohoyVgzsREaH7xgnZNV2KviSBpDLgIYtG3GMmUzJmjgGys5v8UsazMm+pTPBiZH
9AeB4WzgJUA/4Iaphnfe2jJ74HhB0cgusaziO7ZJHkhXmN24cCWggnlvnYiQYmi9XnNG+QqnWvCM
hfGh1Eb6VO7MYypkoZLF8E+XSHoQNEPOj1kLxycnxYDbtE4vU1Ov5QFnunbKZ1FFP7JBER2jWLsV
sjr1Q6Gy6nrECv4/PEk9+gocb887xbs1xlsFlrViJvyc+HvGrJ588MGjltXMvFUGioMabU/YVg7i
ETTbvXCOxHtf0G0PIqmjvuF4+TbcNjQDLWLbrXncwSHJY6q4lyhMrTgreGxVSOfdumWH+s6XKK5K
tyzVs+XKs+H8AZdnyN1j2tdoNn4Yu//N4Nexey0OHeWCAJGGZDMUHJ5JBHQMLQbU3QdaLuCfBH6c
Djk2JWSH3plKzU5x/0m47DBTu5HRnZl4jZTryZhgAFYmBsNwkGMC1kKeuQ+NDxA2RqigGt8ecH9R
t3TXcjIwsHqKoPW2dKE28uqVcAdn7qyau0eoZ6wcPDQKSAWyq1X29bNRKqdGzvSzMgzxc1/qJquK
Vt/2yeRWUPpPlq6XKtOC6x+vlV78rejasToGiQ1jZ7UBx6nJmnV+ODlZb3/8/WR/ELMrEhEJ1qhd
oZBEZnyvUdSKGLK9OygAsN18++65xduNXp68zWxEa0cOT+kYuTeErtJGy/+qeBd5JFKrOWe6vMwh
7o3RqciZf2hMNMmzJVaXWq27quCduRHXpROnGCitGzNRM/dRiDJZ+UrkT3Bw0B7vx+9qEQryzAt1
+21VMWtcUL8UUJPPyWbTrVRlruGtf4w9Hphzsf9o5szQ4Iy+rabkA690XciZ9G2ns9+BxllJbgfQ
Ld/ISMqvpxBLMLkZoWZ64P9esAXYL0vvMkVTFCpopDGrc/S7vao+8RLtBj71XPFSNgwLJcI0Lgo8
sjYt1NlCL11CvzBelPgoUQN4ty0+zwOncfgv+7MVtsnWjKSDjKY2wyj0mrxM0L1x90CypX/aluRg
SagxIkloeSLjZ6OAd7+T0jVoBMm9ImGA4Crf0R9nVZYH45vClsdRDnIof95pOBOMuI2acstWUL1G
Rhh9DdryNRHgq0YwELRidBCLLFrZX0T9+T7IPhMapHDaPK9L94SxQIszXsw0uFIHRQSzRhOC9z2e
ftr5q9boz0XFBEbs1yuj1YaxQOvIdP/0+zO5JnHx7HbburVr6o2iMSCAGOqmEWuKXdvbzP/Ortmr
yyzQ1IXvcazLosIpb8PPWqX9O/ljnX0/wipguvEo2/yuSbFFpGasijgjhOHGK4voMP6JAkRPHloB
lz57Igv4j1CNyony61WFFLXK/uIYnll6PGBv8qgE3ArD9mPZoMMzYiSyXHgqHmlo0Wqid7W0HOpd
XzysUfJZ0gouWH+bq66vZK3KvHTNxAXI17NaymvNucb503K3qJOuQ/AlLNfei6ZXYW8QKAtRbd2t
kUcPEG7++jX4/5D/oVMqzVsEsR1Ndp74fuaICnhbv/esicKW45Wx6DMMVBRvMVJWB0Nhlh4AnymI
Ev9gDRDQr1M5T/YSZ0tJO92KhnpaTvEzhfwjBbrofgErxOHx2Y9koDBWEmFc42AcEpQaHRqFwEMy
UeVQMxyY7MaR9J72BGWpq6u8MbLkiMfuFUW8TIL14jwDm2+C4t6fik0nVy+dtYRObLALmOTYOecn
ydvFDWp6UawNIKiKAduU/9o7xeR3ypLhv8voy6K2J0NPk6MDqIH8oTu62zBIdglYd7ZsL8nWuC6n
uij9x4zW8uisJ4oQoacBEQGdZ91C08X5SLj2CqOwGiGKm82pHbq8bxkpueeP9gPNcE/3Sn4EAlfV
2PFfy6Tgzo1eu476iKjmA6kr8yyljy4P16csIh+cieVy5omz+0V2aJk1rXij4VE/QZzXWw+vVs0I
ut+9o/yYpfKj5uMrL9zLQ5C0TvkWjEugrXsJ5HLJwd15t4f5M/TSIB+tWp56+OwdUc+PaDzzmIry
fU9lJR85hAzLGMtYq6ZnK4WtH/PcO7xsOkt8BaOYSHqfytNiNS8wSnVkHJk5V5SABLJBr6ZfMoFh
jPfbnxg8ql28uueSgN3Bk3mMTYEQRWIZ1OqzpRSR2EfZT+kbOi9YY5k2bzuu5kNWvY4Ipqu5qwE7
9ZPwbidKrywixquagNu9LYvBho6TQz1z7SW117dTByFJXP17n/+PwF180unmlG+lbAv+e9lD5SyD
j1aTqI8MSM0xYlI5KSPkvzVzEmpw94OGen39JOghqGpGTQKZhRaT/XEG2gJ/7Cih8ofMpU/twSvk
KzIp7cFrWOv8+3V80nhXICqYnXA//ZrXkMHO/IrSkFO/lnsKA6ExChoWYouFCOLuRO1Ma4CzQ0vR
cSTGp9npOBp4ic1LvPUzaR+I2nrJ15kN84gpGGlxNyprR10oYs+P/hz1wdvMlijIFsQmYFPdE6QE
FJMbwfnzz4JXKchRrKTbkWb0xwkZqA/ybox3dmY81euYjyCQU+xBmhYDbflzOraQXhXydoTWouzw
QBZmgGld3s7SXqN8NBqCi20KTig91TPJ4LTZQ7ldLTystCg8TnRdRK8VWCGwo3vTangYJg15ethe
u5gGhfMIVPb6QFI3VwOjVTPC30aQrVijyqCRfJPy1sLULu4IErtpvoqmt3lueG4Oe5hDuGfRD5BO
rdRviSvc9hdBGqBiP2lmhUEyvLFZt3Zo5u/UbcQXfUcG1IX75DhOIvyi3crGU0ZAowyrTARp8Hje
1SM+sG/Tkc650AYjxvZnM4mHMf013dlZr7UmVt8uv2fJ8Mkcn0ZIZ+xUSNlREucrYMUvwkqZoHwp
KPZNf6cBNyyCs6n5Sw5o0ELAk6hCPiZwACt46pZzSiBb6bRY2pz3Da9825OsTdCeLoWPKA65rE6a
e7roEkmyRRRxaMlyB+Sarycn/5t65SC2f+Og6SJKKG8f1IyqjhDeqfgSUY0/eIzcxYJqLzhWOv7h
G4YW6hcEd5yFo82DF7+EKTovADOKpkfgd+3O/MifybTiziDqccf4rWSNg82TrtdfANtcqtf+noyC
20t/JSElw0Gm99L9A9N4cEe4OmGrRgFgUiM2thk5uIr8Pmq7+avaO/A/lFjxXAs8V8MYcRhGP3A4
B3NO1onDZHtECgU7x7oCx5pv8KqT/kj/7IgrHM9eBGWeiuTFran9tm2ZcKKmUKUhSQPkjdGtPHGN
6syXZ9UF39zOnd3Y70tyiyiy/bDuL+Fh1yd+5idG8mkrXTJB0ciySjtJbLvNqnXL8Mpck8lNjdNU
SoE2ifvJhpufBruuWb2+OTimZ0yFNI6hnAK/SCq2+hpVaUWhl/q8ALE4+qrNqmBmWam8pdOeEVBR
A9gJRedoXtWi/uy3VMmCkhQZA+vUvRu5e2CshEROtgOHcnu0AZi9XoC5xiuWrYt6qpID2ibeV8Ei
neQ3Q5BelIIVbP1scVBqy9uxEHR9FMEZD1pl/pDYM5gAWcmQo5lWXpPRBxOAWJUxwYtFzAhWEEOK
Pcn2NsJVl3vJiMOi0Px+IsOucaur2sBUWGT9IXEb7Di7s1q8SOvCAKEEQE6CGrX7rWMJrtQM8NXU
w/PtgDee50Oi9gpFf+3qNkWD8dwUKdiDm/wjBM94FG+BntM7jOvFh4sL8QXMpnqQhy62D1oLte0v
EDGMmIoTBQ8AhsoPjvufUhsGM5z0HLa6KDOrVG/zTD+sPV36F48RE/64+KxmEsqRgUwpYjmHjC45
6TLL2rri1Jr6dCsw3djv8Np98zKQYyhDCacj8W2FTShGqc9nvc4rVnGrCiFAkpIpLeP42Z8BKn/h
Sh0tiyBY0fR9P+zp2pipW72BAAlhK2xOY4PUZpbpt3BfJWHv3I5h0DJgXI/QWBEx5UY6CRt9OQFK
eEaXuNbmC7rTwIGY+tGfwiAURWixAkbK8mTblFEQWbKhn4Hg0MQXcOiG1gjM7KvOqfiqd3eNhpQn
7fJvSh7jAjrgYfd4Io8Y+9xMqBDUfaj7pr5ATOI1WOrt7msbZRsEnBDMCS7qNPe+uBTOYHT0a+9X
smHyXAYX0/hGrFzl/stOt1zMT5GNiKxaR9cBjROvS3Sx6oEu4ZwpJ4vQDmcyubZsg119/U/IVRBb
IiCLkC37OO0gAOw+u6Xs6rgyLKfvIfwW8UmxmMJ2Gndxtdx8lQwWBtIcCCb+loGf/+CpPJEVaLbl
eWbWH1Lld6fRfmpDZaYUpaR84PBnlbGx2xzG2ofB6WmwbywfACgbC8YjgFupGc8tXpeeWiOHy7Zv
R+ZtiZyeKZdW14qXDn2aANJF2K/0bjmLTaAsH58HSM3Kfz59A+K+eMNbpIBJVMHv/eyF7KMSSlYk
t7LykqYDAJhyIQx/HNxZJGJEHooGr8sNvfC5vxhJ323V2jcSwEg9XldlL+CxEZB9QR8IQCM4MQuJ
UtmbjQMxE86GebgxKsZUUHN8TmldV0sTq9wGBfKrX9M9wO2YaJey09ToX0BbwKm+mtD0+inunGOx
lLT5cLk64E1Y+4GSoAStO+rCK+Q1CBWmHp5tLWjHKoAyXRhH1L0xU5mRyF2rPFTlNdtLzEVa5FZU
SEEKz1LEBoRdFwIwo0yRffTFbU4ltLug2euybebxFixdwO2OBVsCBNHvz/XYf31uzI4+2JWgoiyK
gYf115fssUMdLb75gI+qnb/8EaVmXnhd5+k+SKlITra6sxd0WLuO0sorVcYGzV1S/+OW0+CTskmc
98g2qpfAWA9brDr+E0msWqsPZsYdkKX7eoOwweBY0P+qiWmQqBlLgL87dxKEtyNbYJBgLbOHNrPv
A2ypP0WVQqDbQGSDMaGHHFfU2uA75QCWFiiuPc1y7cbUM7tIU73rZZIjKrhz0dsSe4I9+0e+JDNA
msR3KT+3oVVcshNBfDvCSQ0V41W7qpCyTjtYTqYc+Qeubu1SzZm272lrGzhot2CHrIOhKZUWP9e9
y2Neg06N5UvwDGAFRZB6ajIcW+m+zxjG/4g8WRXrufFT3YhS+oCn50LmL0OvuA9zKRqF9OR+lFnf
1x2xnvdDMFIQF/j9SYQX4ll1DE8gQOCFt8L7r/TEcsDbzCH/w9c0XOsQn3fpWweNcZBZO4b2fBVs
PLx08EAPTmubOr8aNhv+u6yyNQltluF50RVU9c4SwqSqXXDCIB6quBs19Li9XJ8N6RnHRvzVzt+4
9NAu2njxk9+S5wFBYGU+OIeDwF6unE92B6P4foB1qDnSf9Oz/jrUfmdPDZaHFPXLsKsGCK+UgH6q
gfAMU+9O4aROfmIfyQyy9CctrmLNmyCXbcsgBO8qeLh7xeLOt8s63cZ7HluDz5nv8F5Y29SeGJdL
9N3jxjtGhaLBKauT+J0gfEKuDFaAPLF+F/w3snDH/VfV6EwhoEao+lyX/QdTQD2t4GGrXkmKK6Pr
v8xYVNQjQqicPmFQBgKUe/JSEfRwZfN67DydBtYu3VuEy5jwXWov3L8VqLsrnMO7eAEy38CoelEp
eYrqUuZ4TkeRm64SQCLSihMzFq3RRSnVIiXIXzye3Xjm3tRSaFWc/6YttS/oXqNqYYSXYkY0PMGf
BzAF2AjuzG+ifGKLIPE/hYkVYPt1DIQ8hjcJnsYdTPr9VGgKOQ+yRW7jvO1pwrQrN6zMKhO3oduA
zlZl7dI4pVxEYg+DPKBnvO26gC+fg9BzRNkRVWO/GyXi6e4H2bFzh9Pc5BIQW/qSAraYPg+jH9JQ
GOulJncmXErmNorqiZVXDvdDRwlSGvlgRGKbg4B2MzgRtofhBAInmFLRI1meRQen03Gs3XyTM12H
hnWVJ8S9hq5lfxvVlglJBKUZBbHo/6/OTJL7gEm0enhaKvB3rP/uZaFXDzAnZk2gqwsSQjgg//dC
IYToJe6rEibkZwFaT+pzIndZDr352/Ggk7cFRo+RFjxO+bdDaDSdO2qERPOlo8JC6IPodQW2qVPf
As3Va9R6TJrFwAsMXT3nbRVCQRqWZAV6h5zFhPeGDqxb+P8DmgSaI35TPkvx+OjCFa0e8VAe/E0E
3IlhM27pLGBJAztVm97+I3EMJsVDUlED23i6MzwIyRr0w/p/Jv+ZcfMU+ZfGcic/FmYYzX1GNi+m
VIbYBjdeg91ZBQ2qQxvN91mUTyXSeLyhsxJ4szMxe0rbPGX5/U5Dkf5HLt+xnDazcUCdH3+le/7p
JDoFevEfwnjlV9U+HcX3JEb9LSwy+j7PrUoDoq3wVluuMivjFAKymTSAH1RS1EaeM7LZLwHyGY4k
i9HvO8AvIV2m7VAVaFPmEIJ/J2gVRaCZRBKeO0N0XDZQp6RrGMdrcboyLVFFHbGsPcV74ehba2u3
TiIiwI0+O4S8vVyq2Tvw+Self0CMQG3a8Otw4M0cJSr1QTosSQvMMLpBGi2WEJYR/codklrv7N0J
w/TlYjnzlggbXD1RYI4JSqaFkcbFxJ4HyV7ZXvaU0rcArCJ5E+UKkgXCIHMju8CdT7H9Leamq9Fm
vQMI5uoyEEMVyEQqRf2lQCL75wRFrMn8bDPpw9rWuBN/r+UwglVdnZxkQXUsXpziX+99yQO0ditH
xTrJPDqlZxqP+6b9Aly5tJAAsgmyqGBQNFm32eJYsABu3T1zUhJVRVL+VPp+S1wgup4OJV9IKb8s
45YzSrff2qONJrpgOZhNJo7oRQGwNZ+k+PgLc1KE0kgKFxIdsT1YqAwfain9YxjRZOp7/qW+6raA
K823lnEIKP2IonYF+iIvgUxkp2Jh/bOrT+YdB0b18CYCJ5lzsAlJvtxKid5Coylr/OdLYOv9xdDY
U/k3HcHYl8nKEur1o2TA7aXaMjloGWEG2pmgpayTBqea7NJquJR9+qFVrtM8QDOoDrtO+h9RxRt7
IyrCExoQRSzhDu766IDHRfaSV+xnL8UmLmM+zeT7QgKeLxp6GTaHXkXR2sT4PDpdRMM3trbFRkAd
eMYSY1zLaeb62rw9u+4qTrgcXpj6iuzDMJSdSssYMvvPFPU/CCEY/ahdOAbaAqYyN1g0GiZmu6ww
jvBbESNaKqzX5WQhDH/wruTes5590Hg6k8QFQoA2+yNiYPPQoAacgxneEAne66UcdaHJdtHnDg2z
uP2pXkWg5aXURqa8T75jPqU1vwzAk6+iWt+/ltddDHMYBMUwBSCdnMNVPtIhI1T4jLnA/ZAy5wAN
YWRa+u9EBXi5wxoRmHdRD7x06YMon5UcnwLkhKOr7eN8KcJA9UWFW2VQ62bJD13NgaOrH5JozhwA
UxZyTLH5xnVLem7AfXkJDPq4hJK2NJm19wimgbQDWKNRw7vEvjjZAz0ypcP518SGBvbWgQrJ3+zQ
zXKAUyk8q4VMjZrZEQUgDB5L3f2Tc280MvCX76M32LGndYspj+STENOr1XYJFgs16swECTkwvXn8
p4EiHWh2Eg5plgC7WxRdJQey5VWo90tQCBmAZkbdznO0Jw/gUF7neTRM3HbRIQ+v6ji7c191CFCd
ALlzLeRt1Ik+un3Fbp6I/+D/1WGlqamuIxrHwEfIWUmCgMVA2in+0W9RT8NeinYaCE/ZqVJ8DP+S
e+OLG9a5FHJTMAh+JFIMuDLnyAH+g/xnviNLTxrZEFHFF9W2TQsifz/uXqcPUO/cFuEMO7CIT6t5
BBf1AhCd2q6GvbGmrbPpEb2DMzEzTiI+4cn64ylnapGQWhvs8s4/ReaJmdgXgZIa4Enj805OHw/g
cPWoF8feRUmfedHSTSfjoWIdbkyGmmrabxP0BNHWaruCJI2j1XQp/9amUPrbZhXHfjKG3Ofp3oPu
Cq91SNeh4maEkqIJN0+uGl72CMw8JIS2iSAB3mPqw69VY4fMzjMFIUhxSeI6PFcVcyxBkTxvA1VM
Q2/ViWwFt2ymwaIDAD4Ax4rdKpiffC9J8+On3H5UyY3yl7w/gN3SU0FMcIvqBvKpFGu4y9FPz4hX
ohDU15v/r9HeRwIk4yuj72PCLOCTtsTEcJE7+Y4V8mPArsU+XFkNIVz+B5TZxOCTn6BSevRrLNIB
rdMaFCVL6bsRXec1af/HBxikiNEbJE3/FNdp/y184pqjCgVYSMNcHo2pKV/XYCbZFhFtyLdRsZIl
QqLigTEsgEE/5aA3KzL66W1iHo4NmhNQ6UdRJqEDDXC4iXtaUgKlmu3yOB/O2Qp6MsE1ZthZ5p4z
R90nWsQN7xx91e0KlRITAD3B8NBRj0LMVCmOiHqcHbYLr7PfMfjxA0uLxL9Flnq0RTn8QxNDfygZ
bo0bJs3mRbkFtdSPHmNHuz0jbRKeTJ8vrzCABaFL2tayV8+qM9plC/eNCJy9z0XF5IuxLXIsbhqH
q7grNIA83nvkg52vvnpqdh7ls4N/8uCIvcwQn4jF+7z25ekTHnlOFnkfZylsHpuGcdMB2YDd8+FP
c0z314FIHCA5KgWiybYgwVXjIiYGOvgtzQZ6Uqa3+E2ouH0GOsl0lb9jyyatVkeQiSUqMVhF7/FW
0wvZkNiUA9SDUVRlQZELcpoeXE+T6r8E0Xdq+XkisICJVjDPDh/ZmUdSYXg5hnEGT0N9s1MYKDTc
SEu5AXSrRQhuUTJxk52WBdUTyU8vLONteECoX7vkq2qnecR5H4RB+eaCSYcNlsILwdX7nFyow65L
8020qj2bvkWeqJQul10M6Xs3Tl+QXTlw7dd6uvmZauAX+UpAPOIsY2xxvJo/pyKbXG7jPUCZmssY
u2+TayF0ogDMEtn2nhjuuFOvSH44ouMsaow49qcOwff0en6gGVDxYw9shPWNuMaAqjpR0VjhKn4M
6sZ9Bph82Z2IaOKz9BAZ9cVfjzzwT24ViY4L7bY5nbLyztxy4pKvcWIDo2o60Bsl9941+6Vmmo1T
mrcu8P1PltA4OJLlRIQIY57TLhu/yZhtm1C+18Tv3Gwm/faJ5xZfizl7yw71AJe80ITqrDh+L2vJ
7B9Rk5O0++dPZyIcXkX8tq+zMqleNEynm4Fl0kbekHP5ckhu1QeVZ0nG26Ju111Mw+QGcJGuQEk5
IiphYwawWJ/t7+fZ0dkN/3vGZKYo0QtxPSXYzc5OYcdWw2ufSwfT7RO0gc76P0mTs7sr5ZfLhOrj
H8qG4zfGxvuvn4h7V4PZ136gaeVem5ZnAlfEdUyC0Ujs2/5mHEFgW9IJDpYAodzJvx7Wr4UT+Ha/
VzF9IJFZQdKyAOh+7RLpZSebw9BDkRog4+ukdwnHFYHWfacTlQWQwSFhOkrdf1iy+AP0cQHvpqoe
f69IGP+csMgN8535kFeOEGANDWAYYJwSyIsXQBV2xtsXP0UWCBgnvProAjk2ZVzoZVpQzJMUYnxg
8euSsDBK9fEL4xnMTn4fo7hx4Nfhu27Ppv1+mzRsQFTAYdsaNpRypF+HuBvjmmB9Yob9R6n42Cmg
r8IliDKSRbGRIEkohRB58LLlFKR4/JdqB8iD06aP+X29OqLmCFNC80hQ+z2D05aWyyOT1KNV8xh/
GDaUz6Yav3weKmHuJSaHk3qPr2Ct5b3/DqGCCDNNimvsV7RMuwtRxdf+YXgyhX8dM/LzSELZSwU5
fv2YZWrTD1TjWZPKofqwPHozs7XUB8HTFB1JwdZQEQ9Kk6Pg3U41trlh1XAwrUPQqklHvrfNrfHg
F5D7Q2ky3bD/BioAiWds+V2P+GijabCa7nrq3N1wkjAzicl+Aq7QcuiUXv3vAxq07o4i73GXDNkj
aqZD7DlUvC8CR3yYHoiwL62CziPOvx43W5SCA6AsPmLMzEyy0+8Qo6kkrltf/49ZK3zGNCv8oRJB
dGFVPFtifV6B+yjki0WNB26u27qYdjW2lpFXXKWKMVcVhmaBsvCLlNu3SNWoSdq/H10s5es9VkJR
6YgQRTUrVtnJ6fCoWL0ndiJz7BzKaEix7j1j2n1Yz3FcfwydaXJQ80XyTDtpJO+LVSV54pnqT18Z
Cfxvl3i/VpR1AkhwyFJLekvanXvc+UXJqIXBm6n/A1UQ22GcwT09VxgZkT04L1ce/bL7/ETl13fE
cFPJGuQYqPhmZlSFezckr6B6eMURWWjciuUiAhF6A+UUP6usJ7qVqN8SwpJG6Ly8s4wSc7Sb93w5
kaNY5h/gn0UuR9cjfW7Q/w/q+Z5bz/CALeFWmSY8I4aPnqMVrSOqfqAK6tVJm2mHWPoE+h2bwh+1
X0pfS07sLa5qPmXHTZOrfbDGhKJMRevwFnzZ4Ox3UQrqtwurfTu09dXrH9au+suNA6vQulmGT8XK
lFiGbI1RMQQiYNdW7B1taFXH6iK9w0eTdWR+wwGnIfWsisNm5BWeySQTaL84dqiv8FRZ01mf8/Hz
gcM00InNhhlDQTVavKm0idM9r8gwV4v/6ES1CvYRxaQVhIrYbc8Cy19ZUIWtDbrsTwcCipwzexHd
tjVL39tT1ZQkSOXtNDkRBTZksIY45r2fbf/ZdyycAZ3Zrqgr15Kfk/rCxM8tJ9dOFleC56152bT8
LMTsojVpEgmVsiGUE02pYQMwSx4SOdGg20YjjjYX4PtDMpTKa8ZYLTLF4nXadSdlIQ/BC0bbSep+
aPZ2xAo6k8JEpYSWuOQGmIrsQGmqefyeH+QrqY2JQiZJcK/X6MW9YfWAaRQTT9Xu7AL9YKbGYTwE
CtdXPoXfEAbzMuTGcFTH1fWHg/pjV9aPk6tbEyon9EAqjfZVabNHaIMgqYslfDh9SPQRePSkoN3a
DkjvSzTH7Ytghg9k/TZkNm6QQDR1aJsgst/o5He+tDePnbRCFQu25XYBSkMquBPQ54cwNR77bZp3
Avs0lX9qHP6c3B2ydyBByGD62otfL0uCCMRgq2kmJimmWzmy4rvOo80pb60MvhfPdaGUOX/Mhos/
D9mOlbqX/8IeuBNQb2xp0F1GVULIfK1tHCLcHCVl9SRwCRcJR1uE2PH+EJzamv7vqyxdxMtgDNp5
vFdUAiBjzrFnpjTEV1gKsqe/xJREnw9Xv3kRSwJ9sx1cBbB3F9Zr9rkfYRMgNNclEm+2YuclB0c9
SWswwFAjS7MdRilyzDDfEZrtlpTMGLJfC811ihf8zW2jh4/bsajSCmKKjgiXtjCHoC3A/eHghXzz
lKZ852rFSlfUKKw1VB9cPZs3NbUBSljxT///KhqW5IB9BiphFqm4VuhKx1MELirlJHr4cAqiXqHd
JxMJjsNF0kcquMGBJ6/CaCnNRV2Yule/bRMnQULgY6j7Gs7DSixZFMx1OCLZx3e/O0FV20VylUfN
cYd8GIR+aUS+UH/JW7yUX4PIkp5xo5R2sV4DDDERfGc6c+O+jW1CL0xBcNNHwzYC3alo5GjVkeGz
tdrXac5Zh7efCWmjWiWSJyvg/+IslW48e61i1xSb0QM6nGIOGuCYjuER/IKNuZgPh+agZbJ8kP8e
0O0RDC13ArG7cuupPQYuSQ7KlXYOCNkejyDLgreci6xh08+e7VgriI+/5vj/cXHEXxSURPbTA7Ls
V3LPWoc9VySaGk5V7wrDWJo5a1cIGJ4PwPrl+rZOzimRHAu/G7mf3KonIOe/DRkEGAo0i18UXDNP
GA177Q097Yl2AAycItO0W8LqR+jDESMr+YYBPEikfKQFv8PvwgkI9ySbXc8kJ7XZH+sYRAyvND4m
ct9uXHjr2uPWrgDCoKaMTQf3l6IQKnIm+CzBk8ky2kGXh7DEsnOQlE8HzkLPZH2jawcsBherLumr
sCKgQu3fpSW+RhOTKCNQJi6guFsm8+CZY/wp9JWfBRWU0pBWjPkTchDtpXxIh0V+JGxm5co270EX
f0lGPhfeKRzPZEfmcagl8N7qPkGwBKoufpfG3MHEtSkFdPtSGoqBp8nHcu/4438OHuuh3wU5DFTO
8xMpOEYZfYUs137p5XagFHUE4cT8F690SQFkWoqNPfDv5lLFFi3GB6xy66Syz2qt/xOuKDC2fofg
xFeE2bj+TeoIj8q3j8I9CM2EnUMDCbeWD1ksQaXWcKTG58eKSeF4XB7SltC+SmbEXvS293J/Jagj
EOVhWQfTRvt3ViZwRTuJy88srFL942FjIMb+LQkYafmlBFK0IhMvbIVEBoeel1OKFC8wog+rVZhR
QpaCwC95mQWaWLEW92RNWJaW7VNyYDSv2X6tjNkP2xbIdIhADci8j84AtKLWK7bzQGbTwuDLCvrK
H5grVMeOpn9kGVFOy8S3hpBLhGTPHjrQ0/3t/lkDi95WevhG26urRZ4O/Ur7+JVnJhrI0oQZLUJC
jq7cdjsaWI4uglbRZsxlfqeT0sX1S+Cu4hDGE72quLv32N6GRgiufPKu0B3aLi1MF8rC0048225z
BqTZAkkcU35+TOJBxIiK+rTHGeltvWiXwRWzxMsOLiOCCxghFxLVX5Eiz+4NgQozBpLUHXlISr0r
nksS5SRdKHiPtXMbqePRl17LHs46mhNBYVftl+4WygEswJBQ4jagh2/0j+JG03WAm8z5VTW8OMXb
/S10Icv49H0It72dzmi+42QiIIVR6r3wSSsxLu2kDeXC5E5qOeFtrmlV/yuKgL8ZYl80stPVX+od
XoOdJvvoQfZ/3lBwKntHexDHy6HRUQ4VYgMSZyDqrHJD7pxMB5/2NyzpkVlSHxI491ft/rpWgPnj
2GE+UrPV5lFB9wen1pxytpfQq/hlOdQIg3SQpf5ut3T/7WkWIUMHL4dGUzIdmpA6KfAdR531DaeS
CzOayRkNf+kVTR7wRbvttlM0t6cvFmxisLu/7qFsp3KQix987PuJXfSeuUiq45/LLft00C15t8pd
B3+LiGOT1+tV10Y4GOuA65LBO4G7Q9Bpr9bTtJVqHOj0FHBYCHeHU2Z4U75NnmxayXAKHu+tc3jU
AfJH5V9TIlbFqzqslSaBbfDeTUuGPWX6PvIfs6CKe5lQ7FlYq8ECvFckAz8WfbMdYaAJJDpEyGTt
Fj2X4SVdiu21HFJiihwI2cbIg12gRyaUaPu8RYE4sLfLGEwKs4D8QGBzSA/gSjwHKrZQ9v9/oHvE
qSH/NRqHXsKgDXHJUTQfHdFWaiSCoY/RHJRMRhJTxCD7t+03WljYvhXAsbFmpHzbuIg+YtTNRb9y
HafCddDmVEDlKE9mJUOg9n8Wq7hNeQC5uZqqnhuJwOVp39sNyAqycqo5CAvaJN4eyLjwCii9wRxM
BHUDhrrMjQ+O4/J79qbL34+LBHGO52p5sN8t7HTCVL4KMOq/27Js//KajT8GJ9ttmc8PUwHuOTzP
sbdIM8wpb7Mew7kX8r//oKy4Z6qspLN5AVLQSuYeLrS7lRjqw/q7qhcteIKiWzKIrOv0cKeVR/qv
L/1FEhUfE02tf8yyQWcm9ST+kaVLsvifIWwV/MmNuEa/W6pDODtBCfBoACiBz451myzX8LB6F+y4
rYbx8CbYqC2NCMLDupwu6Ii+jcuakMhhY8ab7OMcHEvYPxSSY/rhsic0DYlNdULISVr+DqFGtohl
/7mQqVMplWaXmUp97PONtwAJCWysZSvlTf7YL3VG3rAe1Bed+3i5yoLWS71B+QHhEUCLSLxygqyE
ygB0mcHuKSpZT2HhUHYGtK047ImHD0Ii5Gw7CCOvaDy1o0NVJNVDP5I2g+7HHBZsp/gG6D2fa+Ku
Q0+TjTE7LZZX3gLhAcoOdBeabev5asmzcEI8FY8soi3wBfyLVDt+Q+c0Fr2T8TOoL4ynZ0i62woW
6fQ96im83u7XR5+honhSuujMt+Zr1QTuSY27KIbETgp3ZFPYK4uFkOEXdubxvtQ1c0YcbLuK2n4d
IZH6rbTHrfimW99Gbul+DLVcWFQiI70w+UDhf7ZsKgDim0bV31YjxveYSpiwAkV4lZFh5aRtblNS
ocsa/4qhKH8vxOVtv0zyhtzXisUeXpJ3ZyTwZdwUFyQ0fsWtb1BLRi05pPujHwpRpHt0b29D+PtY
YE/+Q4BhSge3roP4m9r524wDdNQPDtq6IzcdXciRWt8bqPtr2HrCa7VA29VWOl5qnFcufsG9GzUt
O1OJMK+P/lbQ7qhOAQYA4FVU1XM3bhFsnidfNEMFfj7ggZtpjqS7uGmKWUIZ00xb7ujCCVgfWqGQ
duQrWullk7cQ+UqulkI8a0qBiVx/qnfKS4kmL76r056WFnS62O8jjIQv2vIzQzq1HGeQ4hZTwRje
KpqLCWM9eTHy602rCigltX34QeKaYVbWliisUPFv2lbjQpDB0RZ4+1ZNeRgOfjJoUd7ymVo1XGSM
XHFlYshmu5GftlJlFxETAuwWe2N0fq0YhXpy7xSE1uHdMBk3OpoaoFGX1DD7Ds4p2jHgVCycrjrb
8//E8K+obYYSlZiYXGmXq/TkOxnWOrUCWexd7blHT1jjX/qg3iGUE4RhgcOcDJtpJx24nThphSm1
x+iYPhAzVRkrsvrKUIV+YEeH2AAyY5Aev9XxwmeJDlJaAm6JvrwLtFwEs4G4FDH+L/3Do5HyxI+U
eI5k4Yhj3jxSJUEfnWgynGmC/4JEYsLxXyd/rPTMypvISW1VxePegEFRvRUhul1X26jD2UfRlxx7
dVJqjZcddMysyyn6e4Hq1g0+Kw0fDxbmClmDNhKLpPjlweEjWlFQbRRXx16+7qbPNdVAweGm6Mln
y1FBL7acjo7azvOd4MvBel8w2qWwKT2vL0VvUINihxiOok57Z7TqHHlHS4fbdwX8VKVDlmzB3Xmr
2feaNfqmvG1t4EYyjEg3s+TgyLrq3b5YsCl0tsrci15aQaTG9jy/2q/oKloAxlrN4fiBKqivsBJ+
NOexY13Qrz9WTEFKHzmaicYuSmgZPg7Y8E2aLzEe8M3RyfIa+VYhu6anb9gKa6ByXvI+o9kUhKzV
/4hU7/uKW3Mzj+K76A6iHIJJ3OhVAI/IhNnWNE2tdksEAVEFZntn+2184q6ifLjWktBWI20vHqwh
nEkQvleDsNui9Em/Y6V1ed6qymKQh7Ts6LYRlOlC7mF7zlrnOYR+MMijBIq5fHhFlpi3gRBqvUsX
P2JrUqcJQVwR1s8LzTmABitmG5rHZ4hrTTJsa/oj5kcVNjfn/Ehs0wA48+Dhxiu7Rm1tJhx0bP9S
IqV/AVlJei5RLOmvucv1xvRtBYXEZvkyVyUoz6QW+Qgwhzpdq4WLDEX1OSyFs7r77xPK2r9sZo9x
k/zjTkvXDFUlp7YQtfDSAgNYv1WUOfbaIKKkYnw0mMD7X2sxrMLf99VF7h1kuC/CV4RJuS+KP6d2
mhKKlcXQjQaVBPvD42XauYDXSWeGZ9QbTVf+IgaOb78ew66onFnJ66EIAJpg2XdibQcXo5buT4TA
IEydhf837B2GgTgPB+u7epP1JGhU+Y9AqxZC7DmYhkHt1tj4/PqyuiP+mhgGjdifdwVQDNczTW16
ltfI0Y31NiTN8ELKW6Rwzf/dpSNE0joisugA4YhwfATkyHy6aixvZcUgOLOZZYp0E0LnCz6BKMr2
AzSb9wU21xWUmYXiDYWLVVe+Mp85Qn9mAFtETOlVd0xacPgTMn79bckXwExcJulrIakGJ59/0TRs
kkmdFcubaxhycfk0MvaXwQmtEK/oShw7siMgRcjTNYhJ1OC/7OIANgIZYzOBuSBVxiNK1Gx4HlMO
cGNLt4DT2wtCuSA5FAofiMj358J3LYbeJmISsEiBhp9b1iQS/NQqgFiYDs97/ED7eWRwRDF6ON+/
P2GQhunGxjesHsh0IlYKL/MSiY1ZAHzdzhvjEHag/q1jgUnqDtuhNv3DdQDwJbH7YpxJN3JItzuK
5lrxs5B0qVQ0bsybR5k6iG6qJnTUSVEGFtRUiK1JHfOoAjbGMMiO4TttgXlMlwCsTouXLm4AV04z
nKtCZwuvoT4tQWEUGDbHFOzSZHgT9QhluqiN8QgwWfydr7oTX4CARkfaoO/rvG7SiipPglK1kuS2
7oPcG0skexa2MiDxBgtrC2W3XYCIBUcK/yNrci50HmwUnBolziUxsh0k8jajYI4q98xkEV+18/ks
V5Zm5ulPUKKVgI9ynWNPtaxL15Yijq0Lkxer4U1xRlnploeHnHoylg+yQLEW+ZdRdxu/EdyFYDsT
5gPwJvabxXd3jHOpBlkp6l8wwM9eDZeCTuoOzAlnsyysk4pwbAnVpsNbHQHFnhGCCKSNtDbE5Scu
tJfN6OvyNDfacrZgJjRCFJ+KXo3aUslUnzSxlPnDUcfUvSb7X3gWtVnqqxaXBeRczRAm9SQmfx+0
WsyyQHv9SXrwGHE5P9qfpCjBztPT46PH5JNalVB/of3YbXY6jhlGFGZFqcFLcKem/zW0OUemjKp0
lxutrt4HBv+TCKou1h1dBdm+5V/sX6IEFg+mQcsfYzBxlLMwJAOue2KDYzJMYjQnAicmpPVZDl0K
ap2tFyRMrtbLhceOyx5OsjkwqfBWotIwZjYr5mh7bIPYCTzODPZiqysZj2KZJQpcBqISdoNLAqnj
0yl+3U0gRoOlbw37tZhyfeibHx5QtJZNWQuuuP3NZsy8Ji2zR0ACZAKoOWc5pPgaKcN/pyGK5rgl
5nK+WkfPQurCT3d8bx5fgxBlSf3pKx6Pi783wU9wBmPYMqyVamSTdiHc3tqE4QWfwtCUoppOOt3L
v1X4f2m/jzSVQ1FHzZgJU3LYxGNbZLEu4M8vwhAEe56oNB8XxCKEp5kgBpYVPkF7VzgZ22zSkE+q
3mKfG9UG05SgCIcgc5lS4jKUwaurqqkZvMU8LizV4kPGhV3y+xq9evQpu8u/B2Ueyzoe+43+EAk+
Qi+D8Ypn2w4EYjuFOMxXpt2Hx+a93U7cgYgg5fHovpTvCu8fOzDR57fiXRVgI1Laq/4oVpvJwZun
Xa9lgrMHXWq4s/n41afKG90l6r48HmE/yqccqNHQq5vSYQSG+a4EaoIRa3BklQqLjflUlBKRTfhX
YMHwJh6Y1onCum9BNfgvxOMpUvZlDBvEP91FnhSqfBgmuNsfezK4SKIk5U3fU9HyRl4wqrUUFAnK
u2ZoPydSPnSo8BiOKDFGoe05V/yEAPpjIOp5LEvrq5saDNQqfhiBoLK9y23NujRgJW3T2gT6x5LD
OBVkWdJuI5qFT8E1gGscBM0Zu2YCLoq6J3LUrNVHMFIVYQ/tTPCBTNh8ZIcR8RaAod2xX/vwfiDd
IEoreJB4XQe+jv3ifvEi4lO1Vp4OaIlWwfsZA88CpQC0uKON9NwP934g5a4x0QEndeyTEqb9hfKE
WJiC81NBx/7IKoubot5lYw34GHo9olvqmhcSllRwl/PdaIgnIOzQrZu+kHyV9hVBI3/KYAKAaaZP
DiWdWOfhqhPlN6INziX8URY88oEdeR/NZ0Z15jzOGjNRxv3B3ExYvLEV9eWPHb7tLAJ8XHuPKa5s
qaLvvrGlew9APzYSZdxzsO4IJadX9sJwxK6JEMH70ZLI05FNjzJ0klDPuSCIMhataS+N78lGirU8
SEQfYt3j8kha7AxuBRGUjZrNrb9iKApimQJrfpYl+YVrdG8/udbcKVLavAmuFFXYDfusJbeONJRK
03Pp9Z7nusQ1dCHEcqaSEXXdlr8t/BGRlZTdSzuo7pjPD+6LEf0sthLcS9LlPthJxjiPltHTVH+j
U4VAbvDz0uqzW77nmO2Pay8ZiNanvOGh8bD2DFyMxhBJ1jQrqSQ5mdA7ELwHYiMoMHQ33tQMM6AA
uPpyowIZFP9QYh54026FoauWL79AwQh/lrgGPzn2EZrR2547ygNE9+kWTUXpvXN/3wnQ9kbEmX3Y
wZGCBBLQzXS46CKfrXugClFdQY1tZ7yEOUeb6VT3SFQCivhxTBEKthFEO4/lQCuUlOO7ocqBT1Gb
C84x5MpgTPXUStOIB61dho/2Qz/y28UiuYfzp13YvM/AZAubsxTjmEeIH3w68dr/A/p8bjpWgpMm
EWuaHa5pQHjffsQriDCB35uK+NYhnlyqjWBdBJhOMCabKtCj/o79/4fG73TDaHD+Kj8vBU+tENjP
rYfMhMd48V2f40r+l78PLRcN2wccLFWdUtggp0GXP0boVWcxA/u3b2O4PhpPnL5YUiv1fez3QUaE
vXzytxDqbOmPWtHMI4kWkzLgpArmcBZ3EYCS+Lmu0BnMPi65ukBqX28aGfY/ssqLaGQXlR89IOfE
PQMgTILVe/Hn0XFmeJ1aJbliEkDNDZrRIXc3YFp5jhepOQ426OKHjF132nj1pusLYe7RyZy8xwH7
N8lnhJR7EWfdC38MH4RIj4IuYOEhT9CmUFohxuoWdx63qpqIyc25DzdoiScDi5LHEB+Z/F6jlGCG
4UeJc9BRc3zmOiyBbXtrl4KViaMT/NPhP/r4JiqInrpyIGXGRjZZ/um0XR+c2S+n1m7LS+0zfs7Q
KBtYXUfcQ2pQFGU5GY05aKVg3dv0Uucj+TI/3ot9JhBaDRBrHwDgD+9th5v6x+WFl1AuYWWbZcUV
oFVcMYntsTY0clHf2pmS1OMwXAeSiq5U+6SMAVITFhiCjiiz0LGq4c3x99qgJ4PsTT5TpojDs1oc
4M1aXCG5w+IpNAVTqsOlCnvQpB3knU3Heryg33G9OEZDpHpQ7dGozcMLz57ngkVicEhEPwyCJWyO
U02Julol6UqUfLMj0FQ5yRq78/CR/EDGr+YrCOPH3UZkDBMq6NtVsm0SeKplWYH0LLU7qiHUMMng
yg/wA8s5jCStBxygdgw7l5ziusAEXmvVHdtSmjqvYHWtfnEg3tT7l7TICs51GNl5O0qqYQiACcWM
Jq+6d/lwnmEYHUU5B9rGkKwk53rl9Qu7JjexHbC6j4xDqLze9nezBAOiVJTzIcNjupsOgHhkgSRy
JY5twZSlz4HWHtA68S/FNuydsE7cwDuHyfmhMd1VdbwgwLXDcClJd4boFxZP1CZgXMh2iME1YLGT
tCo4mkOmHWw8MXJqWNyo5qiP55xrWHjvJY3NkpcvFf8Hdya2AiC6Fun+7wxJLrrdtWq8jFuF0KYe
CuPOH9ppbBgbQ4lBTkjLcSB4XtU8fTqTvEwuPA8XNgE50998RMZ/qo0f6b2ewgeLBmu8kBpCkCN6
xEgPQ/AfTKMX8TU3hEBBjAVSxRy9OdkHQlC2bRd44LkmQ5Mz8d7ggiG89eZe3GVniloQXbYd6yuB
72/Uim+98OWXlVru4jofPfqH79FVg0B+X0hFTfwVx1Y4KsWWBdgDKhoeETY/z1pld6xZ1e9eqlh1
K/sqh4bTVDuHlLXfU9Wm27xN8R/VDg18ilvCJ2BG5zamEpC7osXDyrI/ZCA+6kVcsZKejb8eirNj
mtd6sXaN6rkuvuBLT42lSt0tk92r292g3YHEkc+oF29iqFDM8cLy75NswQWuXymODQQvVLWeXu2M
gWm5RXKVJtwXgc2BXmMayIMbd0Xg/2kvwg7T1X1KuzCHl9nBMWWbNQtrNYpAz7vvLQ22G25IYfae
m0WSyC2f3lemXEHOuSyR6mHHlMyEgpYWun5ZJ6SkJIlgvtSLfXypCm2B01yegBthpK1P/Pyfi01D
VfsBWCDOJOy+3TQn2sStiC5EAZB70a3Hh5TXamPKmzmEbOlDVDdSxi0m3P4anmVEBBJoo5YlEkME
SbHObhMvzDDrBMAtD9MPtNmumEz6d+Q2H6TX0YsU8hArIJsIca5ywOLZ/6lhWech/y7Ycuxzc1Aw
opDVuRsb0IVcRnUEOOYpDAGarwpptwbx+3p82VvUoTpW8mGIuyjS5+K39FzVz0s4tl1YxZy/rGsW
nCpTq2Z6eQrvVZdOiUarNPFP6OfvaIo/l9iPx3k20VVVaronH4c8UA1t9vWMqkYvmKoxfs3PUOSF
KDQKrHggGleNtzxPJllEw+zHZ5AasXVM+wR9iTEie/7/fjSoBPfkVJQYI5pVOhim4c8KtKRvZ3lY
rhL0SRnF/HZH6oeJ9Ux3ZhbEEZnCbxj4bEVu3SChrF8rCxFa/qnarT/1xxGY1geDatcER2IuT7ay
exq+KuE5L5hM1Vn6DY8tJs8rjWcz0ma5zmV2D3n3I9J5zdse+f902jtm/DralTZZiy+HCsRR16g2
rKUBlpsiIXGjyG89qMwqr/BkojyKOZMKAQxbejKmz931Eiq7HHScbZrOsu+jDy3qECuasmdCD98C
pfcWpCrUs81df11FQiunALtfqTX2J0v/VqzBxR3iCbSKVLotc4w13XraShQ0VcxIzb76+uZQq/y6
FB9bwXi+WO+9GdRFJoNlfGXGhWkA5uMsneIYlIXoSEXWJsK39IQeRUic3xzXToG7D1JL2OaZzJ2u
kghcwvndK3NAgTawnpPjkZX+5Q9X1neOuWB6o1iNnyrO0U/8qJBxaBLf8/E0tNyblrGtlSbuf7ca
WMcs6/0Q75A02XkUK+OLitmRmeyMyYKNDDU4ppUxE3voEgrU6x17vpDo8ncD7yPXLVR8tZ8MIjz2
e0N8gjWojfQT/S1Ww9edYQ3AX/qfhlxJ4apuuoPjyIflscZDyPGAY+v+K/3hCpu514OwuUyJA4fw
UesAJ7vSZo6f1+GCEYZ5egjfjLh8ZEj0lrzZ3J34bRphxMci+bg+KXuCVpZOhgjmF2YIu070GeXb
2FELRUo1tzA9cVfFkVpLvPlOyJf0uLu4jltR1u8PkHlGCZdfK7HHpqpbAUk+iDNis6Tic8kPNUw8
i4JSZKl7WaHiY4mV0ClG0ikmv/E681Kt/EQT1WrqfeUF9+4xrccpkvB9ixUKx6PW/nNu4FodNXJp
x/nMGKSAFVc834k1oSoSR/r0YzTRzyqOrghNygsBEOVGhrK55QIxM0AZsXY8ES/RY+VgyjsViNUz
B3+fOn9Da/EdCXHvK74grDEwa3hi4PezTdr/4co/pTLvAnDV/WRBUJfYj8zkTRU5tWIF3fNEOrah
i4zWOyZfLiNPm6VdB2frjx1Cl9ERZqa7NgZujdd24AW3tEKWplqqmJAD3N6PCbn86OGMET2Ksbqb
nGVWUTcY+hou3IRmLkzz4YUVlsNYM3lkWz74kSTK6NuFUeLWaLDdkA8Uix+Z8h6ziK/E8dJtiTIG
R5WX9usQ7tA1iA9BCKh6DPswINCd014qd6gQrOLHkbkGqVb7B+tlR6ewg5jbNUNfbS92zZrd+jOC
8zkZk7UeE4fZFkBaoWImgq+CJIHphFb9u6wR6Zg5Owne0HUeb1w+j7WPyprZkAokNXZMX+F0J7Sg
rHj+RAWnPLluETMrp1x0BAhrx4zXr9d/4XAuA8lFyr+kK6CP2vwkKP+8zFLNlVVEoYfHiZkqFIVh
PCiHZ7VP6LghvNSGdSZbhEU/kfO44/bcVGTAOfa6+hI4GV5itbxWr4UXh4TeCvK+oRMJ2+agzM/S
l8wTGBfC+s2tDVut8ADJPMvo0Y61CJZoqVo2vtCPERD8Rt+oK1u7Ym7w4pUA+4WfXfGyFJEHAeNL
MSgkFTpEOxkiLZxDzUt7j0MEoMehVR9kxpqLoPdVh4lN3v0FNT+Hfqg7+6Snr7bQp1qKWyjrJx0C
G/6/ZqjjE5bKuKwwEELg9gE4Arf2Lye67Pjb0hYpe3R063OrI1VyKOcgHK9A818mOcFyo7Kao4Ii
HxF2kxEAXOYAwgh99QzlpgwdGHqz5TkyCYZwd46whj0Rq3zjFHA3lSnMp69nGqvZ0W43tiP8paQT
zJwp7/Lbq6CyQTK32CYIWUXj35hpfWmcQ1J3Z40sZxc9bPMnickZeP/B/nT19TDWFa+WZc52TGUQ
koU9FUCcdC4pRsE1+v9owEFiIGdoi6GWuARMvHtxyiuPlp6smlvtPtY2sdbk5fRL8kSSJBgn475/
Z4iHV2n8u3zgvrywJG2eft4A5LPAHTL2Fpw3QiYyZ/72mDZm9Z8yKKInz9yW7aRSrsVRmDjneei1
gyg8XtHF1bpZ4MI32MPMwJcscVmYDg8GTWmPBYNOcI0Fjf5Z0py3sOlLacCvxwKwT3sb2VwkSi//
j9ufkP6lg9RS/GZ1BRVdpON1MEJnL3d7Nody7qJh5z4vpVF6tOrQooBXEeYFaVoNoEZas5uA3mm6
5gf+E8lqGHPVVoaPQ4awJjxbM2BaJ2b9QxxJOuo122ch01Yc3cYH+PQgTGtjtu+jis8Htmw13dcp
Dp/q70Y+h/drUagpnoRlngb2JHZVYowrd0Jq9+AZWN84aXmIZIM0QzG1u1/f5vXWE5LH85zelN6t
03IwsNGRgFEW6drX+NI4zAhNtBhx+5809t7O4NZNQdereT4f8JN0UaSqabtKkPrV2zJc20gfk/PL
hcHsWws1zMZ9e/jN8MBtDHW1zafSXsFz/9DHmphiKfU6tprDjsPyIYkwgcR6HbI0OYskuQ/S2l5t
xpLrbxweBYyRHU/ntCNEsWl1kW2RMFIWk4NZNQcKLohQiMg3QkJC+rCBpS5OUCLGbKiUufKcz/AV
yccxycVaLDobhSnKN1LjTXIl4vVJUDjEDEfgwwvYTqqxzCdsktpYk++3kduLumKLcVSohZU7gF6q
VTiT5kpGZ2bArjCqwieVnRJOcRJT+G9+y5V/0TUQpdNSIjiE7QQUmooOIlSzfjWk+l8j3wo3sF1E
QZx4BSt6coD8k6Cr8nT7RijwHOdR60J4/uzKQ79OcSmBVSZrbQoLeUhPWuPqa/onqVhOzUW554Ek
YXEn4R8Zv3iZUazYJ1EBniXvFAdCNhUUsk0Mgo3oxiuxdxnHlY4qD08qOFu13LtoiavIjmGwMfvH
CfLh+CzTGXg7ZZ5pdXfJ3tTefdDnowAwktbDxI0Jug1yaT1bLGArPL42T4gxANcbv4UOI9W93Lk+
DVu9s4GmtbeH61Fsymh3wraUtoGsu42lMaK26fkLmXdkcYHVuyDKqwGe2SCvZYyCP7yiAA9UIDkT
siNXg+0776rWIwnItTBUCVPNDANL1lO/BAioC64KaGMKAxtpfPEfKhXVQ6zxCmWNAkTSNsc4H5Nw
+hL+NhZB8Mz2nFLZtsI4yed8Ww2BCFRlric7cvTqkSiOOZQgx61ZQq/ppiReYaGSX0kgAvpIniDx
XXM4v+Pd/HOnWzEFYoH3huA1Rwa3sbmLpn5kHVtr11W7/LpijKFnq0APjVGBK2792s0PGXDHRfo5
JzgETb6uhWPQwqOFfCUWuJ1sFF5tOQI1a3u8/KjL58o8UGcfzPSdsBHRLtoqpWIkRk8l/lRb5qb+
q0OAMV+vBvpZfJe/y3UCNLiw596q4kEbbTZBYugR1JyNIFzZhvoeNZS7wKEpM+H6twSxACvu3q6O
zP1LQCDV3pfCqSCOomUNWLRmlxWMQ8eqsj3gYT10K2Wd95hUzoAjjzm47SqndaY1l1V+QsiKUhoY
aHbACBKSF36b1nVXZ69k49aECKzAnjtV99cMZIqO/oNcqphh9niMQYRIVitYH7TSnvgmpCtz8frc
hAyZdkbt9jmc+pVlXLICJ9FbDFwCAoivCf6DRkKYZi12SMs7fbss0Y0gE7rnrIjV/lNYmX9aHDcC
3RpR22l8FKMEsdIa9ldbCJymPHDzyFpEEImQO6YLwD/50SWD4cBpWfnOAtUhpXKyQNFFFM/vIXbU
8sdd7yxMe1L5wm1U61yil4j6LQLDuVxK7urlJD3yrUu3inrJUNo16Tj7g8kR45F1EkvaEXWGpV/x
OJpF9eq/Qw9C/nqfl8+/Rx2nrPswv3KdGeIQfeXiIKX9ePIimF7qSb3zJbhZMy8xxVu3ZPf+VJ99
IMwBpdnDzjyP/pngC1jM/1nX3OSSQ3EO9EGV4kck6MppsayjPDh1yynSfTLN9qMnoUpjETRixEBe
7cnUIhYpb8b6twutPx9+ddlKsNqDiMtvJ+fqS+1P9gac+S40cuX1HmcQK/C701k3z0lGYI78oc56
JJq1h6nseb/egC+zQswdmYX1VqsKBHrUXgs95asrR2YxkQcftV0RV9zbz83yQvWH0OzUNeSTk1mM
6aOPVzPEpl5duRT6kJqC9xftMJQr2FB67z3LZjpR7vUkEl09SWE+mg7ZIfjcTS9Z7nbMyuKv9TZY
x/TX3USMvHpSqJC2LTlaN8rN0yOgKbwLZFeZdsQdhaisqzR7ylGbJ2mKZF+Z58xugWu+Aht0hQ4p
1f9co/PaA2mAt8TLdZJq9ADrvxPyRtSPY/T8u1JfLOwMEkgCnJ9MZjOaGnFrcKMOhBkqszsm71FH
PPD7VQrrVCnL5IhxXyFMCJqJcmkKHYFBgXgIoGYxSLRkJulTDqtTFnDPNTjN9awy+GnZc5bfjNHY
rKEYICByhAc6snFMZbKwCU45u6O53GW8DC1VMx9wPJ+NC5q6g0pQBAS6BMZdV6gnOv7fCjBdIV0c
Q8RHkaaskwFc6GfarZtU3DF0C8wMoY28LE7P+aLZoE43yz0XYu84wh8c7chCu4QGyn8pS/iH8OgL
vS9hQ+Aa5n36kZSexTs/H8+LmguSrVvCDO88kFh1Fq/g1jPWOZNtRvOvB8E/zB0crRQWPjtPezZW
aiD3q/O9bL+ApOQZ25ceyDNu+Oj8hRE/bP36tLSJLFTa0NvDeR2MotMzdf99bht7y/P7nswiA0Tt
OUU72F/CAn3vqbjGYPFoPztASwY39uKeLrggdi4R5TGxopfkTjTwYhtDxqqR2ZW9Gx0zGapOsNqY
2uWfPFfZWuxLDeOyZu0QXKGX4F6L7WzekcetFxxtyfLW7Hi8vRR/k5QDpn4bhe7/Nro5zqQeCRJr
W2Kr48jCCYXjqy8ILx/2V56NuHKM3ptdjFUT/H4zaZMm5FncFHBMWv11UvLdBMpq8jbi4j3JbqY/
b14HcMAPgABEzPJmf6a+23KhkylzFfoF6IXYOlVxhZGcwZfsaWGStV5vGMTDhDvygDbtTPOTAl/n
IFzPcCCUS+kBufjDz2YcypXkJnbopHh72jsbjUjLzTXEHMJZ83VYqhp6JSJuYALfJ4yGG9seNIfV
OLR54n44tmgxKfnm1Fo+ozW/hao8jnoqdO/Nlzm+w40O18/IGiFt4nRN404MMVyPfWtImWcZWlHV
cKpJCqs7bIqz7+bL/bkxg1hpVJyQ+Ttg98vbxY8XPx2QnIJW1XTIUTa2qr7Ud9ZkjZ9N1wMbqPhn
L7A2Mq+xvuXCuPCeqMPE41EchhmzrQLPbguHUvh8tHgK8dPipPKmabGYjayk0UQKg5Vjk+qjg79x
FGciRLBROSFNUBbUi59j1Qa4asYaHcjCzSsxvprrC4dwyXmTfOpNSO1AfbpRoneDxilyYkKqEam0
RwrP8xU73c0tmeBqDCfANX0Ec6kk/q+0W3xxiVBvLPPzxI19XjJm44dCqz6B0dRaSezHSGBhrvYW
RMxVpGxbggLDLgzIzMp52vwkDM9XNz8WwKHiokHavvXS0JRhnOYpaOXZJ98B1J53wsWUo5dbSyzi
f8bfXLf2eg3UCUaFalUVjjA76ViqlmX4zEnKodGL6q7r/J7/adax0AsVwWd48ai+AQOmopbVRLBL
YqVRJEqbeZ1dIjkiKfcopDI3qzcKpMawDTLOS23T8wrShPLDIy3eE7GusLQIwH1rCZFjWhKvkYjz
exBTKh+ixqAdwjm/34UC7bLOiRB661BuRDwGwsIDE37PmtbuWHcf1bYpSxMFDS+lkOpsHe0Y7XSO
zAPFvaORP7x/gcSWJMr8Cyl+n7ZmE27MvItlOztdTiC8lZ8/QH9+iRRnentO76pm7/lfTrFWhdFQ
CBQe378KAqrkwUN0q7HLqGrO0zClyeJDleG9fwwrEuDQGvDNKs9GCdurmCvKhrk7pEgRFVsI2psB
/h1zr56QjdnSFF9+h/lmGQlYeaxI2wZXvqWXqUuAArc6kyGhZ9FHguf8ylisbOfubeNIx+BYm1mF
vOQt4KfbNtH/zGi0gCbw4KmQXAI28uY+o7CB5b4mNySfk3ccSSwgxtR1pi1CjjzVpCoNeOqbx8r1
TH6UKXzBV4oIh6bpIGzIC1w6f5XqlkIgFl1S89heZu6guoWIY69a+Vjconr14wCWnZSO3zGBCTDF
3ZpEylx3oXjDguakbA1YTV7dptF+5IOQi+L0NsvyeO4vGTQOJE0+BihkfcsSKHJX/lJTqrluljmR
yDjQERzOjnE8SxpQxke85tHbx/jJOqMPZrptH/8Eyru7Qp9ncxzbfKe04+iMSXMr/LA+9lMgH3X1
BWKT7ydhaz4HBQW4TrDWK04xZ7RmxkrVn0uiJY8SCP2MogHR7TFSDyTOlFZ31/MyxW6ifUKmj+9h
gvLMGHvbrOunkz7nwTtvjpZtN6cJ9bFqHUtMBKU+eNqI3/L6wYxL/8rIxP1j7iOE3BUroWu2k2Qi
G7UYsbc1nfrzDAh9lQWOnXLDcYQm+4rtiv7uKKpyjJZQ+WG4lLqZYL80ooyfsOuQscFw3JiKNWV1
9xSpne+8aei7Uv+GBYddLZeybdh1SrZGU7vKlRhjOcQ9IkY1zoPwwAE8a7Q6//Awp54yW54jGBqz
nlegJp7MF/SIkE1T0YKmowYLOM/ssfUONl2QGu/gcZY2YF/ZabrEDbbHxbVHqcrjBJLHFdaUsC2D
fCPzIMm65tTspMscVQyEhqkMRyN5qR+AOLuHkZxgj83l+IYKbOxYcWOl77tqLTe5v6XwzKgsGWUQ
RllXfDAJdta/YkjlyOVBGc4vtLQtoKgO0V3IR+L6St4wOHFU3hqpwE7sQKFDX+/N64pvHwtSiEN/
E9LxgxAnNVC0kl35PsNlPzw2kyBmsu4+rx8r7gElJUlkgC5aaQyzhknaHaP78D11SUiN1jkx7FsI
dzTVaB6ozkZQRhhX3kPBkumy/GmDgw624p5CCVApTbTCecmBYq/O1vLmISHMkaRyxa48pRjdscJu
CgYJzDyJt1el6jaNbM63YyVuuvsNF4YOUZIjQlLB34gR/bTHYTyhNFzFgmbAZxBOvIDhHtvZxnHD
hhdOU/JSEMcPdlVl1FWKfOylMu9SZgNpABRY3eSdKZUUHfB5HUsaQMfbfJrWP8+pckvJOH+KhcJc
h4tS7lG3YXhWzrvOI8IEFgN76LAabWjpNzTrksSl/log4AXHAaNAoKiqbmfNqP0x2jdLzp0Dgv2z
ieCRy+e3dmMmD9AMpxoGbYHq5/Jz+Vu6iTCyiMRMdOTy2Ak+UOWcWjkla2bQB6x01eiZkqHMOBqK
2NriaMf2QEVtVVgLFa409m4zSMBiSvJe9JhhibYKc4Ng7s0kjZchuBl241F/WL/XJ4i819jKC8oT
/KOjaEhIJVak+PknQf8m0N7RTaxlk62NdWXoeshkKgY07bQ12JbXoxsIzl8Z7bXzkQF/Q+6a15Uf
Ln9ZvBkf4jAfVAs64NHXfUxWSQafdylCLAk+dm4+cvlupjkZbg6Uq1obyxOAXmvrMouadd+rwx5g
+KUpE3imiml3a+Gu+ygXsVpOJ6z1TBs7WBeHM7hlO0nEj747Ie8UX3OE527NDFYIx7T3L3WemwRh
1h4Gv+Dx6ULi7qFLdsPQTCdH8ZkuxDl5fwwfcKy9l9MXsMmapfDZLRp8OrrPW8hbDLcy4Nt26Aw2
55l8kg0ogur5utmXCj3mPXZvXN45FiNWU3XkyOZpnvBx3jaqGp10yZ7RoxmcqA88+I8zhdwziZiS
2Zjo9XsXvO89pBl1Xd97AsIFZHu1a8huaOR19XJnxfzFPKQhx0VH8zE1M133X2u0iNFNPMzDhMcy
C9gV95pBPC6YUPHJnrmAyOImuw2EWMxPsgMnOgh8b7Xwref+MKIzUUk4rywMrRl6nLbT0wgoNoSl
Eg2CNIc1yGpSxiVYA0h4PWMvAD7LhicAT7fjmRmZxHm5LyZrstmyWHpESFe5IdHbuJWWyPi3f0M1
etNMN/ZDHjY+334cYELRVeZ9Y0oqf6E09PYUpAnwrfKN8z/4PPNPYtNAbAVr3fQuoNwunMAYq/Xv
ZGF9AF2om8zDcSdC918cTGGO9LNPtnmH8/ir0AzXbN2jc14PacqdFJvSKLK3N/VWdQcnKukUpP5b
zo+k1b0kn6iM7RBzmwQ5aKIc4N036bPBHWDW6Oh1aJ/8r6xpgl6Vggxv/fTkt7lV3MroUDc0yKty
pEvqE6IcNLoD9fqrhqnLBum82toZjKdeskIfCKA995TlqjjWmvrZnR+MJVTyZshKj2WQzo5aU1pq
8y9PH3ZYEp7i6cVVGkojPhblqD75aS1vgvtsPp26a/1QxL6QdeTRR+07WQ/iX8qIk6KpBbmrQGVB
AM439HbJyYPmejmBDAARff+Oifps03Ax2N5E6R6K7ZqAKoiby/ynjMQ02edE4R7lxJV28cvZtFdL
Wf/xXA4y+yGFiYcFf8avzcpBeHcz4NwZ5CMwehV8iqEfz4NPs/mOXEl3Lk7UNC+PbxL/rFzss/ES
yAKumyhljATKiQudlwG6QjE8Wl7/sIBfqPR6RvWdT+nWy2LH+yFy8rs9h3SfoqoIhXsgXfOPcQNg
DtVxPuJwrFph/OgLuXf+6oKrRyL2wWQEi23vqlRxmlX8Ji8mbso5E3Pl1hG4Oq7qVy6iVflpg2g2
6oz0zNTY0FliY6iYJsQQuT9QRw5z4H6pu85GjfIGk2MQjXW11PiHPuN8kmbtW7xzR+Po+qc3Bf/i
i+jjmosLTZxmGlxeSyaQzSFhz/nGyXHpMcIierl4fFMDxPMNYqTLD57r0JstmBI2VnIqsY9RI8C/
LRWUMQcVVBsVwUEFY8lMDVJMYpBA9U6FExYulFto0vxRzTmp9Ze4tPqn0T292jIICJcqQZF+TnOF
3RQ9kiJ/hqz24s05aOWfGh3GBeQ9suoWNkFcGr7ot7vOFCcqbDkEgO7n2k/asBPmego3qXRlSawM
X7d6jSnIB1zJLe5h3piJrY5Ek5suvUE1u7ar1wCszSQD44+L/UmwnZbT5gNUUqncHmCspS9crllb
lFNZAgvuT5bkV5ZUXNCR6AIJIMFT/vbHNHIYaU/1hMWcOwHjstPM3gTLFv/uKXcs+L4ypZFNOtv6
Qs1ITC8xsUI0H+7d6ovNOJCy9TjUgSQZJb/Uz0akJPn8ZUfmOOwWk7ZSU5zBn7Ql86pHa3vyz92u
u64PRHIcvuhxw6bIeSx4Q3cZrSgtp8al8lLEW6zwpuRWyaXGoDKbeFGFmld0GifJUDoecJ9o/PYX
ganuEITi4+2RhzR4IQYMryntJqjhhKFzEWdE0DDiH9LOi3IXym6LydpBaenw0xoccL2Z99ln0fpO
j9KHCjDv2lXs44yc57vIIbcRQhGaj6TqPJbjV1zR0GoJ3t64SBvlA+SYOokWXRQa+Yc5X5rTK3vt
838zGh95Uv+QoTVsLVeZttNAuhBTBSvaz88Z4bW4EdfCtKkDSDyS5nA+vtmS+mTFDN0e0f4nknff
SuoD3tkvUsgo0Y6/yQRZYXHvcdCWx7F5hVhTszZB2GqkbipCtocqA0lo8Z9OA929vzrRq3SkcnIl
+FXRCKOt5QT4wJXf3ZaAAowTcsGyyN9Ra4PQ/3voASC/wTXDl6iABn/tWT3HwrSVbLnM3uSqSgNx
iKbdOY2ZRgeEuIvVbSCXnMnjfrcI8cJI3/hg3NJNdwlsIMsyw5kWA/YV5iJl+5YkaHNBXkfLrK5Q
K4cA8b8FkfJ3q/1uLizfAD7ukuwkgz1p0DHMAAtLvK331TfWibxUuyR/A04oK5pxOzgdtVRNDOHm
eE3iSrHDmdLcV6DJk4h1abbtmn7GjQAfKy9kR9VDPMU/eg+h5QO2RBL5wm52spIEYvtw97olFVCG
77c1eEHWPnMnx/tbXRJKOcu+4giE0P1+iddyGDvXBExMOkous3B7Bw//Nq4mJkeRAG89cDzhTd4U
UR+0OYHfbI2L9OFfgDkHdbglzLEeZhWzmwfH5BUJMUfxaf2tOCwsoBMUoVUBu0LekmtULFxV1SUH
0x678yh3Br313puHQshxMtZhF3BS3erh81scOddtgZ8h4Vj6j2Zjuydn2DNnzYgeQTJySjGVjcYS
nqRY4gX4TmuSYDsforg41g2cufF+bBi6Gyu5QhvrKC23t4PF9UBZXOThcqo9rk2XOHXQojr7WXSN
YX0+5nMzEAm2O7jf+5VFNkiOqizXKJraHoRHSUc+zLb5YjHl0jDBlqBsi6xzO7Idp7mku0L2neRA
VIsmMs9KgoibHoQKuqGHrkmZ+rqZMENeTEGGETB2irF2uscBIqjly4pfsboG4tqHkvvwk46zwE6K
TTkJmzLsgmK41Z5oz7RbfrPu1df/4p/L/PPZLPScPtrOkTai48xOt674Fs+VA5Mt+7CKfXtZ6ZZW
32cbJnav7ujzwz1TZyp8k19CaPS02Dv7SWQaUbVZHUdvaUhvZlAEwJykZajbBJmLy6q20kuRcc4l
+uQwwJeWUnZ2CZ6gwXHi0AyPQvF19jFn//kD+CvyiV5SeWIsT1f2YgwW4VO8alxGazVrFwRldZ3P
780R2+KxEDAlvEH1jtsSnV693dCFtRcMWcmAQ1TNucLcL6ikCoveX7YXcf1ulYboYByQKBRFko0B
gfkrMsQ6SNQp7R+bn41Qh9LiW9bPPVltmKJ/qzrsi71CCN+M0zT5NT1HCTNa07tR/dRVjT3V6l5H
WSr1wgl1S2ockuCWvQmuylmUwkgJ1s+tYTXk+JRvnR7Iqla9GY+dUymbu6Z2xP4H02eAEuYGzXwQ
ejUgcuICfwl6O6l82CLsruUn3AFld+GvNXPiZrAQfY/763q8rWY4+so2dVmip1xJq6M/ByiG2VBZ
4lNXI7qZRYVdFejXW37bXKciymOxzDa+9sF+lRGEqwCRlnWoqvx2isjJ4rqsIalmnkvA27/NNh8N
l0yg1ejRPf5lLzhbEOgAxvmyKQlXfpGegNnc8sph9zGQYvbEsqZrtfdm7JfQ1k1WnowoWrk0NVUk
l5gmJZF4SxGWCVIYpYyMx5dXdxkcH45gRNB88OkRUr6VsAQKRUxgzXjgyVR50ZkUfRf7HUfxxMyQ
cm02KwA70b/+XRCuqyO0Mino4Qglbr+7h3CprgHovQZV+DY2+ZwfWXeVDFamP7Y2KVRs1RCP8LEQ
3pxDODHxaciQJ1GDxU3Oqalgi0w88iVOdaHX3oJ/7nhI2dE4sCpiLM8WG3NO2yoPpGJQ+hPWDDmt
vbkDyo57QVy+b08OSIrz+1XGGiIrmqA1VUKnookoETaMLaDVZ5sGNl7bm08xJXnO1dail8/r+Kwh
d84vJ6JrN8Pu3Qme406/38i3MyVksn813ttgFVdbTc2CVNGJJSb1/VI7JZe+/iWsT2fdfxWAo/tc
DpcSaZBiSgu/roUSlPL8A3foAWMD6i8wII88+7Ttp76d83eU4X8H6Tr65Ar3gv0yhcJWsDEQVaqn
PmE1Mc3rqo3TwbXjlR0cNjyU/6p9jys8x+kOJSkpv5Rc3CoVcrfaaqNtLwkcr/gQe3u4FJ/QGrVJ
XCjlWIAagswjaclRYmkwnpy63SI2XBgKfinumlu3eBF5H8HDNLQDM/7/5/rsvAoDR2AsJIF9ho4v
SeZh5Gs8onezchZPsVZ0xxUnR/xn3241Z6VVFp0Xz84d339hiaBKnlXu9IsEbxMNS4TGjeWOOCYd
oFOmowOMCbvKP5Rr8yHJfAus4756QZq8BYXK6OdJ/iD49/prze8VpRGWcXnc++o65SCymeLrLMP7
k+NRws0EZ6PqAwa5i6bB2B0GwHwjSalCWYSP2MC8cpMrNlfKCNZcPtAE3lN/kHf3DKAV6TvOK/T3
ohrNuXPKLVup47s/RnQ2plkXbkaDRnhKtoPTXEEKhuPNPGk9OZBpiEACv/1Hu3DX42Mra28T+/dx
/aqTKnxyIlS6X+9pgp42I6pMzli9DAo75b6NY/z5q/b7O8vkIEJGErRAucWN1oDuMd1YsMDZmz21
XQcBlUHjAfSYN63XcWWC2nQz2ltdCiOneumXO6smvO5bWtS7l/TW5qIdUxTUh9qp1EV0c3r1RwhY
fKNaa4HJkCbgjc4CvK/vTKTTZdbJJkh9fp5bQKTugYxFxbejwGexhFmhdQt4yemN/uCO8+S9TCe6
a7Wjw6GDLTFLk/U/OpT9HgTQCddpkHFT67w8PZ31in7VkLgiwKDjfqlEXC66LDf6ZhFayHtXj3e8
wGkpWNcrTAGvESVZ8yim3yvQxHlXvRqnlSAvLZzPlZITFll4HxmUZb5B94VKg8S65kqkwXExdin9
UH6JUcpuIqSnvBDcgcrwNdxknV33yirh64gHkENvHN0HgrGbNpIXw1l4LMmJpiG1KhXgPANYix25
Y92OpIgGMvEWo41bq7Og3IJxXrDbID87UHZkca7LBKU6Ok0xngK3gZJGn87d3iftU6uaLXrCzKKe
FB1mJAJ4jjJWTjOrWYMVkAN5y3X9iOOwALG1isQRZ7kvkYHm2Hm14CjnHP1Sqm5cwCktsOhIruFE
41zmAGSmCt3SGJ0jN4rJ7+eECP8EIxLLylH7SV2lUeULVMxUT+EfKZCML6aPwXk1eAa6Q/2B3ZwA
h23QtpAkyXvPhfDLMJzn/jnkvC90WFHHSsTE/CxYYM12hABoefmg9QQkr9waPvU2q23vz7vO7b2a
MvSrAErgT0RPYCj9eal1GTDzuXsZ3FLzbZFwFTy6qOrZXm6kGDVw6O4tXnMK9rpHS3N50CdRmpRf
GQCIHX8/1h/pTQcXKLm47FZNYYFT9QEgLCtLt3CzaOG7G1NCNlnnaU13p9My3CGVS5hwEFrZwP1i
vUYLLli/zIwOtlimxFrXp12afKdw6X6Ekf7QqcQWIOWptychNumZG1IZazClF+SDxsMHOgqsgFV9
AEZcLsZLIf6F8STsqcnvDAvj2dgCfW0b+kr3+G8wRnlNDaKLLHdAb5d3FMZAjzN5eEGi7mV/XFAI
uN80g8yqLVDqrZPx+TZXTfakf1jk+ehGvSksJbLRpKsSb4d13R3gx+l6dfweSjP49LeonWNvfiQR
CSvRAhqpe5ieyZBSmtBL+B41eezCGmGrr63zvcxSVP58M9BV6vybThONc+S8zTFBqNBvgZKUtcTX
ZGgGiOX0hM1X5MhVZ+p3o3BowHPVlAT/YUHlOjDCsMRGlQjXZ28NuFSAGDpGQcb8JBL7/+nROpR4
uGQzDYGQF0lIDkIyjMYhRDxc9tQL8D0N+gqSwSeiwP/qSQcthxqEm+0nDS/5s4C9NsDpYz+Tbw4D
7FlbK18H2LKY+jkRQ/pYdAhY4qkG4F+ceCFnxYIN4PH5llxjy6Sph3akPwqOQsy7wTmci7k6sLHS
Ah+3Pb3qZ1l9UjVGV/5TgWhK77BCEJhcYEKFbGXSEHSI9O8s/Z+C06MPFF958tfRraeehcvXy9XL
FeEO9Kusc5rQTAp37F1Jf37stfEaE+3jqjJxpOysEPf1o/9ChUWWkaWoSyJSBLmoip/9/RiFjpmg
GnIaFOhxvPXv7lGlW7llkx0exnqXBefUFCDSxnbHWW4TiyM2Gl2H38X1F1secQ7R3aKo0LiF1Jh4
ewQc+Ex8d8IbImJ9pRLwveP6SDqBg+OelW/ccy7J40QdL8jN4gG1vy3oturcM53A3K54w47Q3qn3
8huhlbzH+s1ZIK217zUeK3h9FwaKycLU7qZ0Cv4dDfMkBYRM5NMUkwVhrqzY4rJ4dy4Dbw+q1Ffq
FUd5IdAVlv/yDxOElI4K3x3dHwFpE96BR6x5/e2HfX7X+5WaGyO4wtD57TOkWv1zgo79dSkl8I/R
fcl3zAR5K7lynqz/S2YnAE4Z7MEeMrAyBmToijLGswbUWNqW5c5U0fdeOzIncWfYgFPsW8jf+PDd
m9J7cfrwVq78n+tldUkOeiy40esEb43xMLihKDsgZWU3R7Fi6LI0UW++rzgjlMX8I+piaRueLCIX
jNo01DYD976hHLz/vxh6WjtqF76yiThSV/T9nygB045mtAQqomArslAzOsAe8qc8pFUeCIr7uiKR
qc0dspmx4tqdGVnMshLGRGxDhU5okGgQ67e+mJ5IE6IZLge//vlEwEDq+UkwGzI/yPjqaiMwPc6y
UTokU0Nzxb3rsoC9u64D+HXm3CXeKBjaSeMaEAoQy5t2Ll59hr3BfyH8vVTuhRHZY7GeQoZ/rASd
u4ctPFSGXudWJS7PUSt2bgPHEsSwIcrBLeNfVk/CLBscU/p+eCgqHaH5sPkqRsyIHOoMo/MSroLO
eng6fSRENnuwdxpG+uCL8vGLSXUgV5QuUsAiN9moVWtJnPRSnWvYxOG4pgCoD2ZEPROdC0lzmaHW
Gj+OkI1UD6kRc8pDeWV1Grgc474xAvbOAOiZDyH5hGgGwrYI1bSK53wVmT8DbildxkpEzkV5FyT+
GNeEr/sno7bIgt71q88fofBWsPx1msMVb95c2tAtBhen6vOG8jlqraCeZBhcy8afndajaC4PdgHn
4nJNC/4XYnX5d6TmOmqmmW/BnbarNiDDpGPP0vrJ0ZfGh8ZmqeQb0Q+MYD8UqZdkZRwimxQ3wvyT
941fy3sThy0xg3Dv947AjqVAD7QIMtjEt9gnLBhfzS4fXSF+yjSbbMGNGalNqAT3S9XR/ZinbWB7
FNssXWXEA7BvrAfzNtO0VXzQI7Q6DbEySg6V38CO2y1jtF9lA6SvX69MDnhD1DUF97iqNRkYZzQ/
c+rT++IAybzqDlQJeNPsu9fG1Pji/oRUTtu/CWNB/Pig1a93pWtLwR8eTt2RPY1Rqux2ihDCmjvS
KAmMt0YIUbutjA2nKuRecTMLPAaWaaVFndu27FiLS+sNTOFqtLHePUnWoodnFAqu/ZzUzCsFYiTv
yluFS+6PX/FtWjUp+YgE3WcD0eZhWpZu/7/z2krA8lBX7+8Wyqyf1iTgQvrjCEyq7/8haeUxLMi1
D6FKB2pArOBt33hbguCxehd35rgtXiUH+2RJrZ7yh2VNmWUwETn04k4Xu+6PmqXkdZsWPcp2wKz3
MmvZY0rlwSgmrsu7gGpGECx2xSlRxjMycDkGTYyvrTdLN1a8NoAY7ag9lPXi5l6rvdRA5op0kQ43
ZpGiDp3bJg3aM3SHp4GHHY9/8mKLO8TNoyCcjni4RQTeXZLOYQVDAm3xW8sB6pWz13F4xmCyI189
nGOt03OpsVSENF/8L3udJVa5hJrb2bweA4EOMnaXWPaXLe/bI6a6/dgmXhAmEQYGlb2Ewi6XjI3s
6ufWk5WPVJUg8IQ3TNeZMWAm9LSafXWpT5EQSD8CRDU3IiX2Nn4ZzQcNSR4dCLUrBveYVpt+D1BS
66ciB1jbq7SpbrsiyUvMiIclENXv8QI384CavInGR0siTRGb5yYo9Jmh6qPTDbxsuIq90/iyNt/M
1qKyepHJTPZrrDuSpmgEjbPJ3wQpLwA26xspHHghz9yR0psbY5imPBZGcmk/u9KAc70JiQGNP8Xd
ly9bqqSm9sOaeIgANYsareE2vt0xDbLOmAveBibiN3SyJdBf7vnEQAltpc6bW3pc4jAnFSLBY+gY
HETCpoSHRK3eaGZjR35trKo0ngVvZ6QwSyXz7K7PyjMvI7Occr3HOD0zwWRQPXdgF1CTKK/3V2Ay
QFDIFvqDApDMvsWs6mUKAISi5GmvaPOC2KO0AM2Vszje05e9/R8pun9Y45duXOjffLKRd9eBWIUp
VleiPucppf3408ed5q7W9COOzqkOtYwEANjOcW791WQGv2de1fP3wcR9Wkr4BNtZCTxfPdjFJ/R6
I5CeyzrW21iQSkO75TQYBcAdFEZZ1c2eTcCXoksgyDvQhLYvtlZ2FV8y6OFk/wcePLSc0ArifQzg
dmPqOCauDTvNB1FWd/ygSs7jQjCnDvhPOSH/Uko1R9iga1LRw5+D7ZKRQaQqFQ5Tw3QZQ6aYkqP1
/S2MCDD2r0VjLR6u+cj+iDnp6+Ol0510z6lsi8iFPXNmXNFdjbqcmrtfjjVbeOjUBii3/9sgAuL7
mPLsEBVJN9ZaeJWhFIdDWCNzlbjrAbRQ9umC9hjeUfS63zK+RA/5tp8qc1LmriSJIM5mH72+Ztos
2N/enTS5vzntRzVECwgpIdu12ri1MgBEHfiE/0Owu6i5rIDpqk1mC9ff0XqQ6b3GRk0F8m+1sk/j
LIY8sdDX6ght188CwUs5eePvlPTZDVINkkzyghBXdBHOpK6evBhz4bhTzuVYjj4vQKzusN/jEiLO
umcME/BYuui8VgCOjr6pOdX6UjxRSmoJiHre5IFwYdpiR5xLp/0TRDqmCTALO3jnxVeF5/aErOqQ
EzS7/J8tT+V8hYJhQZJvh0KP5rwG8LqNJmLjmBSQL3Sm10wMGmbgU2BP2ojEwEpZ8024sn3TtvY8
xSAJCo4TxBAofrCZJ6x/SsaTN5tQp5txezS29kRk2tv+UV2jt559mWSkhwkobqj8rlyR+Ite/RSj
xmkRoF/8veDdDAO4xDsz2I+okJl/FvVkf/Fxc/yXTTpOFfGIPazvjEJD4t0G1oAS04n9WKTZNVhd
2vn7HyZGFmIben+gQQqIa3kawmReUP13yMxtYGxaRsIivRzMdd2t4hXba0Qh/KJe1TAx2NUNOBSj
EFzAqWOjlujVnZv4tlVNtRmC4vgd8UBH2XH8qT7Oesl3NOixlt7UNaSbGzQ+e95WraWCnARyqksl
lMnErh5sKJOWpoy7N5Ept6mshvIBXegPWBJcKv6qkjMst6YAafuDF+UEIRdmzxYwJOjZJxScnhOr
npwhl6+AKnpE0ppNUwzX2+jhg2aEOWVnvVHZLA3gT3vGeOsIRQ1R0wkypnE+Jv3c/+9NLKEKN72Q
BjB/mBbk1gPvdmEBVKLFJP41hCgpwgsUq9ldjAbqwMJKNcs7/eFBSui83Cg5owAc0GugOXYw5DbB
SNJuvDi21q0QAVgG/hhubXAcq/bVnfLYxa94h6ASS7fYwTfSLOc2jzQ1Y+A3qq7FpnR9SgNjfneX
81JExT4LyYDSxRJx44oXxrBjT0hc8bG47VL2qI4AtqYfIaJrUEX1EXxv2a74frAc9AbpBymd5Go+
D3eG442tFj8b47pSlGiqCZUZAB+7q/YJZdJQ2Kn3+7vQk018TPpUh2Zx4C93KfqcIUw4Qi6czVFk
vMbtT9uY64FRaM6p9DEhUPVME6RexqZpuCNobwBfx5m0g5an2lAs9XkCldqTcl2qrP5gWQqCS5Nj
eQTwKTlu9dpYSXKcLrVbcqjLP0frGXuKVQtpege4RPQi065IWAg2DjsOs+LAJqlV/F2iu5tcBuCN
Nifa82Jv20SnDQp5Ukg8W/pCju8IxvdLrgsWvg8I1rAnkHLDzMyfbMJ2bREBI8VScFe8eEVr6YMO
zd06czxf5Wm5zT59QRSfRD9KqIB6kROJE6L/viZH34tRdMJ/DggEDgnGu8YBW/N79E5RdjEDvGNJ
Hv16bpoAaAhDJLj8X/Cb4t6CV8iC4VmWA9cHsKMU5IhjQSz8ItAH1DdN/VltnNFrLmNLf6SFr8kw
UaTra6dcuUUlcUlyAtofH6LxW+IMIVY02knwnkcWLC3y158ZrASRJkZ72G/B3KVwlMfHo7fEp12l
LQn7fnVJBbabVssMeOiJSrindzbE3FR5v3yojrgYDbMnZ7j5YOgkeFyIPWj34iGX/tSCWWaJKmcy
23NPq4Zoz/ctm388xwgjMe8OSKMJnLSN/a4s0niuwR3bDdr3hBMymmOoah6WN1VJd8xp4EW1L1Gz
lBVqoXiSd7dglw8sfXmcQBTcb+nHifjYmfQYa9ZH/y8u8dC3H+sL9W7PgKKt8apR+5t8Qlnn/rdu
7AfjplYtgrgSMIFZNwwrT0z/Cxj9aPtRuR3/jkjtlFr6UgOtbRIZ99Lu6G7IuH1FkWmmKLJ+poC3
B+fYhylMCyYFwLogGAH0StuSZ9uDVVyVqsX/CCuwel7yp3mOsTnoiYJHwDdHxZTCVfBRwnPL6vS5
8Xo1CLo7cOlDqcQ0zNtnOLnRaKncehDfkllvOwQd8z7XBDWCvtgREn8gOlIIPOGSqJjQfSnZrT+g
LyPwFX7mMFslfrKyPIBPpQwNLuNV7eXcJo/O19kRzW0cjtFGu0RGtGKoS37a3FhRgfm2QPXVJv7Q
kfqlVWNcqE0yO5Qv7UFEgGOHyI4J87J+I3QM0fvedjI4p5hWr5nbttV7b7iyCEABmj/byT17Ce35
NqijdZzuOEjzXK5XUVmp6LiEFQXFSvC6H3dHjBQne1swBsY/Gk1D0Zl3ezLahdLPDVdjwT1+Dqyi
HD/XtIj1CPGjqXJlnPuHrPicPaWw2RJ0Tm60oxXEgP+uplPscBbPr5wFhgiGjVQgRwjapApetMH1
H4CurnfpQyGNW6C10IbxAvhP7n5g16J4gb+BTfPaYgITDNXta8MzJiFfHumut2kErmL7OdsMNxiR
U6u3HTJzJHyBhPLlDco5UHP9dBLMd5NACcC9Mq7esSip0kJysL0cTYZcax/M2S2/DtKLIivGg2x6
6bDL+UQ3lj+/qlg/E1Psb7vXdCx58LmDtBsirDzszn4wdvrBRN9lUiHAR5fa05As7VdhAWOgH95j
eotyaXCExxhoH726emlgeKLe9uzOdImDZZ/cPWnCQafTpCR1oJsFudFcoNQuSSRlWj83jTJIQKwi
W6bXRcz4XzRHzbnyJIWKIHq1a4qBZ8/wglQUuriocY2SDZrcq5Xg+ucyYigBnMkhYOACLFqtlax9
cjVN6jt1cLciFtqzAU5IwDtOhU/zLoPPmChn7Z5NNVuorNBjpp9f+fA30dFaX0qok8jpf/dkNLHP
X1g/+GEBHAnyTii9SI+94dcyG7ng5PnhqfqGQ8Y28IQ2Tl+ZUzt92F9wq6bd84HRdTJfii8cROKS
QWhk732azrMX6Krjhx9b5wiWlJ5IjMQZYdPrxXkpnwH84Xtl0YhgDYhZQXl7omCiPUPkhrmXj8aK
HK012a3VhhMLlseQ5VBwqQDYP2nqQTQpANr/kKkgRlsH5vT3kUl2G+83ivjav6zTm2lhnFxFhNma
nNqI+Octhxe1l/wNwbbJg8lkjzsijzPzWiHGTnjxpWM7kaGIAaIVyTwLRmaVSYxkDGJ1DjPeeV3b
PeTGq0msC8hLXDOCXgPxAFqbfRz27g6QbCFZ+GiloeQezDGcqkoeWMg2r0kWQUgeyRlamtqWRNmU
zDnDYG7oqds3c9F648fD/lMlqXdbhoX6lAvMA0HNWC6FCsc2AKuu0Li/ssAuJGGKRZ1eMQNzbfzj
vxY49B58lQGhooKtgSOcsHFk6AQxhlzvgZh3DKl169Ftjd3rwKjrpcmkaOeogmtS2M7XKtIGppF3
PSFXpRO+TLO2NNfvniP1qCt+Iji7B3WM0C4cm2XXgN0ZfkIXBd+F3Y2q2HCy74FiMnrbLCqLiwkT
fy4C/tK+lkPs6HIa44iqKsdGX2KIxdurSOFjK18BMAuZZszHjjt6cpiwavilLLAEl6njlWPeraZ/
9mBEVmYV3yc5hMY8xCYNOq7s+/oySuyNRN+CkdVI2S0BcsSmr4uD50rNHM1TtkiYIstJRkCxuITS
LSiR52e3KnONkXkc6761fUA5YGpIV8xB9dkoO2zyiuYjcb9U/pqEKIqOmcfrlTsnKI1ao1gH/0r1
PaERJ2nYcAO7+pIM/jZd0GUFIB5ZmGcx3kzuAYsb7mJHZ4R3qcu4EIKD6krCvqmmTZFZjpZ8dXob
5ctUpTgPnBQ3jWuxkuGMjr8KEg3HfCLM1GCMngN+N+g6gDRhTwVcXtlynVwwdacp5Qwsa/s1jzeA
zJbXzdtXsttyjMOwwUTyohowGTTsc1mrRSMdGXZgLzNzDKzSRBh3vrL0MOIZ2zT6LOz/yYjigE9R
LwerjcVZ5+KEoz+ni7vXmWUCAWKfHg4UnGvhBa8UKVzH0ux1mrjhbodbswVh6mM6dQQUGW2y1eiF
vUpmZn7wNoNlFGsM3Ltz0zwGBrPnqzY6Nv//pQ3RQgHXX57pzmdgY8yATEf59SABzZyS4lPGetP0
LQayTW72USxgRUP6157cmti2rVIWzWaoli5zjFYm60caLlC08Na2atfaMV3gXAU8by16tDYFFyDF
qn/qRv96qwSYhPybaDKgz0XbzV7s77+wlcx8gyCSjHkbPhL608jjIXU8ZDLGZpWpxeMUI4HNAdhC
WtmJSz52PYR2rNq8DbfT4VrPTFb2WqSnIu72j4ka+isJrCcCUBHqc1sYe+rIDw7HAHYhZAbf0edX
H9LDdkxSHAt+vI2Q2E3yjWxfTxfO27U/pG3uJnsJko/PBHJXZozhJf2M6EOFYGuqSpm2io0ov4NV
0HEUNN6LPNicrHq1Nkz69/zV/pRungK3QBuD7c7cdVYOaDyQq+Ngg9fLqz6wdkck2O30cOwPVW1D
kLQbFwD4r4NA96ITuw166Ihx6/b0yNFYye2MmxcNJkDEJ2cr4CQQnHK565PNCzhxYhfS3BUazmcI
S6jbdE/18OE5RZkRBeAcK4gTZzTekzACP+dJUcy/vDxxsLGEiXJwDjn1WIoFw/ACK6VODiNxB3n6
1/biGt1YJh9u9cqHu30wWgJ2ijw0ZDBCWY4jyl3BpgPByOPY2VIpcjop9iQlZymwH99NESjS8xLk
Bh5keIJf0EgBnfqYBgUEQuBDwdW+PseU5nNKlxbNewUQhjiRQlqWZS5k768m5kN/DlXNrenOF8CL
c1lAxIHaCavrzSrFEsid45mvp5AJMmobgZo5S3gytpJOCjDXiZp1rfFO2uMowKMOc+eADJPo3Rru
0ZzMtFSNR6Hwh4L/RVWXIvUiFcdSHFmwPVcy+OWGRaZYF47o8JybCbCjgnWN3arqL/Bp7PK8l935
aurkRsL+14F6NH7MPVW+WX9ClZ6uHsD9BWn/kQIiu605cJ1Q8TOdqRoClWHbNpi/0BgDtZ8JbDsP
iH6ZlVTu3eZqgutqHPWZ4RiL1AMDMkGkvroXib+RLJjuwOf5q0n8yiqJvGK+kW6ha5rMYvbUqeGc
Mp1NblWDr5IjjsLBd+khajbiNX+nCrmiewEk8ZtkUheSc2lOv+4xtVc1tD9BvovMYk8wUbaI1o6o
SCe0owCzShSMXLcRbqAYxK2E3P+wqRTtdAoncYR8vSmP6AGrDKKVNdvkX86++h+wjzfRf1Yxy5E1
Hdhf36RBV/d8dj8BGeNK1g6ejFfuQOtsniO19/JuPo4bNigtgUbV9Z9gaiunXsD80E/7vBGBBzTo
XgfxLRRzTsN449k9skI25mVGTtKnRIz1eMJ+S76KMOojrdIX1BkWKeQt1rq9tOiK38KTND9oltqR
PlmABezGcOOZogYEKw37CMXmAaykXXZtlI9Lp9ggAY7ftHkMN6jLmv44EN9dn0KV50UPIys2Ky7W
Co8rOV0sMPORhxALVjnfdqKKiBYaXNdMo2UESWBrnrAxBKH0cndc6Yq+n+PNaWM7ZwBiWsuBdkPj
prHqbvJ08eG0a6hV4j+AQ4DoBvhDrvPU9WzeU1ql75SaerrR10wodib95a1ilyHS6FFb7Ci1jZ3z
uFvAq61zwf3FaToLpc8yaG83PbSTY5u41bdGED9kd7P2oFTudDy2mRk71W+D5RT4ztjfHyqQleRI
euDiNMWHuoA77HXVK+vhoATil/aFARmAAQlEnvYWdWNG3zI1Tdcg+hJlUb2fDji9WB4Yc7HOeYl/
5/OSwXlkam3q9w3N2lLi199ZNKIh0MMUxgZ5tJo0qYP6xU0kOgMOPZa8i9E9V3jVkt7A29Q3hyL2
5Q1bOtZhnMxKFhUzwVce83SjJrNV8CWqATEUxLFpvQ64ZVbmKL9Y0nt5m8izd/e38ypnOGXRiOTV
j6jPEm5SPmcSiNJqkGAEefdGauO+sNuVQEKW54kBs6Vxx/RqMpBF5DoYEymxno1JXcWWS64eRilo
Req7uteyV2wb7A2ktJvxgphNBIYsgbWZDFoDTrziA5TkbB0SWsqMNwWlALDSX6hClCoZSREI3Bi6
HoQMMoXyjmiGrFwZZv/GHb/AsAhp0nmF35IccyR+uZhdVcSBv8PoFeXJJupl4avjkNfIHq7BhPvQ
EmOakaVp7gptRPxWTasQRAnAzMviz/d6mkGi6jK9keNFfgWv/NSMu90vpnpL/c6Jf/M2Nldt2SDs
ugzBseKwO7NilNWIcAghjK9POZP7mcElzXhK/vzrHpyjT2p8mLcaA+YkpXXvPZurETzY966QxTZu
X98L4nX+n3LurVPjOh24uZjDAK8sYGqpJlQwKFG+cLmYawL5huLxqOsYMnA746CJOEe0cJF9cRYs
W7Z429KF6rKo5Qoh59TPkpe8/lr7Goq81fQUO9qwscNq2BU2PhPS3ZgFtsPg48NrpbjGVU8y/srd
ONSNrcOKXAYpgPkEFDoBC5wBDrWZws603ESh017BT13ZFwWGwwBlEKJ8tCMFouO+4FaLV1qUlUrP
rPynuEwUiWcA0YFVFunIGgr1zZhu76lL7oJovEZ5AjW9vyACvQn/iMFukmDibSxqTDKKq7MYSQsi
cjbeAzQoF8ukg+flhRaC6lSBjUkH3doqCjZiNWMnAsKO72EktlyBHMt1yl0wtq4u70ZwaPQAC774
cu6MzmzHYAkWXclHsm6ANQtb33rtnE7unfYCKrCe4kYaa3z9OnjhwleqWB+r1ecSgW8cWW4wVo+0
s+YnEjDBdNMqr9YtliwGUkG+lLzyTjYBpj6p2Hx6hS+igawDvPRYJB5X+DngZit90KOqawY3+reT
YvdqA21FgS0kRwBmOL7yBKLPdKBW+GJ49CGCfMUa3Hum8Udysut700jDW8ckaNC6DysyYMne/5uk
2AztAZsrIMB8Rz0ec5LnzcTVS/ANiGfbF9OgN3nDbw3G6rdYF2Qxode9LVJf/U+XtsYtoILW5cmT
1GQEzBm2XN8Vp5ZSzQh8Xnae908zAvcIwuEEB7ekWxiy5UkIjjZStamSc/fZl52V+2+cUzZNFcut
OVacrg45UGTXfclnkZPlyOKKWdLeIGZkRiG9Janj1ckHccLZXAfSTqgwzBGU8buV9YbnKzP8kdH4
nUsqa7g3fQgtSg6cZSjeKbuSTKRATBuUcSafz3MkPIC2WX+6TrLEF7CPHYKlg8W/YAnPdd2GhuRR
H3XaMOFCjAPVKXLTzeN1c5cZDX0VT9KnploQQTydBRXRYpbgVoZ0FIszp4dKiuAkpE4W6itLpnfK
94m94PJK2SOXe56eg/tFUdy0j097YNMre6MpWfvYA+HFnfwk6lg96es1OAze8CucTGMK41foYTN2
GGhhXusLrbJeWdeBCgLmmvHfAKhWgJQQpMtCppN8tWWAYusixDgnXRIn5HpdPM4PzOBKHXt0SFBJ
stDsTbgAjZ+/ZxvTGhxNmPy9D9cr0hDRG4IDqNU/5gyRXTkX5XxvdBXQ0KYPh9yR31t2LcDETf9u
K0AYTZisB9LZKrYU5jnQEdD+TK98Ux7gQfn3iZkL3bPCdALMOei/L0uWdxV2gVVkcLh6u2+8eZqU
NyC50MGsv8xVVVTj29UkPilSKbcTCT7b7SL7pPYEzBWTGOH4EtOLPokp7eQenmqx4Mk6aPEGqnus
dRcS3Bh+YUrrIXmUlzz+Cqle44QyK779kNHWSYtSsUVAFalPrpiMO6QscpXdH3mA5/B5jLy8kqLQ
bZJWePgNxRMWCuzyh168g4AUpoHBNzXST7FPUsr1YKMD7fX7HRgSRzsOuhw90L+KWIuZ/PlFM+7N
cqUlz40op76EJq42w74FvreO/0TfbjQwIkA/kY8IieXlpaWr8o3eMLU10LMMpd8GJ4Q0zccBgK7h
489g9DEPGRsZ0UnD5YopsuFII7/+cjaPa5TKFk+J5+2LKxB7Uv96Ac7n7GAjjJcwGuhaGjwpOlvW
PNJAJGsHLRZ9w+JwE3TyYVopytvhDTL7iZl5iL1aJcdSGLsF9JtblB6lAqkqbfU+8ylpmimqf8r6
vaaQpB/G908pxY+PfMySjnPbJ7oGZEpVFCTLfnN+yHI2yJkdi+G9rIpVeirGHAtol5yJxKmJBgC7
l11G5YTNi9g57/7Y2JgKjVv4sdp85e3Yr3EwhaWjm4YlS1u9KR7H6rPH+26Yj2yJT2CAKi1J43EH
88c9xKUuzmYn+FjyoaQeQEVlGFU3p+zwYqCLEFvGCcOqJJMLSvCfpELJWXx+Np4+ArZtSiclmRuC
ImkpTZokgx9ivlD437phi3nXRbVZ2OMyl6KtJdbAUtstHG9LkEJ1dknhqHLSTVm1CUc+g/nU6p8B
HkhlgVprjeAY6WCCocuAdefiFRdpIZGfdwXaDVhOVQS77PpoAaCtlbhrbT2ciKDsKADqq08ciatW
GmvOOu157oKWUQv9M2+VgsdiYES5Pd1PesZfUFc4ySkCLZElsO3kHEnzcTkCkTHovygo8bwLUOWz
F9fwbT6vWD2c72ahLjvJeGJ7OEEjOuBoKHKZ8y4Cg04kdMdnLTPqOqCIG9eSyt3JLKCRFh9w0M1z
EzKhN8QELjZqYAC0AZHqw/z2QBbyt6G4AAAy5kqgsJWq1VKiffiQm6/MJa8c5dp/w1CtuJBSRPG3
U8jUUXmE9aj19YSsUXYV75g72SYqxRuEBziINx4C6Q8czdZAwUTnlfl/rZUhWjVTisFtbIV4Au5F
DamcMnYua/Ntiu85ywdzHy5CtuFIExA7y54j3jj3rVxJyJgcDcz4Nb8Q2Aq6sP/lK2lTeYTv0b9m
QS4FDG75KJ7fLKh6K0ObTsTqSlOve9rbBAOf+OZ03XiZFgnKliALMnREDpEQBPBsHxMl+4gxGz3o
vc8EbHhGLKtenkcB58LE52XT0ZzEsZUKDHlAoRSeMP1FSTGlZdeUuR4X0y+UmMDfOkUyHngB8cPS
9Ibhl4LEIWqKbiV8cNrW00IFHzAP5OO4hL7K91EY858W45q+JVitAAecSsMvf5CnR5g1PSpBBU4M
+d3FZdjICVQIh5CPPIO0KF+8mU6pRdhnVzyPE7tFLaMpGyFlzvtQIlO7E2+KFs2rR7K7tnjUivfe
ovJ7AWiL/sb884Pr971ETDymn1UbVxUF9v8tHyBlQJW/xfzDFq41Y7pktwMWSKhE3keK1Puvvjwc
mFqpyYAezRzPiC+T2gGqqxMqAxSkjZFujMURMS2LPEUVng9Fd3rFexx/1sbZHVyDEJ3rEV9DS8Ah
BwqDLdC6AFwum/u/vFQA3wilM8kPtFjHpEIgkX1W1PbI0PlZaxRlXngvOMFpwNUo6Q6jrGJ3/oCm
OIiYfKTcK9o7Yt02GVSBUi7Pia+q9RMDg8l+rCQeb2y7YMJkIzofIuNSBK85mWge/HjnjZ8inqxN
Q5ShRnFN+t138+v1N5K8ccxp8mVrV3jiafJlFSuU67/xDjkuDQCcMfDv/NZS7MSTaq3Ukw5Dh4g9
x+nQLDyOYz+OIzeTALN04utNOfAxQ0XRu1R5I8X6DOx09CTen/LJNEnEvTbUopwnSNAQeF8fER3k
QkFbLNJXwi6FO7QNyHHuYWgoQmZMiXbb8iLPU1uzb36y/rzGfqW4UyA2O7XGU3aF1RQyR2cSNQp4
3LZVHmM9d5DbNIu2uIVUl2PAJYxGW9piwmFkbd3Ksm3zGgdwekCjJNCXNb80MaaZLU9e5hGIg0Vd
CArtc/dH215KeLsBnw51O/rvZ+40Fd0ddwqSsubtJj3iwASaBLjrMhmGMPamXqRnk4JfcW2rtuIt
N3O0L4RMFhsweCkfYsZHFOA/bLTLFcyDXUl3F3Vi9bnOKWK6DCqQGRonjV3R9q8Nyzm4b7vra/SN
tYZSrnJh60kRgcp7e3N1ePVFaV/oo2+o+V1qHPMPW+mUs2zVqS5SvT+DzZlyo2Je8HyuqRzoRddY
CHylJYXcS3G+dvBF/NfAmIZbHEx/ImljVu3KpjWG/JfSxW7u5SsGKb5YhYts5TexxFwGEN/k2BuF
DASNRISepXwfuW3PGBwMlD5B8l6t/1RnuO4yNVPR57aOpKu/YvGh8nyqU298T0lRLwGrDWY2UAT7
7GT/KiycIR1s7gjNzuPdArPAkYNM+evcXzzaLbceTCm+VvKd5SOs0cH2NezVWAap4rCQLQE7bCM3
zAAGhdjVnWmi0C+8ZiC16G/asVVUNYvn6uKaWYw08x/lcoY1NOG9Wnjh++cKtL5YWWQdEukVf48B
5ej/hdpnwfyPnH5mWclM/kW4Qmc/dqrEn7YSnzYf3g==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
