* Z:\mnt\design.r\spice\examples\4227-1.asc
M쬞3 N002 N003 OUT OUT Si7386DP
M쬞1 N001 N007 IN1 IN1 Si7386DP
C1 IN1 N006 .1
R6 N001 N011 100K
R7 N001 N013 100K
R3 N004 N005 47
R2 N004 N003 10
C3 N005 0 .015
C6 0 N014 .1
C2 IN2 N008 .1
R5 N010 N001 137K
R4 0 N010 20K
C4 N010 0 .01
C5 N012 0 .1
C7 OUT 0 100
Rload OUT 0 1.7
V1 IN1 0 PWL(0 0 10u 0 +1u 11 +200m 11 +100m 13 +100m 13 +100m 11)
V2 IN2 0 PWL(0 0 10u 0 +1u 12)
R1 N002 N001 .006
M쬞2 N001 N009 IN2 IN2 Si7386DP
XU1 N002 N001 IN1 N012 0 IN2 N009 N008 MP_01 N013 N011 0 N014 0 N010 MP_02 OUT N004 N006 N007 LTC4227-1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 600m
.lib LTC4227-1.sub
.backanno
.end
