// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
// Version: 2021.1.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GIN_compute_graphs_load_weights_Pipeline_load_mlp_2_bias_load_mlp_2_bias_dim (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        node_mlp_2_bias_in,
        trunc_ln11,
        node_mlp_2_bias_V_0_address0,
        node_mlp_2_bias_V_0_ce0,
        node_mlp_2_bias_V_0_we0,
        node_mlp_2_bias_V_0_d0,
        node_mlp_2_bias_V_1_address0,
        node_mlp_2_bias_V_1_ce0,
        node_mlp_2_bias_V_1_we0,
        node_mlp_2_bias_V_1_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [63:0] m_axi_mem_AWADDR;
output  [0:0] m_axi_mem_AWID;
output  [31:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [0:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [1023:0] m_axi_mem_WDATA;
output  [127:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [0:0] m_axi_mem_WID;
output  [0:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [63:0] m_axi_mem_ARADDR;
output  [0:0] m_axi_mem_ARID;
output  [31:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [0:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [1023:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [0:0] m_axi_mem_RID;
input  [0:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [0:0] m_axi_mem_BID;
input  [0:0] m_axi_mem_BUSER;
input  [63:0] node_mlp_2_bias_in;
input  [6:0] trunc_ln11;
output  [7:0] node_mlp_2_bias_V_0_address0;
output   node_mlp_2_bias_V_0_ce0;
output   node_mlp_2_bias_V_0_we0;
output  [15:0] node_mlp_2_bias_V_0_d0;
output  [7:0] node_mlp_2_bias_V_1_address0;
output   node_mlp_2_bias_V_1_ce0;
output   node_mlp_2_bias_V_1_we0;
output  [15:0] node_mlp_2_bias_V_1_d0;

reg ap_idle;
reg m_axi_mem_ARVALID;
reg m_axi_mem_RREADY;
reg node_mlp_2_bias_V_0_ce0;
reg node_mlp_2_bias_V_0_we0;
reg node_mlp_2_bias_V_1_ce0;
reg node_mlp_2_bias_V_1_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    ap_enable_reg_pp0_iter73;
reg    ap_enable_reg_pp0_iter74;
reg    ap_enable_reg_pp0_iter75;
reg    ap_enable_reg_pp0_iter76;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
wire    ap_block_state49_pp0_stage0_iter48;
wire    ap_block_state50_pp0_stage0_iter49;
wire    ap_block_state51_pp0_stage0_iter50;
wire    ap_block_state52_pp0_stage0_iter51;
wire    ap_block_state53_pp0_stage0_iter52;
wire    ap_block_state54_pp0_stage0_iter53;
wire    ap_block_state55_pp0_stage0_iter54;
wire    ap_block_state56_pp0_stage0_iter55;
wire    ap_block_state57_pp0_stage0_iter56;
wire    ap_block_state58_pp0_stage0_iter57;
wire    ap_block_state59_pp0_stage0_iter58;
wire    ap_block_state60_pp0_stage0_iter59;
wire    ap_block_state61_pp0_stage0_iter60;
wire    ap_block_state62_pp0_stage0_iter61;
wire    ap_block_state63_pp0_stage0_iter62;
wire    ap_block_state64_pp0_stage0_iter63;
wire    ap_block_state65_pp0_stage0_iter64;
wire    ap_block_state66_pp0_stage0_iter65;
wire    ap_block_state67_pp0_stage0_iter66;
wire    ap_block_state68_pp0_stage0_iter67;
wire    ap_block_state69_pp0_stage0_iter68;
wire    ap_block_state70_pp0_stage0_iter69;
wire    ap_block_state71_pp0_stage0_iter70;
wire    ap_block_state72_pp0_stage0_iter71;
wire    ap_block_state73_pp0_stage0_iter72;
wire    ap_block_state74_pp0_stage0_iter73;
reg    ap_block_state75_pp0_stage0_iter74;
wire    ap_block_state76_pp0_stage0_iter75;
wire    ap_block_state77_pp0_stage0_iter76;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln27_fu_172_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    mem_blk_n_AR;
wire    ap_block_pp0_stage0;
reg    mem_blk_n_R;
reg    ap_block_pp0_stage0_11001;
wire   [6:0] select_ln27_fu_202_p3;
reg   [6:0] select_ln27_reg_397;
reg   [6:0] select_ln27_reg_397_pp0_iter1_reg;
wire   [0:0] trunc_ln31_fu_226_p1;
reg   [0:0] trunc_ln31_reg_412;
reg   [0:0] trunc_ln31_reg_412_pp0_iter1_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter2_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter3_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter4_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter5_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter6_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter7_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter8_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter9_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter10_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter11_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter12_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter13_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter14_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter15_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter16_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter17_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter18_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter19_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter20_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter21_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter22_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter23_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter24_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter25_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter26_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter27_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter28_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter29_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter30_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter31_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter32_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter33_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter34_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter35_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter36_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter37_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter38_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter39_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter40_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter41_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter42_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter43_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter44_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter45_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter46_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter47_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter48_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter49_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter50_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter51_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter52_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter53_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter54_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter55_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter56_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter57_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter58_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter59_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter60_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter61_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter62_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter63_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter64_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter65_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter66_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter67_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter68_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter69_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter70_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter71_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter72_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter73_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter74_reg;
reg   [0:0] trunc_ln31_reg_412_pp0_iter75_reg;
reg   [5:0] lshr_ln31_1_reg_416;
reg   [5:0] lshr_ln31_1_reg_416_pp0_iter1_reg;
wire   [7:0] grp_fu_344_p3;
reg   [7:0] add_ln31_3_reg_431;
reg   [7:0] add_ln31_3_reg_431_pp0_iter4_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter5_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter6_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter7_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter8_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter9_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter10_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter11_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter12_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter13_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter14_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter15_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter16_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter17_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter18_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter19_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter20_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter21_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter22_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter23_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter24_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter25_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter26_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter27_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter28_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter29_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter30_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter31_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter32_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter33_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter34_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter35_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter36_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter37_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter38_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter39_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter40_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter41_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter42_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter43_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter44_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter45_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter46_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter47_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter48_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter49_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter50_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter51_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter52_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter53_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter54_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter55_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter56_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter57_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter58_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter59_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter60_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter61_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter62_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter63_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter64_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter65_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter66_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter67_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter68_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter69_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter70_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter71_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter72_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter73_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter74_reg;
reg   [7:0] add_ln31_3_reg_431_pp0_iter75_reg;
wire   [5:0] trunc_ln31_1_fu_278_p1;
reg   [5:0] trunc_ln31_1_reg_436;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter4_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter5_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter6_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter7_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter8_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter9_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter10_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter11_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter12_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter13_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter14_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter15_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter16_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter17_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter18_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter19_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter20_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter21_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter22_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter23_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter24_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter25_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter26_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter27_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter28_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter29_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter30_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter31_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter32_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter33_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter34_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter35_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter36_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter37_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter38_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter39_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter40_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter41_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter42_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter43_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter44_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter45_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter46_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter47_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter48_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter49_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter50_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter51_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter52_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter53_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter54_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter55_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter56_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter57_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter58_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter59_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter60_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter61_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter62_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter63_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter64_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter65_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter66_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter67_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter68_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter69_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter70_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter71_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter72_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter73_reg;
reg   [5:0] trunc_ln31_1_reg_436_pp0_iter74_reg;
reg   [56:0] trunc_ln31_4_reg_441;
reg   [1023:0] mem_addr_read_reg_452;
wire   [15:0] trunc_ln31_2_fu_335_p1;
reg   [15:0] trunc_ln31_2_reg_457;
wire   [63:0] zext_ln31_5_fu_339_p1;
wire  signed [63:0] sext_ln31_fu_296_p1;
reg   [6:0] dim_fu_92;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_dim_load;
wire   [6:0] add_ln29_fu_240_p2;
reg   [2:0] l_fu_96;
reg   [2:0] ap_sig_allocacmp_l_load;
wire   [2:0] select_ln27_1_fu_210_p3;
reg   [8:0] indvar_flatten207_fu_100;
reg   [8:0] ap_sig_allocacmp_indvar_flatten207_load;
wire   [8:0] add_ln27_1_fu_178_p2;
wire   [0:0] icmp_ln29_fu_196_p2;
wire   [2:0] add_ln27_fu_190_p2;
wire   [8:0] grp_fu_352_p3;
wire   [9:0] shl_ln_fu_267_p3;
wire   [63:0] zext_ln31_1_fu_274_p1;
wire   [63:0] add_ln31_1_fu_281_p2;
wire   [6:0] trunc_ln31_3_fu_306_p3;
wire   [6:0] add_ln31_2_fu_313_p2;
wire   [9:0] shl_ln31_1_fu_318_p3;
wire   [1023:0] zext_ln31_2_fu_326_p1;
wire   [1023:0] lshr_ln31_fu_330_p2;
wire   [2:0] grp_fu_344_p0;
wire   [5:0] grp_fu_344_p1;
wire   [5:0] grp_fu_344_p2;
wire   [2:0] grp_fu_352_p0;
wire   [6:0] grp_fu_352_p1;
wire   [6:0] grp_fu_352_p2;
reg    grp_fu_344_ce;
reg    grp_fu_352_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_loop_exit_ready_pp0_iter53_reg;
reg    ap_loop_exit_ready_pp0_iter54_reg;
reg    ap_loop_exit_ready_pp0_iter55_reg;
reg    ap_loop_exit_ready_pp0_iter56_reg;
reg    ap_loop_exit_ready_pp0_iter57_reg;
reg    ap_loop_exit_ready_pp0_iter58_reg;
reg    ap_loop_exit_ready_pp0_iter59_reg;
reg    ap_loop_exit_ready_pp0_iter60_reg;
reg    ap_loop_exit_ready_pp0_iter61_reg;
reg    ap_loop_exit_ready_pp0_iter62_reg;
reg    ap_loop_exit_ready_pp0_iter63_reg;
reg    ap_loop_exit_ready_pp0_iter64_reg;
reg    ap_loop_exit_ready_pp0_iter65_reg;
reg    ap_loop_exit_ready_pp0_iter66_reg;
reg    ap_loop_exit_ready_pp0_iter67_reg;
reg    ap_loop_exit_ready_pp0_iter68_reg;
reg    ap_loop_exit_ready_pp0_iter69_reg;
reg    ap_loop_exit_ready_pp0_iter70_reg;
reg    ap_loop_exit_ready_pp0_iter71_reg;
reg    ap_loop_exit_ready_pp0_iter72_reg;
reg    ap_loop_exit_ready_pp0_iter73_reg;
reg    ap_loop_exit_ready_pp0_iter74_reg;
reg    ap_loop_exit_ready_pp0_iter75_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [7:0] grp_fu_344_p00;
wire   [7:0] grp_fu_344_p20;
wire   [8:0] grp_fu_352_p00;
wire   [8:0] grp_fu_352_p20;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_enable_reg_pp0_iter73 = 1'b0;
#0 ap_enable_reg_pp0_iter74 = 1'b0;
#0 ap_enable_reg_pp0_iter75 = 1'b0;
#0 ap_enable_reg_pp0_iter76 = 1'b0;
#0 ap_done_reg = 1'b0;
end

GIN_compute_graphs_mac_muladd_3ns_6ns_6ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
mac_muladd_3ns_6ns_6ns_8_4_1_U206(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_344_p0),
    .din1(grp_fu_344_p1),
    .din2(grp_fu_344_p2),
    .ce(grp_fu_344_ce),
    .dout(grp_fu_344_p3)
);

GIN_compute_graphs_mac_muladd_3ns_7ns_7ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
mac_muladd_3ns_7ns_7ns_9_4_1_U207(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_352_p0),
    .din1(grp_fu_352_p1),
    .din2(grp_fu_352_p2),
    .ce(grp_fu_352_ce),
    .dout(grp_fu_352_p3)
);

GIN_compute_graphs_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter75_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter73 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter74 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter75 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter76 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter76 <= ap_enable_reg_pp0_iter75;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln27_fu_172_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            dim_fu_92 <= add_ln29_fu_240_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            dim_fu_92 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln27_fu_172_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten207_fu_100 <= add_ln27_1_fu_178_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten207_fu_100 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln27_fu_172_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            l_fu_96 <= select_ln27_1_fu_210_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            l_fu_96 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        add_ln31_3_reg_431 <= grp_fu_344_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln31_3_reg_431_pp0_iter10_reg <= add_ln31_3_reg_431_pp0_iter9_reg;
        add_ln31_3_reg_431_pp0_iter11_reg <= add_ln31_3_reg_431_pp0_iter10_reg;
        add_ln31_3_reg_431_pp0_iter12_reg <= add_ln31_3_reg_431_pp0_iter11_reg;
        add_ln31_3_reg_431_pp0_iter13_reg <= add_ln31_3_reg_431_pp0_iter12_reg;
        add_ln31_3_reg_431_pp0_iter14_reg <= add_ln31_3_reg_431_pp0_iter13_reg;
        add_ln31_3_reg_431_pp0_iter15_reg <= add_ln31_3_reg_431_pp0_iter14_reg;
        add_ln31_3_reg_431_pp0_iter16_reg <= add_ln31_3_reg_431_pp0_iter15_reg;
        add_ln31_3_reg_431_pp0_iter17_reg <= add_ln31_3_reg_431_pp0_iter16_reg;
        add_ln31_3_reg_431_pp0_iter18_reg <= add_ln31_3_reg_431_pp0_iter17_reg;
        add_ln31_3_reg_431_pp0_iter19_reg <= add_ln31_3_reg_431_pp0_iter18_reg;
        add_ln31_3_reg_431_pp0_iter20_reg <= add_ln31_3_reg_431_pp0_iter19_reg;
        add_ln31_3_reg_431_pp0_iter21_reg <= add_ln31_3_reg_431_pp0_iter20_reg;
        add_ln31_3_reg_431_pp0_iter22_reg <= add_ln31_3_reg_431_pp0_iter21_reg;
        add_ln31_3_reg_431_pp0_iter23_reg <= add_ln31_3_reg_431_pp0_iter22_reg;
        add_ln31_3_reg_431_pp0_iter24_reg <= add_ln31_3_reg_431_pp0_iter23_reg;
        add_ln31_3_reg_431_pp0_iter25_reg <= add_ln31_3_reg_431_pp0_iter24_reg;
        add_ln31_3_reg_431_pp0_iter26_reg <= add_ln31_3_reg_431_pp0_iter25_reg;
        add_ln31_3_reg_431_pp0_iter27_reg <= add_ln31_3_reg_431_pp0_iter26_reg;
        add_ln31_3_reg_431_pp0_iter28_reg <= add_ln31_3_reg_431_pp0_iter27_reg;
        add_ln31_3_reg_431_pp0_iter29_reg <= add_ln31_3_reg_431_pp0_iter28_reg;
        add_ln31_3_reg_431_pp0_iter30_reg <= add_ln31_3_reg_431_pp0_iter29_reg;
        add_ln31_3_reg_431_pp0_iter31_reg <= add_ln31_3_reg_431_pp0_iter30_reg;
        add_ln31_3_reg_431_pp0_iter32_reg <= add_ln31_3_reg_431_pp0_iter31_reg;
        add_ln31_3_reg_431_pp0_iter33_reg <= add_ln31_3_reg_431_pp0_iter32_reg;
        add_ln31_3_reg_431_pp0_iter34_reg <= add_ln31_3_reg_431_pp0_iter33_reg;
        add_ln31_3_reg_431_pp0_iter35_reg <= add_ln31_3_reg_431_pp0_iter34_reg;
        add_ln31_3_reg_431_pp0_iter36_reg <= add_ln31_3_reg_431_pp0_iter35_reg;
        add_ln31_3_reg_431_pp0_iter37_reg <= add_ln31_3_reg_431_pp0_iter36_reg;
        add_ln31_3_reg_431_pp0_iter38_reg <= add_ln31_3_reg_431_pp0_iter37_reg;
        add_ln31_3_reg_431_pp0_iter39_reg <= add_ln31_3_reg_431_pp0_iter38_reg;
        add_ln31_3_reg_431_pp0_iter40_reg <= add_ln31_3_reg_431_pp0_iter39_reg;
        add_ln31_3_reg_431_pp0_iter41_reg <= add_ln31_3_reg_431_pp0_iter40_reg;
        add_ln31_3_reg_431_pp0_iter42_reg <= add_ln31_3_reg_431_pp0_iter41_reg;
        add_ln31_3_reg_431_pp0_iter43_reg <= add_ln31_3_reg_431_pp0_iter42_reg;
        add_ln31_3_reg_431_pp0_iter44_reg <= add_ln31_3_reg_431_pp0_iter43_reg;
        add_ln31_3_reg_431_pp0_iter45_reg <= add_ln31_3_reg_431_pp0_iter44_reg;
        add_ln31_3_reg_431_pp0_iter46_reg <= add_ln31_3_reg_431_pp0_iter45_reg;
        add_ln31_3_reg_431_pp0_iter47_reg <= add_ln31_3_reg_431_pp0_iter46_reg;
        add_ln31_3_reg_431_pp0_iter48_reg <= add_ln31_3_reg_431_pp0_iter47_reg;
        add_ln31_3_reg_431_pp0_iter49_reg <= add_ln31_3_reg_431_pp0_iter48_reg;
        add_ln31_3_reg_431_pp0_iter4_reg <= add_ln31_3_reg_431;
        add_ln31_3_reg_431_pp0_iter50_reg <= add_ln31_3_reg_431_pp0_iter49_reg;
        add_ln31_3_reg_431_pp0_iter51_reg <= add_ln31_3_reg_431_pp0_iter50_reg;
        add_ln31_3_reg_431_pp0_iter52_reg <= add_ln31_3_reg_431_pp0_iter51_reg;
        add_ln31_3_reg_431_pp0_iter53_reg <= add_ln31_3_reg_431_pp0_iter52_reg;
        add_ln31_3_reg_431_pp0_iter54_reg <= add_ln31_3_reg_431_pp0_iter53_reg;
        add_ln31_3_reg_431_pp0_iter55_reg <= add_ln31_3_reg_431_pp0_iter54_reg;
        add_ln31_3_reg_431_pp0_iter56_reg <= add_ln31_3_reg_431_pp0_iter55_reg;
        add_ln31_3_reg_431_pp0_iter57_reg <= add_ln31_3_reg_431_pp0_iter56_reg;
        add_ln31_3_reg_431_pp0_iter58_reg <= add_ln31_3_reg_431_pp0_iter57_reg;
        add_ln31_3_reg_431_pp0_iter59_reg <= add_ln31_3_reg_431_pp0_iter58_reg;
        add_ln31_3_reg_431_pp0_iter5_reg <= add_ln31_3_reg_431_pp0_iter4_reg;
        add_ln31_3_reg_431_pp0_iter60_reg <= add_ln31_3_reg_431_pp0_iter59_reg;
        add_ln31_3_reg_431_pp0_iter61_reg <= add_ln31_3_reg_431_pp0_iter60_reg;
        add_ln31_3_reg_431_pp0_iter62_reg <= add_ln31_3_reg_431_pp0_iter61_reg;
        add_ln31_3_reg_431_pp0_iter63_reg <= add_ln31_3_reg_431_pp0_iter62_reg;
        add_ln31_3_reg_431_pp0_iter64_reg <= add_ln31_3_reg_431_pp0_iter63_reg;
        add_ln31_3_reg_431_pp0_iter65_reg <= add_ln31_3_reg_431_pp0_iter64_reg;
        add_ln31_3_reg_431_pp0_iter66_reg <= add_ln31_3_reg_431_pp0_iter65_reg;
        add_ln31_3_reg_431_pp0_iter67_reg <= add_ln31_3_reg_431_pp0_iter66_reg;
        add_ln31_3_reg_431_pp0_iter68_reg <= add_ln31_3_reg_431_pp0_iter67_reg;
        add_ln31_3_reg_431_pp0_iter69_reg <= add_ln31_3_reg_431_pp0_iter68_reg;
        add_ln31_3_reg_431_pp0_iter6_reg <= add_ln31_3_reg_431_pp0_iter5_reg;
        add_ln31_3_reg_431_pp0_iter70_reg <= add_ln31_3_reg_431_pp0_iter69_reg;
        add_ln31_3_reg_431_pp0_iter71_reg <= add_ln31_3_reg_431_pp0_iter70_reg;
        add_ln31_3_reg_431_pp0_iter72_reg <= add_ln31_3_reg_431_pp0_iter71_reg;
        add_ln31_3_reg_431_pp0_iter73_reg <= add_ln31_3_reg_431_pp0_iter72_reg;
        add_ln31_3_reg_431_pp0_iter74_reg <= add_ln31_3_reg_431_pp0_iter73_reg;
        add_ln31_3_reg_431_pp0_iter75_reg <= add_ln31_3_reg_431_pp0_iter74_reg;
        add_ln31_3_reg_431_pp0_iter7_reg <= add_ln31_3_reg_431_pp0_iter6_reg;
        add_ln31_3_reg_431_pp0_iter8_reg <= add_ln31_3_reg_431_pp0_iter7_reg;
        add_ln31_3_reg_431_pp0_iter9_reg <= add_ln31_3_reg_431_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
        ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
        ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
        ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
        ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
        ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
        ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
        ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
        ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
        ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
        ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
        ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
        ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
        ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
        ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
        ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
        ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
        ap_loop_exit_ready_pp0_iter72_reg <= ap_loop_exit_ready_pp0_iter71_reg;
        ap_loop_exit_ready_pp0_iter73_reg <= ap_loop_exit_ready_pp0_iter72_reg;
        ap_loop_exit_ready_pp0_iter74_reg <= ap_loop_exit_ready_pp0_iter73_reg;
        ap_loop_exit_ready_pp0_iter75_reg <= ap_loop_exit_ready_pp0_iter74_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        mem_addr_read_reg_452 <= m_axi_mem_RDATA;
        trunc_ln31_1_reg_436 <= trunc_ln31_1_fu_278_p1;
        trunc_ln31_1_reg_436_pp0_iter10_reg <= trunc_ln31_1_reg_436_pp0_iter9_reg;
        trunc_ln31_1_reg_436_pp0_iter11_reg <= trunc_ln31_1_reg_436_pp0_iter10_reg;
        trunc_ln31_1_reg_436_pp0_iter12_reg <= trunc_ln31_1_reg_436_pp0_iter11_reg;
        trunc_ln31_1_reg_436_pp0_iter13_reg <= trunc_ln31_1_reg_436_pp0_iter12_reg;
        trunc_ln31_1_reg_436_pp0_iter14_reg <= trunc_ln31_1_reg_436_pp0_iter13_reg;
        trunc_ln31_1_reg_436_pp0_iter15_reg <= trunc_ln31_1_reg_436_pp0_iter14_reg;
        trunc_ln31_1_reg_436_pp0_iter16_reg <= trunc_ln31_1_reg_436_pp0_iter15_reg;
        trunc_ln31_1_reg_436_pp0_iter17_reg <= trunc_ln31_1_reg_436_pp0_iter16_reg;
        trunc_ln31_1_reg_436_pp0_iter18_reg <= trunc_ln31_1_reg_436_pp0_iter17_reg;
        trunc_ln31_1_reg_436_pp0_iter19_reg <= trunc_ln31_1_reg_436_pp0_iter18_reg;
        trunc_ln31_1_reg_436_pp0_iter20_reg <= trunc_ln31_1_reg_436_pp0_iter19_reg;
        trunc_ln31_1_reg_436_pp0_iter21_reg <= trunc_ln31_1_reg_436_pp0_iter20_reg;
        trunc_ln31_1_reg_436_pp0_iter22_reg <= trunc_ln31_1_reg_436_pp0_iter21_reg;
        trunc_ln31_1_reg_436_pp0_iter23_reg <= trunc_ln31_1_reg_436_pp0_iter22_reg;
        trunc_ln31_1_reg_436_pp0_iter24_reg <= trunc_ln31_1_reg_436_pp0_iter23_reg;
        trunc_ln31_1_reg_436_pp0_iter25_reg <= trunc_ln31_1_reg_436_pp0_iter24_reg;
        trunc_ln31_1_reg_436_pp0_iter26_reg <= trunc_ln31_1_reg_436_pp0_iter25_reg;
        trunc_ln31_1_reg_436_pp0_iter27_reg <= trunc_ln31_1_reg_436_pp0_iter26_reg;
        trunc_ln31_1_reg_436_pp0_iter28_reg <= trunc_ln31_1_reg_436_pp0_iter27_reg;
        trunc_ln31_1_reg_436_pp0_iter29_reg <= trunc_ln31_1_reg_436_pp0_iter28_reg;
        trunc_ln31_1_reg_436_pp0_iter30_reg <= trunc_ln31_1_reg_436_pp0_iter29_reg;
        trunc_ln31_1_reg_436_pp0_iter31_reg <= trunc_ln31_1_reg_436_pp0_iter30_reg;
        trunc_ln31_1_reg_436_pp0_iter32_reg <= trunc_ln31_1_reg_436_pp0_iter31_reg;
        trunc_ln31_1_reg_436_pp0_iter33_reg <= trunc_ln31_1_reg_436_pp0_iter32_reg;
        trunc_ln31_1_reg_436_pp0_iter34_reg <= trunc_ln31_1_reg_436_pp0_iter33_reg;
        trunc_ln31_1_reg_436_pp0_iter35_reg <= trunc_ln31_1_reg_436_pp0_iter34_reg;
        trunc_ln31_1_reg_436_pp0_iter36_reg <= trunc_ln31_1_reg_436_pp0_iter35_reg;
        trunc_ln31_1_reg_436_pp0_iter37_reg <= trunc_ln31_1_reg_436_pp0_iter36_reg;
        trunc_ln31_1_reg_436_pp0_iter38_reg <= trunc_ln31_1_reg_436_pp0_iter37_reg;
        trunc_ln31_1_reg_436_pp0_iter39_reg <= trunc_ln31_1_reg_436_pp0_iter38_reg;
        trunc_ln31_1_reg_436_pp0_iter40_reg <= trunc_ln31_1_reg_436_pp0_iter39_reg;
        trunc_ln31_1_reg_436_pp0_iter41_reg <= trunc_ln31_1_reg_436_pp0_iter40_reg;
        trunc_ln31_1_reg_436_pp0_iter42_reg <= trunc_ln31_1_reg_436_pp0_iter41_reg;
        trunc_ln31_1_reg_436_pp0_iter43_reg <= trunc_ln31_1_reg_436_pp0_iter42_reg;
        trunc_ln31_1_reg_436_pp0_iter44_reg <= trunc_ln31_1_reg_436_pp0_iter43_reg;
        trunc_ln31_1_reg_436_pp0_iter45_reg <= trunc_ln31_1_reg_436_pp0_iter44_reg;
        trunc_ln31_1_reg_436_pp0_iter46_reg <= trunc_ln31_1_reg_436_pp0_iter45_reg;
        trunc_ln31_1_reg_436_pp0_iter47_reg <= trunc_ln31_1_reg_436_pp0_iter46_reg;
        trunc_ln31_1_reg_436_pp0_iter48_reg <= trunc_ln31_1_reg_436_pp0_iter47_reg;
        trunc_ln31_1_reg_436_pp0_iter49_reg <= trunc_ln31_1_reg_436_pp0_iter48_reg;
        trunc_ln31_1_reg_436_pp0_iter4_reg <= trunc_ln31_1_reg_436;
        trunc_ln31_1_reg_436_pp0_iter50_reg <= trunc_ln31_1_reg_436_pp0_iter49_reg;
        trunc_ln31_1_reg_436_pp0_iter51_reg <= trunc_ln31_1_reg_436_pp0_iter50_reg;
        trunc_ln31_1_reg_436_pp0_iter52_reg <= trunc_ln31_1_reg_436_pp0_iter51_reg;
        trunc_ln31_1_reg_436_pp0_iter53_reg <= trunc_ln31_1_reg_436_pp0_iter52_reg;
        trunc_ln31_1_reg_436_pp0_iter54_reg <= trunc_ln31_1_reg_436_pp0_iter53_reg;
        trunc_ln31_1_reg_436_pp0_iter55_reg <= trunc_ln31_1_reg_436_pp0_iter54_reg;
        trunc_ln31_1_reg_436_pp0_iter56_reg <= trunc_ln31_1_reg_436_pp0_iter55_reg;
        trunc_ln31_1_reg_436_pp0_iter57_reg <= trunc_ln31_1_reg_436_pp0_iter56_reg;
        trunc_ln31_1_reg_436_pp0_iter58_reg <= trunc_ln31_1_reg_436_pp0_iter57_reg;
        trunc_ln31_1_reg_436_pp0_iter59_reg <= trunc_ln31_1_reg_436_pp0_iter58_reg;
        trunc_ln31_1_reg_436_pp0_iter5_reg <= trunc_ln31_1_reg_436_pp0_iter4_reg;
        trunc_ln31_1_reg_436_pp0_iter60_reg <= trunc_ln31_1_reg_436_pp0_iter59_reg;
        trunc_ln31_1_reg_436_pp0_iter61_reg <= trunc_ln31_1_reg_436_pp0_iter60_reg;
        trunc_ln31_1_reg_436_pp0_iter62_reg <= trunc_ln31_1_reg_436_pp0_iter61_reg;
        trunc_ln31_1_reg_436_pp0_iter63_reg <= trunc_ln31_1_reg_436_pp0_iter62_reg;
        trunc_ln31_1_reg_436_pp0_iter64_reg <= trunc_ln31_1_reg_436_pp0_iter63_reg;
        trunc_ln31_1_reg_436_pp0_iter65_reg <= trunc_ln31_1_reg_436_pp0_iter64_reg;
        trunc_ln31_1_reg_436_pp0_iter66_reg <= trunc_ln31_1_reg_436_pp0_iter65_reg;
        trunc_ln31_1_reg_436_pp0_iter67_reg <= trunc_ln31_1_reg_436_pp0_iter66_reg;
        trunc_ln31_1_reg_436_pp0_iter68_reg <= trunc_ln31_1_reg_436_pp0_iter67_reg;
        trunc_ln31_1_reg_436_pp0_iter69_reg <= trunc_ln31_1_reg_436_pp0_iter68_reg;
        trunc_ln31_1_reg_436_pp0_iter6_reg <= trunc_ln31_1_reg_436_pp0_iter5_reg;
        trunc_ln31_1_reg_436_pp0_iter70_reg <= trunc_ln31_1_reg_436_pp0_iter69_reg;
        trunc_ln31_1_reg_436_pp0_iter71_reg <= trunc_ln31_1_reg_436_pp0_iter70_reg;
        trunc_ln31_1_reg_436_pp0_iter72_reg <= trunc_ln31_1_reg_436_pp0_iter71_reg;
        trunc_ln31_1_reg_436_pp0_iter73_reg <= trunc_ln31_1_reg_436_pp0_iter72_reg;
        trunc_ln31_1_reg_436_pp0_iter74_reg <= trunc_ln31_1_reg_436_pp0_iter73_reg;
        trunc_ln31_1_reg_436_pp0_iter7_reg <= trunc_ln31_1_reg_436_pp0_iter6_reg;
        trunc_ln31_1_reg_436_pp0_iter8_reg <= trunc_ln31_1_reg_436_pp0_iter7_reg;
        trunc_ln31_1_reg_436_pp0_iter9_reg <= trunc_ln31_1_reg_436_pp0_iter8_reg;
        trunc_ln31_2_reg_457 <= trunc_ln31_2_fu_335_p1;
        trunc_ln31_4_reg_441 <= {{add_ln31_1_fu_281_p2[63:7]}};
        trunc_ln31_reg_412_pp0_iter10_reg <= trunc_ln31_reg_412_pp0_iter9_reg;
        trunc_ln31_reg_412_pp0_iter11_reg <= trunc_ln31_reg_412_pp0_iter10_reg;
        trunc_ln31_reg_412_pp0_iter12_reg <= trunc_ln31_reg_412_pp0_iter11_reg;
        trunc_ln31_reg_412_pp0_iter13_reg <= trunc_ln31_reg_412_pp0_iter12_reg;
        trunc_ln31_reg_412_pp0_iter14_reg <= trunc_ln31_reg_412_pp0_iter13_reg;
        trunc_ln31_reg_412_pp0_iter15_reg <= trunc_ln31_reg_412_pp0_iter14_reg;
        trunc_ln31_reg_412_pp0_iter16_reg <= trunc_ln31_reg_412_pp0_iter15_reg;
        trunc_ln31_reg_412_pp0_iter17_reg <= trunc_ln31_reg_412_pp0_iter16_reg;
        trunc_ln31_reg_412_pp0_iter18_reg <= trunc_ln31_reg_412_pp0_iter17_reg;
        trunc_ln31_reg_412_pp0_iter19_reg <= trunc_ln31_reg_412_pp0_iter18_reg;
        trunc_ln31_reg_412_pp0_iter20_reg <= trunc_ln31_reg_412_pp0_iter19_reg;
        trunc_ln31_reg_412_pp0_iter21_reg <= trunc_ln31_reg_412_pp0_iter20_reg;
        trunc_ln31_reg_412_pp0_iter22_reg <= trunc_ln31_reg_412_pp0_iter21_reg;
        trunc_ln31_reg_412_pp0_iter23_reg <= trunc_ln31_reg_412_pp0_iter22_reg;
        trunc_ln31_reg_412_pp0_iter24_reg <= trunc_ln31_reg_412_pp0_iter23_reg;
        trunc_ln31_reg_412_pp0_iter25_reg <= trunc_ln31_reg_412_pp0_iter24_reg;
        trunc_ln31_reg_412_pp0_iter26_reg <= trunc_ln31_reg_412_pp0_iter25_reg;
        trunc_ln31_reg_412_pp0_iter27_reg <= trunc_ln31_reg_412_pp0_iter26_reg;
        trunc_ln31_reg_412_pp0_iter28_reg <= trunc_ln31_reg_412_pp0_iter27_reg;
        trunc_ln31_reg_412_pp0_iter29_reg <= trunc_ln31_reg_412_pp0_iter28_reg;
        trunc_ln31_reg_412_pp0_iter2_reg <= trunc_ln31_reg_412_pp0_iter1_reg;
        trunc_ln31_reg_412_pp0_iter30_reg <= trunc_ln31_reg_412_pp0_iter29_reg;
        trunc_ln31_reg_412_pp0_iter31_reg <= trunc_ln31_reg_412_pp0_iter30_reg;
        trunc_ln31_reg_412_pp0_iter32_reg <= trunc_ln31_reg_412_pp0_iter31_reg;
        trunc_ln31_reg_412_pp0_iter33_reg <= trunc_ln31_reg_412_pp0_iter32_reg;
        trunc_ln31_reg_412_pp0_iter34_reg <= trunc_ln31_reg_412_pp0_iter33_reg;
        trunc_ln31_reg_412_pp0_iter35_reg <= trunc_ln31_reg_412_pp0_iter34_reg;
        trunc_ln31_reg_412_pp0_iter36_reg <= trunc_ln31_reg_412_pp0_iter35_reg;
        trunc_ln31_reg_412_pp0_iter37_reg <= trunc_ln31_reg_412_pp0_iter36_reg;
        trunc_ln31_reg_412_pp0_iter38_reg <= trunc_ln31_reg_412_pp0_iter37_reg;
        trunc_ln31_reg_412_pp0_iter39_reg <= trunc_ln31_reg_412_pp0_iter38_reg;
        trunc_ln31_reg_412_pp0_iter3_reg <= trunc_ln31_reg_412_pp0_iter2_reg;
        trunc_ln31_reg_412_pp0_iter40_reg <= trunc_ln31_reg_412_pp0_iter39_reg;
        trunc_ln31_reg_412_pp0_iter41_reg <= trunc_ln31_reg_412_pp0_iter40_reg;
        trunc_ln31_reg_412_pp0_iter42_reg <= trunc_ln31_reg_412_pp0_iter41_reg;
        trunc_ln31_reg_412_pp0_iter43_reg <= trunc_ln31_reg_412_pp0_iter42_reg;
        trunc_ln31_reg_412_pp0_iter44_reg <= trunc_ln31_reg_412_pp0_iter43_reg;
        trunc_ln31_reg_412_pp0_iter45_reg <= trunc_ln31_reg_412_pp0_iter44_reg;
        trunc_ln31_reg_412_pp0_iter46_reg <= trunc_ln31_reg_412_pp0_iter45_reg;
        trunc_ln31_reg_412_pp0_iter47_reg <= trunc_ln31_reg_412_pp0_iter46_reg;
        trunc_ln31_reg_412_pp0_iter48_reg <= trunc_ln31_reg_412_pp0_iter47_reg;
        trunc_ln31_reg_412_pp0_iter49_reg <= trunc_ln31_reg_412_pp0_iter48_reg;
        trunc_ln31_reg_412_pp0_iter4_reg <= trunc_ln31_reg_412_pp0_iter3_reg;
        trunc_ln31_reg_412_pp0_iter50_reg <= trunc_ln31_reg_412_pp0_iter49_reg;
        trunc_ln31_reg_412_pp0_iter51_reg <= trunc_ln31_reg_412_pp0_iter50_reg;
        trunc_ln31_reg_412_pp0_iter52_reg <= trunc_ln31_reg_412_pp0_iter51_reg;
        trunc_ln31_reg_412_pp0_iter53_reg <= trunc_ln31_reg_412_pp0_iter52_reg;
        trunc_ln31_reg_412_pp0_iter54_reg <= trunc_ln31_reg_412_pp0_iter53_reg;
        trunc_ln31_reg_412_pp0_iter55_reg <= trunc_ln31_reg_412_pp0_iter54_reg;
        trunc_ln31_reg_412_pp0_iter56_reg <= trunc_ln31_reg_412_pp0_iter55_reg;
        trunc_ln31_reg_412_pp0_iter57_reg <= trunc_ln31_reg_412_pp0_iter56_reg;
        trunc_ln31_reg_412_pp0_iter58_reg <= trunc_ln31_reg_412_pp0_iter57_reg;
        trunc_ln31_reg_412_pp0_iter59_reg <= trunc_ln31_reg_412_pp0_iter58_reg;
        trunc_ln31_reg_412_pp0_iter5_reg <= trunc_ln31_reg_412_pp0_iter4_reg;
        trunc_ln31_reg_412_pp0_iter60_reg <= trunc_ln31_reg_412_pp0_iter59_reg;
        trunc_ln31_reg_412_pp0_iter61_reg <= trunc_ln31_reg_412_pp0_iter60_reg;
        trunc_ln31_reg_412_pp0_iter62_reg <= trunc_ln31_reg_412_pp0_iter61_reg;
        trunc_ln31_reg_412_pp0_iter63_reg <= trunc_ln31_reg_412_pp0_iter62_reg;
        trunc_ln31_reg_412_pp0_iter64_reg <= trunc_ln31_reg_412_pp0_iter63_reg;
        trunc_ln31_reg_412_pp0_iter65_reg <= trunc_ln31_reg_412_pp0_iter64_reg;
        trunc_ln31_reg_412_pp0_iter66_reg <= trunc_ln31_reg_412_pp0_iter65_reg;
        trunc_ln31_reg_412_pp0_iter67_reg <= trunc_ln31_reg_412_pp0_iter66_reg;
        trunc_ln31_reg_412_pp0_iter68_reg <= trunc_ln31_reg_412_pp0_iter67_reg;
        trunc_ln31_reg_412_pp0_iter69_reg <= trunc_ln31_reg_412_pp0_iter68_reg;
        trunc_ln31_reg_412_pp0_iter6_reg <= trunc_ln31_reg_412_pp0_iter5_reg;
        trunc_ln31_reg_412_pp0_iter70_reg <= trunc_ln31_reg_412_pp0_iter69_reg;
        trunc_ln31_reg_412_pp0_iter71_reg <= trunc_ln31_reg_412_pp0_iter70_reg;
        trunc_ln31_reg_412_pp0_iter72_reg <= trunc_ln31_reg_412_pp0_iter71_reg;
        trunc_ln31_reg_412_pp0_iter73_reg <= trunc_ln31_reg_412_pp0_iter72_reg;
        trunc_ln31_reg_412_pp0_iter74_reg <= trunc_ln31_reg_412_pp0_iter73_reg;
        trunc_ln31_reg_412_pp0_iter75_reg <= trunc_ln31_reg_412_pp0_iter74_reg;
        trunc_ln31_reg_412_pp0_iter7_reg <= trunc_ln31_reg_412_pp0_iter6_reg;
        trunc_ln31_reg_412_pp0_iter8_reg <= trunc_ln31_reg_412_pp0_iter7_reg;
        trunc_ln31_reg_412_pp0_iter9_reg <= trunc_ln31_reg_412_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        lshr_ln31_1_reg_416_pp0_iter1_reg <= lshr_ln31_1_reg_416;
        select_ln27_reg_397_pp0_iter1_reg <= select_ln27_reg_397;
        trunc_ln31_reg_412_pp0_iter1_reg <= trunc_ln31_reg_412;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_fu_172_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln31_1_reg_416 <= {{select_ln27_fu_202_p3[6:1]}};
        select_ln27_reg_397 <= select_ln27_fu_202_p3;
        trunc_ln31_reg_412 <= trunc_ln31_fu_226_p1;
    end
end

always @ (*) begin
    if (((icmp_ln27_fu_172_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter75_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter76 == 1'b0) & (ap_enable_reg_pp0_iter75 == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_dim_load = 7'd0;
    end else begin
        ap_sig_allocacmp_dim_load = dim_fu_92;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten207_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten207_load = indvar_flatten207_fu_100;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_l_load = 3'd0;
    end else begin
        ap_sig_allocacmp_l_load = l_fu_96;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_344_ce = 1'b1;
    end else begin
        grp_fu_344_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_352_ce = 1'b1;
    end else begin
        grp_fu_352_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        m_axi_mem_ARVALID = 1'b1;
    end else begin
        m_axi_mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter74 == 1'b1))) begin
        m_axi_mem_RREADY = 1'b1;
    end else begin
        m_axi_mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter74 == 1'b1))) begin
        mem_blk_n_R = m_axi_mem_RVALID;
    end else begin
        mem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter76 == 1'b1))) begin
        node_mlp_2_bias_V_0_ce0 = 1'b1;
    end else begin
        node_mlp_2_bias_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln31_reg_412_pp0_iter75_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter76 == 1'b1))) begin
        node_mlp_2_bias_V_0_we0 = 1'b1;
    end else begin
        node_mlp_2_bias_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter76 == 1'b1))) begin
        node_mlp_2_bias_V_1_ce0 = 1'b1;
    end else begin
        node_mlp_2_bias_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln31_reg_412_pp0_iter75_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter76 == 1'b1))) begin
        node_mlp_2_bias_V_1_we0 = 1'b1;
    end else begin
        node_mlp_2_bias_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln27_1_fu_178_p2 = (ap_sig_allocacmp_indvar_flatten207_load + 9'd1);

assign add_ln27_fu_190_p2 = (ap_sig_allocacmp_l_load + 3'd1);

assign add_ln29_fu_240_p2 = (select_ln27_fu_202_p3 + 7'd1);

assign add_ln31_1_fu_281_p2 = (zext_ln31_1_fu_274_p1 + node_mlp_2_bias_in);

assign add_ln31_2_fu_313_p2 = (trunc_ln31_3_fu_306_p3 + trunc_ln11);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((m_axi_mem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (m_axi_mem_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((m_axi_mem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (m_axi_mem_ARREADY == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter67 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter69 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter70 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter71 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter72 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter73 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state75_pp0_stage0_iter74 = (m_axi_mem_RVALID == 1'b0);
end

assign ap_block_state76_pp0_stage0_iter75 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter76 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_344_p0 = grp_fu_344_p00;

assign grp_fu_344_p00 = select_ln27_1_fu_210_p3;

assign grp_fu_344_p1 = 8'd50;

assign grp_fu_344_p2 = grp_fu_344_p20;

assign grp_fu_344_p20 = lshr_ln31_1_reg_416_pp0_iter1_reg;

assign grp_fu_352_p0 = grp_fu_352_p00;

assign grp_fu_352_p00 = select_ln27_1_fu_210_p3;

assign grp_fu_352_p1 = 9'd100;

assign grp_fu_352_p2 = grp_fu_352_p20;

assign grp_fu_352_p20 = select_ln27_reg_397_pp0_iter1_reg;

assign icmp_ln27_fu_172_p2 = ((ap_sig_allocacmp_indvar_flatten207_load == 9'd500) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_196_p2 = ((ap_sig_allocacmp_dim_load == 7'd100) ? 1'b1 : 1'b0);

assign lshr_ln31_fu_330_p2 = mem_addr_read_reg_452 >> zext_ln31_2_fu_326_p1;

assign m_axi_mem_ARADDR = sext_ln31_fu_296_p1;

assign m_axi_mem_ARBURST = 2'd0;

assign m_axi_mem_ARCACHE = 4'd0;

assign m_axi_mem_ARID = 1'd0;

assign m_axi_mem_ARLEN = 32'd1;

assign m_axi_mem_ARLOCK = 2'd0;

assign m_axi_mem_ARPROT = 3'd0;

assign m_axi_mem_ARQOS = 4'd0;

assign m_axi_mem_ARREGION = 4'd0;

assign m_axi_mem_ARSIZE = 3'd0;

assign m_axi_mem_ARUSER = 1'd0;

assign m_axi_mem_AWADDR = 64'd0;

assign m_axi_mem_AWBURST = 2'd0;

assign m_axi_mem_AWCACHE = 4'd0;

assign m_axi_mem_AWID = 1'd0;

assign m_axi_mem_AWLEN = 32'd0;

assign m_axi_mem_AWLOCK = 2'd0;

assign m_axi_mem_AWPROT = 3'd0;

assign m_axi_mem_AWQOS = 4'd0;

assign m_axi_mem_AWREGION = 4'd0;

assign m_axi_mem_AWSIZE = 3'd0;

assign m_axi_mem_AWUSER = 1'd0;

assign m_axi_mem_AWVALID = 1'b0;

assign m_axi_mem_BREADY = 1'b0;

assign m_axi_mem_WDATA = 1024'd0;

assign m_axi_mem_WID = 1'd0;

assign m_axi_mem_WLAST = 1'b0;

assign m_axi_mem_WSTRB = 128'd0;

assign m_axi_mem_WUSER = 1'd0;

assign m_axi_mem_WVALID = 1'b0;

assign node_mlp_2_bias_V_0_address0 = zext_ln31_5_fu_339_p1;

assign node_mlp_2_bias_V_0_d0 = trunc_ln31_2_reg_457;

assign node_mlp_2_bias_V_1_address0 = zext_ln31_5_fu_339_p1;

assign node_mlp_2_bias_V_1_d0 = trunc_ln31_2_reg_457;

assign select_ln27_1_fu_210_p3 = ((icmp_ln29_fu_196_p2[0:0] == 1'b1) ? add_ln27_fu_190_p2 : ap_sig_allocacmp_l_load);

assign select_ln27_fu_202_p3 = ((icmp_ln29_fu_196_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_dim_load);

assign sext_ln31_fu_296_p1 = $signed(trunc_ln31_4_reg_441);

assign shl_ln31_1_fu_318_p3 = {{add_ln31_2_fu_313_p2}, {3'd0}};

assign shl_ln_fu_267_p3 = {{grp_fu_352_p3}, {1'd0}};

assign trunc_ln31_1_fu_278_p1 = grp_fu_352_p3[5:0];

assign trunc_ln31_2_fu_335_p1 = lshr_ln31_fu_330_p2[15:0];

assign trunc_ln31_3_fu_306_p3 = {{trunc_ln31_1_reg_436_pp0_iter74_reg}, {1'd0}};

assign trunc_ln31_fu_226_p1 = select_ln27_fu_202_p3[0:0];

assign zext_ln31_1_fu_274_p1 = shl_ln_fu_267_p3;

assign zext_ln31_2_fu_326_p1 = shl_ln31_1_fu_318_p3;

assign zext_ln31_5_fu_339_p1 = add_ln31_3_reg_431_pp0_iter75_reg;

endmodule //GIN_compute_graphs_load_weights_Pipeline_load_mlp_2_bias_load_mlp_2_bias_dim
