circuit Registers :
  module Registers :
    input clock : Clock
    input reset : UInt<1>
    input io_cpu_state : UInt<1>
    input io_write : UInt<1>
    input io_rs1 : UInt<5>
    input io_rs2 : UInt<5>
    input io_rd : UInt<5>
    input io_write_data : UInt<32>
    output io_rs1_val : UInt<32>
    output io_rs2_val : UInt<32>

    reg regs_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_0) @[Registers.scala 24:21]
    reg regs_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_1) @[Registers.scala 24:21]
    reg regs_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_2) @[Registers.scala 24:21]
    reg regs_3 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_3) @[Registers.scala 24:21]
    reg regs_4 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_4) @[Registers.scala 24:21]
    reg regs_5 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_5) @[Registers.scala 24:21]
    reg regs_6 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_6) @[Registers.scala 24:21]
    reg regs_7 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_7) @[Registers.scala 24:21]
    reg regs_8 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_8) @[Registers.scala 24:21]
    reg regs_9 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_9) @[Registers.scala 24:21]
    reg regs_10 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_10) @[Registers.scala 24:21]
    reg regs_11 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_11) @[Registers.scala 24:21]
    reg regs_12 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_12) @[Registers.scala 24:21]
    reg regs_13 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_13) @[Registers.scala 24:21]
    reg regs_14 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_14) @[Registers.scala 24:21]
    reg regs_15 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_15) @[Registers.scala 24:21]
    reg regs_16 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_16) @[Registers.scala 24:21]
    reg regs_17 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_17) @[Registers.scala 24:21]
    reg regs_18 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_18) @[Registers.scala 24:21]
    reg regs_19 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_19) @[Registers.scala 24:21]
    reg regs_20 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_20) @[Registers.scala 24:21]
    reg regs_21 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_21) @[Registers.scala 24:21]
    reg regs_22 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_22) @[Registers.scala 24:21]
    reg regs_23 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_23) @[Registers.scala 24:21]
    reg regs_24 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_24) @[Registers.scala 24:21]
    reg regs_25 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_25) @[Registers.scala 24:21]
    reg regs_26 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_26) @[Registers.scala 24:21]
    reg regs_27 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_27) @[Registers.scala 24:21]
    reg regs_28 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_28) @[Registers.scala 24:21]
    reg regs_29 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_29) @[Registers.scala 24:21]
    reg regs_30 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_30) @[Registers.scala 24:21]
    reg regs_31 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_31) @[Registers.scala 24:21]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io_rs1), regs_0) @[Registers.scala 25:{14,14}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_rs1), regs_1, _GEN_0) @[Registers.scala 25:{14,14}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_rs1), regs_2, _GEN_1) @[Registers.scala 25:{14,14}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_rs1), regs_3, _GEN_2) @[Registers.scala 25:{14,14}]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_rs1), regs_4, _GEN_3) @[Registers.scala 25:{14,14}]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_rs1), regs_5, _GEN_4) @[Registers.scala 25:{14,14}]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_rs1), regs_6, _GEN_5) @[Registers.scala 25:{14,14}]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_rs1), regs_7, _GEN_6) @[Registers.scala 25:{14,14}]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_rs1), regs_8, _GEN_7) @[Registers.scala 25:{14,14}]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_rs1), regs_9, _GEN_8) @[Registers.scala 25:{14,14}]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_rs1), regs_10, _GEN_9) @[Registers.scala 25:{14,14}]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_rs1), regs_11, _GEN_10) @[Registers.scala 25:{14,14}]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_rs1), regs_12, _GEN_11) @[Registers.scala 25:{14,14}]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_rs1), regs_13, _GEN_12) @[Registers.scala 25:{14,14}]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_rs1), regs_14, _GEN_13) @[Registers.scala 25:{14,14}]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_rs1), regs_15, _GEN_14) @[Registers.scala 25:{14,14}]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_rs1), regs_16, _GEN_15) @[Registers.scala 25:{14,14}]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_rs1), regs_17, _GEN_16) @[Registers.scala 25:{14,14}]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_rs1), regs_18, _GEN_17) @[Registers.scala 25:{14,14}]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_rs1), regs_19, _GEN_18) @[Registers.scala 25:{14,14}]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_rs1), regs_20, _GEN_19) @[Registers.scala 25:{14,14}]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_rs1), regs_21, _GEN_20) @[Registers.scala 25:{14,14}]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_rs1), regs_22, _GEN_21) @[Registers.scala 25:{14,14}]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_rs1), regs_23, _GEN_22) @[Registers.scala 25:{14,14}]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_rs1), regs_24, _GEN_23) @[Registers.scala 25:{14,14}]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_rs1), regs_25, _GEN_24) @[Registers.scala 25:{14,14}]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_rs1), regs_26, _GEN_25) @[Registers.scala 25:{14,14}]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_rs1), regs_27, _GEN_26) @[Registers.scala 25:{14,14}]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_rs1), regs_28, _GEN_27) @[Registers.scala 25:{14,14}]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_rs1), regs_29, _GEN_28) @[Registers.scala 25:{14,14}]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_rs1), regs_30, _GEN_29) @[Registers.scala 25:{14,14}]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_rs1), regs_31, _GEN_30) @[Registers.scala 25:{14,14}]
    node _GEN_32 = validif(eq(UInt<1>("h0"), io_rs2), regs_0) @[Registers.scala 26:{14,14}]
    node _GEN_33 = mux(eq(UInt<1>("h1"), io_rs2), regs_1, _GEN_32) @[Registers.scala 26:{14,14}]
    node _GEN_34 = mux(eq(UInt<2>("h2"), io_rs2), regs_2, _GEN_33) @[Registers.scala 26:{14,14}]
    node _GEN_35 = mux(eq(UInt<2>("h3"), io_rs2), regs_3, _GEN_34) @[Registers.scala 26:{14,14}]
    node _GEN_36 = mux(eq(UInt<3>("h4"), io_rs2), regs_4, _GEN_35) @[Registers.scala 26:{14,14}]
    node _GEN_37 = mux(eq(UInt<3>("h5"), io_rs2), regs_5, _GEN_36) @[Registers.scala 26:{14,14}]
    node _GEN_38 = mux(eq(UInt<3>("h6"), io_rs2), regs_6, _GEN_37) @[Registers.scala 26:{14,14}]
    node _GEN_39 = mux(eq(UInt<3>("h7"), io_rs2), regs_7, _GEN_38) @[Registers.scala 26:{14,14}]
    node _GEN_40 = mux(eq(UInt<4>("h8"), io_rs2), regs_8, _GEN_39) @[Registers.scala 26:{14,14}]
    node _GEN_41 = mux(eq(UInt<4>("h9"), io_rs2), regs_9, _GEN_40) @[Registers.scala 26:{14,14}]
    node _GEN_42 = mux(eq(UInt<4>("ha"), io_rs2), regs_10, _GEN_41) @[Registers.scala 26:{14,14}]
    node _GEN_43 = mux(eq(UInt<4>("hb"), io_rs2), regs_11, _GEN_42) @[Registers.scala 26:{14,14}]
    node _GEN_44 = mux(eq(UInt<4>("hc"), io_rs2), regs_12, _GEN_43) @[Registers.scala 26:{14,14}]
    node _GEN_45 = mux(eq(UInt<4>("hd"), io_rs2), regs_13, _GEN_44) @[Registers.scala 26:{14,14}]
    node _GEN_46 = mux(eq(UInt<4>("he"), io_rs2), regs_14, _GEN_45) @[Registers.scala 26:{14,14}]
    node _GEN_47 = mux(eq(UInt<4>("hf"), io_rs2), regs_15, _GEN_46) @[Registers.scala 26:{14,14}]
    node _GEN_48 = mux(eq(UInt<5>("h10"), io_rs2), regs_16, _GEN_47) @[Registers.scala 26:{14,14}]
    node _GEN_49 = mux(eq(UInt<5>("h11"), io_rs2), regs_17, _GEN_48) @[Registers.scala 26:{14,14}]
    node _GEN_50 = mux(eq(UInt<5>("h12"), io_rs2), regs_18, _GEN_49) @[Registers.scala 26:{14,14}]
    node _GEN_51 = mux(eq(UInt<5>("h13"), io_rs2), regs_19, _GEN_50) @[Registers.scala 26:{14,14}]
    node _GEN_52 = mux(eq(UInt<5>("h14"), io_rs2), regs_20, _GEN_51) @[Registers.scala 26:{14,14}]
    node _GEN_53 = mux(eq(UInt<5>("h15"), io_rs2), regs_21, _GEN_52) @[Registers.scala 26:{14,14}]
    node _GEN_54 = mux(eq(UInt<5>("h16"), io_rs2), regs_22, _GEN_53) @[Registers.scala 26:{14,14}]
    node _GEN_55 = mux(eq(UInt<5>("h17"), io_rs2), regs_23, _GEN_54) @[Registers.scala 26:{14,14}]
    node _GEN_56 = mux(eq(UInt<5>("h18"), io_rs2), regs_24, _GEN_55) @[Registers.scala 26:{14,14}]
    node _GEN_57 = mux(eq(UInt<5>("h19"), io_rs2), regs_25, _GEN_56) @[Registers.scala 26:{14,14}]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), io_rs2), regs_26, _GEN_57) @[Registers.scala 26:{14,14}]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), io_rs2), regs_27, _GEN_58) @[Registers.scala 26:{14,14}]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), io_rs2), regs_28, _GEN_59) @[Registers.scala 26:{14,14}]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), io_rs2), regs_29, _GEN_60) @[Registers.scala 26:{14,14}]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), io_rs2), regs_30, _GEN_61) @[Registers.scala 26:{14,14}]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), io_rs2), regs_31, _GEN_62) @[Registers.scala 26:{14,14}]
    node _T = eq(io_cpu_state, UInt<1>("h1")) @[Registers.scala 28:21]
    node _T_1 = and(_T, io_write) @[Registers.scala 29:5]
    node _T_2 = neq(io_rd, UInt<1>("h0")) @[Registers.scala 30:14]
    node _T_3 = and(_T_1, _T_2) @[Registers.scala 30:5]
    node _regs_io_rd = io_write_data @[Registers.scala 31:{17,17}]
    node _GEN_64 = mux(eq(UInt<1>("h0"), io_rd), _regs_io_rd, regs_0) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_rd), _regs_io_rd, regs_1) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_rd), _regs_io_rd, regs_2) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_rd), _regs_io_rd, regs_3) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_rd), _regs_io_rd, regs_4) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_rd), _regs_io_rd, regs_5) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_rd), _regs_io_rd, regs_6) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_rd), _regs_io_rd, regs_7) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_rd), _regs_io_rd, regs_8) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_rd), _regs_io_rd, regs_9) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_rd), _regs_io_rd, regs_10) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_rd), _regs_io_rd, regs_11) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_rd), _regs_io_rd, regs_12) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_rd), _regs_io_rd, regs_13) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_rd), _regs_io_rd, regs_14) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_rd), _regs_io_rd, regs_15) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_rd), _regs_io_rd, regs_16) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_rd), _regs_io_rd, regs_17) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_rd), _regs_io_rd, regs_18) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_rd), _regs_io_rd, regs_19) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_rd), _regs_io_rd, regs_20) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_rd), _regs_io_rd, regs_21) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_rd), _regs_io_rd, regs_22) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_rd), _regs_io_rd, regs_23) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_rd), _regs_io_rd, regs_24) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_rd), _regs_io_rd, regs_25) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_rd), _regs_io_rd, regs_26) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_rd), _regs_io_rd, regs_27) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_rd), _regs_io_rd, regs_28) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_rd), _regs_io_rd, regs_29) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_rd), _regs_io_rd, regs_30) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_rd), _regs_io_rd, regs_31) @[Registers.scala 31:{17,17} 24:21]
    node _GEN_96 = mux(_T_3, _GEN_64, regs_0) @[Registers.scala 24:21 30:23]
    node _GEN_97 = mux(_T_3, _GEN_65, regs_1) @[Registers.scala 24:21 30:23]
    node _GEN_98 = mux(_T_3, _GEN_66, regs_2) @[Registers.scala 24:21 30:23]
    node _GEN_99 = mux(_T_3, _GEN_67, regs_3) @[Registers.scala 24:21 30:23]
    node _GEN_100 = mux(_T_3, _GEN_68, regs_4) @[Registers.scala 24:21 30:23]
    node _GEN_101 = mux(_T_3, _GEN_69, regs_5) @[Registers.scala 24:21 30:23]
    node _GEN_102 = mux(_T_3, _GEN_70, regs_6) @[Registers.scala 24:21 30:23]
    node _GEN_103 = mux(_T_3, _GEN_71, regs_7) @[Registers.scala 24:21 30:23]
    node _GEN_104 = mux(_T_3, _GEN_72, regs_8) @[Registers.scala 24:21 30:23]
    node _GEN_105 = mux(_T_3, _GEN_73, regs_9) @[Registers.scala 24:21 30:23]
    node _GEN_106 = mux(_T_3, _GEN_74, regs_10) @[Registers.scala 24:21 30:23]
    node _GEN_107 = mux(_T_3, _GEN_75, regs_11) @[Registers.scala 24:21 30:23]
    node _GEN_108 = mux(_T_3, _GEN_76, regs_12) @[Registers.scala 24:21 30:23]
    node _GEN_109 = mux(_T_3, _GEN_77, regs_13) @[Registers.scala 24:21 30:23]
    node _GEN_110 = mux(_T_3, _GEN_78, regs_14) @[Registers.scala 24:21 30:23]
    node _GEN_111 = mux(_T_3, _GEN_79, regs_15) @[Registers.scala 24:21 30:23]
    node _GEN_112 = mux(_T_3, _GEN_80, regs_16) @[Registers.scala 24:21 30:23]
    node _GEN_113 = mux(_T_3, _GEN_81, regs_17) @[Registers.scala 24:21 30:23]
    node _GEN_114 = mux(_T_3, _GEN_82, regs_18) @[Registers.scala 24:21 30:23]
    node _GEN_115 = mux(_T_3, _GEN_83, regs_19) @[Registers.scala 24:21 30:23]
    node _GEN_116 = mux(_T_3, _GEN_84, regs_20) @[Registers.scala 24:21 30:23]
    node _GEN_117 = mux(_T_3, _GEN_85, regs_21) @[Registers.scala 24:21 30:23]
    node _GEN_118 = mux(_T_3, _GEN_86, regs_22) @[Registers.scala 24:21 30:23]
    node _GEN_119 = mux(_T_3, _GEN_87, regs_23) @[Registers.scala 24:21 30:23]
    node _GEN_120 = mux(_T_3, _GEN_88, regs_24) @[Registers.scala 24:21 30:23]
    node _GEN_121 = mux(_T_3, _GEN_89, regs_25) @[Registers.scala 24:21 30:23]
    node _GEN_122 = mux(_T_3, _GEN_90, regs_26) @[Registers.scala 24:21 30:23]
    node _GEN_123 = mux(_T_3, _GEN_91, regs_27) @[Registers.scala 24:21 30:23]
    node _GEN_124 = mux(_T_3, _GEN_92, regs_28) @[Registers.scala 24:21 30:23]
    node _GEN_125 = mux(_T_3, _GEN_93, regs_29) @[Registers.scala 24:21 30:23]
    node _GEN_126 = mux(_T_3, _GEN_94, regs_30) @[Registers.scala 24:21 30:23]
    node _GEN_127 = mux(_T_3, _GEN_95, regs_31) @[Registers.scala 24:21 30:23]
    node _regs_WIRE_0 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_1 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_2 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_3 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_4 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_5 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_6 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_7 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_8 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_9 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_10 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_11 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_12 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_13 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_14 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_15 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_16 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_17 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_18 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_19 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_20 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_21 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_22 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_23 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_24 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_25 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_26 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_27 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_28 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_29 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_30 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_WIRE_31 = UInt<32>("h0") @[Registers.scala 24:{29,29}]
    node _regs_io_rs1 = _GEN_31 @[Registers.scala 25:14]
    node _regs_io_rs2 = _GEN_63 @[Registers.scala 26:14]
    io_rs1_val <= _regs_io_rs1 @[Registers.scala 25:14]
    io_rs2_val <= _regs_io_rs2 @[Registers.scala 26:14]
    regs_0 <= mux(reset, _regs_WIRE_0, _GEN_96) @[Registers.scala 24:{21,21}]
    regs_1 <= mux(reset, _regs_WIRE_1, _GEN_97) @[Registers.scala 24:{21,21}]
    regs_2 <= mux(reset, _regs_WIRE_2, _GEN_98) @[Registers.scala 24:{21,21}]
    regs_3 <= mux(reset, _regs_WIRE_3, _GEN_99) @[Registers.scala 24:{21,21}]
    regs_4 <= mux(reset, _regs_WIRE_4, _GEN_100) @[Registers.scala 24:{21,21}]
    regs_5 <= mux(reset, _regs_WIRE_5, _GEN_101) @[Registers.scala 24:{21,21}]
    regs_6 <= mux(reset, _regs_WIRE_6, _GEN_102) @[Registers.scala 24:{21,21}]
    regs_7 <= mux(reset, _regs_WIRE_7, _GEN_103) @[Registers.scala 24:{21,21}]
    regs_8 <= mux(reset, _regs_WIRE_8, _GEN_104) @[Registers.scala 24:{21,21}]
    regs_9 <= mux(reset, _regs_WIRE_9, _GEN_105) @[Registers.scala 24:{21,21}]
    regs_10 <= mux(reset, _regs_WIRE_10, _GEN_106) @[Registers.scala 24:{21,21}]
    regs_11 <= mux(reset, _regs_WIRE_11, _GEN_107) @[Registers.scala 24:{21,21}]
    regs_12 <= mux(reset, _regs_WIRE_12, _GEN_108) @[Registers.scala 24:{21,21}]
    regs_13 <= mux(reset, _regs_WIRE_13, _GEN_109) @[Registers.scala 24:{21,21}]
    regs_14 <= mux(reset, _regs_WIRE_14, _GEN_110) @[Registers.scala 24:{21,21}]
    regs_15 <= mux(reset, _regs_WIRE_15, _GEN_111) @[Registers.scala 24:{21,21}]
    regs_16 <= mux(reset, _regs_WIRE_16, _GEN_112) @[Registers.scala 24:{21,21}]
    regs_17 <= mux(reset, _regs_WIRE_17, _GEN_113) @[Registers.scala 24:{21,21}]
    regs_18 <= mux(reset, _regs_WIRE_18, _GEN_114) @[Registers.scala 24:{21,21}]
    regs_19 <= mux(reset, _regs_WIRE_19, _GEN_115) @[Registers.scala 24:{21,21}]
    regs_20 <= mux(reset, _regs_WIRE_20, _GEN_116) @[Registers.scala 24:{21,21}]
    regs_21 <= mux(reset, _regs_WIRE_21, _GEN_117) @[Registers.scala 24:{21,21}]
    regs_22 <= mux(reset, _regs_WIRE_22, _GEN_118) @[Registers.scala 24:{21,21}]
    regs_23 <= mux(reset, _regs_WIRE_23, _GEN_119) @[Registers.scala 24:{21,21}]
    regs_24 <= mux(reset, _regs_WIRE_24, _GEN_120) @[Registers.scala 24:{21,21}]
    regs_25 <= mux(reset, _regs_WIRE_25, _GEN_121) @[Registers.scala 24:{21,21}]
    regs_26 <= mux(reset, _regs_WIRE_26, _GEN_122) @[Registers.scala 24:{21,21}]
    regs_27 <= mux(reset, _regs_WIRE_27, _GEN_123) @[Registers.scala 24:{21,21}]
    regs_28 <= mux(reset, _regs_WIRE_28, _GEN_124) @[Registers.scala 24:{21,21}]
    regs_29 <= mux(reset, _regs_WIRE_29, _GEN_125) @[Registers.scala 24:{21,21}]
    regs_30 <= mux(reset, _regs_WIRE_30, _GEN_126) @[Registers.scala 24:{21,21}]
    regs_31 <= mux(reset, _regs_WIRE_31, _GEN_127) @[Registers.scala 24:{21,21}]
