# ELBREAD: Elaboration process.
# ELBREAD: Error: Architecture 'TB_ARCHITECTURE' of entity 'registerfile_tb' not found in library 'register_file'.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Waveform file 'C:/My_Designs/ece443_finalproject/Components/Register_File/RegisterFile/src/registerfilewave.awc' connected to 'C:/My_Designs/ece443_finalproject/Components/Register_File/RegisterFile/src/registerfilewave.asdb'.
acom -O3 -e 100 -work Register_File -2002  "$dsn/src/Register File.vhd" $dsn/src/TestBench/registerfile_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/TestBench/registerfile_TB.vhd
# Compile Entity "registerfile_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "registerfile_tb"
# Error: ELAB1_0021: TestBench/registerfile_TB.vhd : (42, 0): Types do not match for port "reg_write_dest".
# Error: ELAB1_0021: TestBench/registerfile_TB.vhd : (42, 0): Types do not match for port "reg_write_data".
# Error: ELAB1_0021: TestBench/registerfile_TB.vhd : (42, 0): Types do not match for port "reg_read_addr_1".
# Error: ELAB1_0021: TestBench/registerfile_TB.vhd : (42, 0): Types do not match for port "reg_read_addr_2".
# Error: ELAB1_0021: TestBench/registerfile_TB.vhd : (42, 0): Types do not match for port "reg_read_data_1".
# Error: ELAB1_0021: TestBench/registerfile_TB.vhd : (42, 0): Types do not match for port "reg_read_data_2".
# Compile Configuration "TESTBENCH_FOR_registerfile"
# Error: ELAB1_0021: ../src/TestBench/registerfile_TB.vhd : (42, 0): Types do not match for port "reg_write_dest".
# Error: ELAB1_0021: ../src/TestBench/registerfile_TB.vhd : (42, 0): Types do not match for port "reg_write_data".
# Error: ELAB1_0021: ../src/TestBench/registerfile_TB.vhd : (42, 0): Types do not match for port "reg_read_addr_1".
# Error: ELAB1_0021: ../src/TestBench/registerfile_TB.vhd : (42, 0): Types do not match for port "reg_read_addr_2".
# Error: ELAB1_0021: ../src/TestBench/registerfile_TB.vhd : (42, 0): Types do not match for port "reg_read_data_1".
# Error: ELAB1_0021: ../src/TestBench/registerfile_TB.vhd : (42, 0): Types do not match for port "reg_read_data_2".
# Compile failure 12 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Register_File -2002  "$dsn/src/Register File.vhd" $dsn/src/TestBench/registerfile_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/TestBench/registerfile_TB.vhd
# Compile Entity "registerfile_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "registerfile_tb"
# Compile Configuration "TESTBENCH_FOR_registerfile"
# Error: VLM_0026: Cannot write data to the MGF file - possibly no space on disk or MGF file corrupted. In the second case, please use command vdel -all to empty library "register_file".
# Error: DAGGEN_0700: Fatal error : INTERNAL CODE GENERATOR ERROR
#  (when resetting code generator for package (null))
# Error: COMP96_0236: Fatal error : INTERNAL COMPILER ERROR (compiled file "C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/TestBench/registerfile_TB.vhd" - global process).
# Compile failure 3 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work Register_File -2002  "$dsn/src/Register File.vhd" $dsn/src/TestBench/registerfile_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/TestBench/registerfile_TB.vhd
# Compile Entity "registerfile_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "registerfile_tb"
# Compile Configuration "TESTBENCH_FOR_registerfile"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+registerfile_tb registerfile_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6199 kB (elbread=256 elab2=5805 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\ece443_finalproject\Components\Register_File\Register File\src\wave.asdb
#  10:49 AM, Friday, December 1, 2023
#  Simulation has been initialized
# 10 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /registerfile_tb/UUT,  Process: line__52.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /registerfile_tb/UUT,  Process: line__53.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 20 ns,  Iteration: 2,  Instance: /registerfile_tb/UUT,  Process: line__52.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 20 ns,  Iteration: 2,  Instance: /registerfile_tb/UUT,  Process: line__53.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 35 ns,  Iteration: 2,  Instance: /registerfile_tb/UUT,  Process: line__52.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 35 ns,  Iteration: 2,  Instance: /registerfile_tb/UUT,  Process: line__53.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work Register_File -2002  "$dsn/src/Register File.vhd" $dsn/src/TestBench/registerfile_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/TestBench/registerfile_TB.vhd
# Compile Entity "registerfile_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "registerfile_tb"
# Error: ELAB1_0028: TestBench/registerfile_TB.vhd : (42, 0): Entity port length is 4. reg_write_dest length is 3.
# Error: ELAB1_0028: TestBench/registerfile_TB.vhd : (42, 0): Entity port length is 4. reg_read_addr_1 length is 3.
# Error: ELAB1_0028: TestBench/registerfile_TB.vhd : (42, 0): Entity port length is 4. reg_read_addr_2 length is 3.
# Compile Configuration "TESTBENCH_FOR_registerfile"
# Error: ELAB1_0028: ../src/TestBench/registerfile_TB.vhd : (42, 0): Entity port length is 4. reg_write_dest length is 3.
# Error: ELAB1_0028: ../src/TestBench/registerfile_TB.vhd : (42, 0): Entity port length is 4. reg_read_addr_1 length is 3.
# Error: ELAB1_0028: ../src/TestBench/registerfile_TB.vhd : (42, 0): Entity port length is 4. reg_read_addr_2 length is 3.
# Compile failure 6 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Register_File -2002  "$dsn/src/Register File.vhd" $dsn/src/TestBench/registerfile_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/TestBench/registerfile_TB.vhd
# Compile Entity "registerfile_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "registerfile_tb"
# Error: COMP96_0367: TestBench/registerfile_TB.vhd : (79, 27): Improper array length (3). Expected length is 4.
# Error: COMP96_0367: TestBench/registerfile_TB.vhd : (85, 28): Improper array length (3). Expected length is 4.
# Error: COMP96_0367: TestBench/registerfile_TB.vhd : (86, 28): Improper array length (3). Expected length is 4.
# Compile Configuration "TESTBENCH_FOR_registerfile"
# Error: ELAB1_0028: ../src/TestBench/registerfile_TB.vhd : (42, 0): Entity port length is 4. reg_write_dest length is 3.
# Error: ELAB1_0028: ../src/TestBench/registerfile_TB.vhd : (42, 0): Entity port length is 4. reg_read_addr_1 length is 3.
# Error: ELAB1_0028: ../src/TestBench/registerfile_TB.vhd : (42, 0): Entity port length is 4. reg_read_addr_2 length is 3.
# Compile failure 6 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Register_File -2002  "$dsn/src/Register File.vhd" $dsn/src/TestBench/registerfile_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/TestBench/registerfile_TB.vhd
# Compile Entity "registerfile_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "registerfile_tb"
# Compile Configuration "TESTBENCH_FOR_registerfile"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
