// This file is auto generated by perl scrip, do not modify it!



#ifndef _G3D_ENG_H_

#define _G3D_ENG_H_



#define SINGLE_COMMAND 0x20000000

#define PACKET_COMMAND 0x30000000

// global registers



/****************************************************************************************/

#define REG_ENABLE           0x8000    //debug offset = 0x0

/*--------------------------------------------------------------------------------------*/

#define MSK_TS_AA_EN         0x00000002 //anti-alias line mode sel

#define SHF_TS_AA_EN         1



/*--------------------------------------------------------------------------------------*/

#define MSK_SE_AA_EN         0x00000004 //Enable anti-alias line or triangle

#define SHF_SE_AA_EN         2



/*--------------------------------------------------------------------------------------*/

#define MSK_SE_ZERO_PIX_DROP_EN 0x00000008 //Drop the triangle if all 3 vertex interger part are the same while fraction part not equal 0

										// X.int or Y.int are the same value & X.Frac !=0, Y.Frac!=0

#define SHF_SE_ZERO_PIX_DROP_EN 3



/*--------------------------------------------------------------------------------------*/

#define MSK_SE_CULL_EN       0x00000010 //Enable Setup back face culling, need reference "SE_CULL_DIR"

#define SHF_SE_CULL_EN       4



/*--------------------------------------------------------------------------------------*/

#define MSK_SE_FAST_CULL_EN  0x00000020 //Enable Setup back face fast culling, setup terminate ROM code when the determinat sign is generated

#define SHF_SE_FAST_CULL_EN  5



/*--------------------------------------------------------------------------------------*/

#define MSK_SE_TRV_REJ_EN    0x00000040 //Enable Setup trival reject when 3 vertex outside of screen coordinator

#define SHF_SE_TRV_REJ_EN    6



/*--------------------------------------------------------------------------------------*/

#define MSK_CS_SMOOTH_EN     0x00000080 //Enable diffuse color smooth shading

#define SHF_CS_SMOOTH_EN     7



/*--------------------------------------------------------------------------------------*/

#define MSK_CS_ALPHA_EN      0x00000100 //vertex diffuse color alpha channel enable

#define SHF_CS_ALPHA_EN      8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_MAP_EN        0x00000200 //Enable Texture Mapping (0:Disable/1:Enable)

#define SHF_TX_MAP_EN        9



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_BLEND_EN      0x00000400 //Enable Texture Blending (0:Disable/1:Enable)

										// When disable texture blending then by pass diffuse color

#define SHF_TX_BLEND_EN      10



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_CACHE_PLTSAFE 0x00000800 //Texture Cache Pallete Safe Mode ( [0]: Off [1]: Enable )

#define SHF_TX_CACHE_PLTSAFE 11



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_CACHE_BYPASS  0x00001000 //Texture Cache Bypass Mode

#define SHF_TX_CACHE_BYPASS  12



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_AT_EN         0x00002000 //Enable Alpha Test (0:Disable/1: Enable)

#define SHF_CP_AT_EN         13



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_AB_EN         0x00004000 //Enable Alpha Blending (0:Disable/1: Enable)

#define SHF_CP_AB_EN         14



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_DITH_EN       0x00008000 //Enable Dither (0:Disable/1: Enable)

#define SHF_CP_DITH_EN       15



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_LOGIC_OP_EN   0x00010000 //Enable logic operation (0:Disable/1: Enable)

#define SHF_CP_LOGIC_OP_EN   16



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_CW_MASK_EN    0x00020000 //Enable Color Write Mask (0:Disable/1: Enable)

#define SHF_CP_CW_MASK_EN    17



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_NO_DST_RD     0x00040000 //0: Enable destination read 1: No destination read

#define SHF_CP_NO_DST_RD     18



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_TILE2T_DIS    0x00080000 //Color cache safe mode 0: disable, 1: enable

#define SHF_CP_TILE2T_DIS    19



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_CW_TILE_EN    0x00100000 //Enable engine write in tile mode

#define SHF_AR_CW_TILE_EN    20



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_CR_TILE_EN    0x00200000 //Enable engine read in tile mode

#define SHF_AR_CR_TILE_EN    21



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_Z_TILE_EN     0x00400000 //Enable z buf tile mode

#define SHF_AR_Z_TILE_EN     22



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_PALE_SAFE_EN  0x00800000 //Read texture palette with safe mode (always 4T)

#define SHF_AR_PALE_SAFE_EN  23



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_REQH_FORCE    0x01000000 //Force arbiter to miu request is priority high

#define SHF_AR_REQH_FORCE    24



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_REQH_EN       0x02000000 //Enable arbiter to miu request set priority high

#define SHF_AR_REQH_EN       25



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_TXACCU_EN     0x04000000 //Texture Request Accumulate enable

#define SHF_AR_TXACCU_EN     26



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_TZ_TILE_EN    0x08000000 //

#define SHF_AR_TZ_TILE_EN    27



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_AA_TILE_EN    0x10000000 //

#define SHF_AR_AA_TILE_EN    28





/****************************************************************************************/

#define REG_DBG_BUS_A        0x8004    //debug offset = 0x8

/*--------------------------------------------------------------------------------------*/

#define MSK_DEBUG_BUS_A      0xffffffff //DEBUG_BUS_A

#define SHF_DEBUG_BUS_A      0





/****************************************************************************************/

#define REG_DBG_BUS_B        0x8008    //debug offset = 0x10

/*--------------------------------------------------------------------------------------*/

#define MSK_DEBUG_BUS_B      0xffffffff //DEBUG_BUS_B

#define SHF_DEBUG_BUS_B      0





/****************************************************************************************/

#define REG_DBG_SRC_A        0x800c    //debug offset = 0x18

/*--------------------------------------------------------------------------------------*/

#define MSK_DEBUG_TOP_SRC_A  0x0000001f //0: CommandQ

										// 1: Parser 

										// 2. VS

										// 3: Clip

										// 4: Setup

										// 5: XY shading

										// 6. Tile Bridge

										// 7: Tile Z 

										// 8: PS

										// 9: AA

										// 10: ZS

										// 11: Texture

										// 12: Z Post

										// 13: Z Cache

										// 14: Color Post

										// 15: Color Cache

										// 16: Arbiter

										// 17:PNG

										// default: PKT_RDDATA[31:0]

#define SHF_DEBUG_TOP_SRC_A  0



/*--------------------------------------------------------------------------------------*/

#define MSK_DEBUG_BUS_SRC_A  0x000000e0 //Sub Module Internal debug selection A

#define SHF_DEBUG_BUS_SRC_A  5



/*--------------------------------------------------------------------------------------*/

#define MSK_DEBUG_TOP_SRC_B  0x00001f00 //0: CommandQ

										// 1: Parser 

										// 2. VS

										// 3: Clip

										// 4: Setup

										// 5: XY shading

										// 6. Tile Bridge

										// 7: Tile Z 

										// 8: PS

										// 9: AA

										// 10: ZS

										// 11: Texture

										// 12: Z Post

										// 13: Z Cache

										// 14: Color Post

										// 15: Color Cache

										// 16: Arbiter

										// 17: PNG

										// default: PKT_RDDATA[63:32]

#define SHF_DEBUG_TOP_SRC_B  8



/*--------------------------------------------------------------------------------------*/

#define MSK_DEBUG_BUS_SRC_B  0x0000e000 //Sub Module Internal debug selection B

#define SHF_DEBUG_BUS_SRC_B  13



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_PKT_RD_ADDR   0x00ff0000 //Packet Global Register Read Address for RIU Interface

#define SHF_PA_PKT_RD_ADDR   16



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_PKT_RD_TYPE   0x0f000000 //Packet Global Register Read Type for RIU Interface

#define SHF_PA_PKT_RD_TYPE   24



/*--------------------------------------------------------------------------------------*/

#define MSK_TEST_BUS_SEL     0xf0000000 //Test Bus Select,

										// 0: DEBUG_BUS_A[23:0]                                        

										// 1: DEBUG_BUS_A[31:8]

										// 2: DEBUG_BUS_B[23:0]

										// 3: DEBUG_BUS_B[31:8]

										// 4:BIST_FAIL[23:0]

										// 5: BIST_FAIL_BUS[47:24]  

										// 6:  BIST_FAIL_BUS[71:48]  

										// 7:  BIST_FAIL_BUS[95:72]  

										// 8:  BIST_FAIL_BUS[119:96]  

										// 9:  {16'b0,BIST_FAIL_BUS[127:120]}

#define SHF_TEST_BUS_SEL     28





/****************************************************************************************/

#define REG_BIST_ROM         0x8010    //debug offset = 0x20

/*--------------------------------------------------------------------------------------*/

#define MSK_BIST_ROM_OUT     0x0000ffff //BIST MODE data out

#define SHF_BIST_ROM_OUT     0



/*--------------------------------------------------------------------------------------*/

#define MSK_VS_BIST_ROM_OUT_SEL 0x000f0000 //USH ROM  BIST MODE pattern select

#define SHF_VS_BIST_ROM_OUT_SEL 16



/*--------------------------------------------------------------------------------------*/

#define MSK_CL_BIST_ROM_OUT0_SEL 0x00f00000 //Clip ROM 0 BIST MODE pattern select

#define SHF_CL_BIST_ROM_OUT0_SEL 20



/*--------------------------------------------------------------------------------------*/

#define MSK_CL_BIST_ROM_OUT1_SEL 0x0f000000 //Clip ROM 1 BIST MODE pattern select

#define SHF_CL_BIST_ROM_OUT1_SEL 24



/*--------------------------------------------------------------------------------------*/

#define MSK_VS_BIST_ROM_OUT_SEL_MUX 0x30000000 //USH  BIST MODE pattern select

#define SHF_VS_BIST_ROM_OUT_SEL_MUX 28



/*--------------------------------------------------------------------------------------*/

#define MSK_BIST_ROM_OUT_SEL 0xc0000000 //BIST MODE data out select

										// 0:VS

										// 1: Clip 0

										// 2: Clip 1

										// 3: Setup

#define SHF_BIST_ROM_OUT_SEL 30





/****************************************************************************************/

#define REG_SWRST            0x8014    //debug offset = 0x28

/*--------------------------------------------------------------------------------------*/

#define MSK_SWRST            0x00000001 //Software Rest

#define SHF_SWRST            0



/*--------------------------------------------------------------------------------------*/

#define MSK_G3D2MCU_INT      0x00000002 //Interrupt to MCU when frame ready

#define SHF_G3D2MCU_INT      1



/*--------------------------------------------------------------------------------------*/

#define MSK_MEM_BANK_SEL     0x00000004 //Memory Bank Select

										// 0: 1st 128MByte memory

										// 1: 2rd 128MByte memory

#define SHF_MEM_BANK_SEL     2



/*--------------------------------------------------------------------------------------*/

#define MSK_MULTI_BUF_BASE_BIT27 0x00000008 //MULTI_BUF_BASE[27]

#define SHF_MULTI_BUF_BASE_BIT27 3



/*--------------------------------------------------------------------------------------*/

#define MSK_RIU_RD_BK        0x00000030 //riu read bank 2'b00,2'b01,2'b10,2'b11

#define SHF_RIU_RD_BK        4



/*--------------------------------------------------------------------------------------*/

#define MSK_HW_CLR_CACHE_EN  0x00000040 //hard ware clear cache at list end enable

#define SHF_HW_CLR_CACHE_EN  6



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_GIF_EN       0x00000080 //PNG/GIF function enable

#define SHF_PNG_GIF_EN       7



/*--------------------------------------------------------------------------------------*/

#define MSK_G3D_U_SEL        0x00000300 //uclk sel: 00: clk_g3d_u_p, 01: clk_g3d_e_p, 11: clk_miu_p

#define SHF_G3D_U_SEL        8



/*--------------------------------------------------------------------------------------*/

#define MSK_G3D_E_SEL        0x00000c00 //eclk_sel: 0: clk_g3d_e_p, 1: clk_miu_p

#define SHF_G3D_E_SEL        10



/*--------------------------------------------------------------------------------------*/

#define MSK_GIF_DONE         0x00001000 //GIF_DONE

#define SHF_GIF_DONE         12



/*--------------------------------------------------------------------------------------*/

#define MSK_OFIFO_ABORT      0x00002000 //OFIFO_ABORT

#define SHF_OFIFO_ABORT      13



/*--------------------------------------------------------------------------------------*/

#define MSK_IFIFO_FULL       0x00004000 //IFIFO_FULL

#define SHF_IFIFO_FULL       14



/*--------------------------------------------------------------------------------------*/

#define MSK_IFIFO_EMPTY      0x00008000 //IFIFO_EMPTY

#define SHF_IFIFO_EMPTY      15



/*--------------------------------------------------------------------------------------*/

#define MSK_BSADR_FULL       0x00010000 //BSADR_FULL

#define SHF_BSADR_FULL       16



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_BLK_DONE     0x00020000 //PNG_BLK_DONE

#define SHF_PNG_BLK_DONE     17



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_EOB          0x00040000 //PNG_EOB

#define SHF_PNG_EOB          18



/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_TIME_OUT     0x00080000 //GPD_TIME_OUT

#define SHF_GPD_TIME_OUT     19



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_GP_C0_RQ_PRI  0x03f00000 //GP_C chanel 0 request arbiter

										// GP_C: TR(01), CQR(10), USHICR(11)

										// default value: TR, CQR, USHICR

#define SHF_AR_GP_C0_RQ_PRI  20



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_GP_C1_RQ_PRI  0xfc000000 //GP_C chanel 1 request arbiter

										// GP_C: TR(01), CQR(10), USHICR(11)

										// default value: TR, CQR, USHICR

#define SHF_AR_GP_C1_RQ_PRI  26





/****************************************************************************************/

#define REG_MULTI_BUF        0x8018    //debug offset = 0x30

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_RIU_ACCESS_EN 0x00000001 //Single Global Register is written by 

										// 0: command Q

										// 1: RIU

#define SHF_PA_RIU_ACCESS_EN 0



/*--------------------------------------------------------------------------------------*/

#define MSK_LATCH_VALUE_EN   0x00000002 //0: Release latch

										// 1: Latch CQ_ENGINE_RDPTR, GP_GBL0 and GP_GBL1 report value

#define SHF_LATCH_VALUE_EN   1



/*--------------------------------------------------------------------------------------*/

#define MSK_MULTI_BUF_EN     0x00000004 //Multiple frame buffer enable

#define SHF_MULTI_BUF_EN     2



/*--------------------------------------------------------------------------------------*/

#define MSK_MULTI_BUF_NUM    0x00000018 //0: 1 frame buffer

										// 1: 2 frame buffer

										// 2: 3 frame buffer

										// 3: reserved

#define SHF_MULTI_BUF_NUM    3



/*--------------------------------------------------------------------------------------*/

#define MSK_MULTI_BUF_MD     0x00000020 //Multiple frame buffer mode

										// 0: display

										// 1: mcu

#define SHF_MULTI_BUF_MD     5



/*--------------------------------------------------------------------------------------*/

#define MSK_MULTI_BUF_BASE_LATCH 0x00000040 //0: Release latch

										// 1: Latch MULTI_BUF_BASE report value

#define SHF_MULTI_BUF_BASE_LATCH 6



/*--------------------------------------------------------------------------------------*/

#define MSK_MULTI_BUF_BASE   0xffffff80 //multiple frame buffer base address [26:3],  read only ;

#define SHF_MULTI_BUF_BASE   7





/****************************************************************************************/

#define REG_CQ_STATUS        0x801c    //debug offset = 0x38

/*--------------------------------------------------------------------------------------*/

#define MSK_CQ_FIRE          0x00000001 //Command Q fire (through RIU bus only)

#define SHF_CQ_FIRE          0



/*--------------------------------------------------------------------------------------*/

#define MSK_CQ_STATUS        0x000ffffe //[1]: 3D engine idle

										// [2]: cmdQ idle in mclk

										// [3]: cmdQ idle in eclk

										// [4]: parser vtx dec idle

										// [5]: VS idle

										// [6]: clip idle

										// [7]: setup idle

										// [8]: xyshading idle

										// [9]: tile bridge idle

										// [10]: TZ idle

										// [11]: PS idle

										// [12]: AA idle

										// [13]: ZS idle

										// [14]: texture idle

										// [15]: zpost idle

										// [16]: zcache idle

										// [17]: cpost idle

										// [18]: ccache idle

										// [19]: arbiter idle

#define SHF_CQ_STATUS        1



#define MSK_3D_IDLE             (1<<1)

#define MSK_CMDQ_MCLK_IDLE      (1<<2)

#define MSK_CMDQ_ECLK_IDLE      (1<<3)

#define MSK_PARSER_IDLE         (1<<4)

#define MSK_VS_IDLE             (1<<5)

#define MSK_CLIP_IDLE           (1<<6)

#define MSK_SETUP_IDLE          (1<<7)

#define MSK_XYSHADE_IDLE        (1<<8)

#define MSK_TILE_BRIDGE_IDLE    (1<<9)

#define MSK_TZ_IDLE             (1<<10)

#define MSK_PS_IDLE             (1<<11)

#define MSK_AA_IDLE             (1<<12)

#define MSK_ZS_IDLE             (1<<13)

#define MSK_TEX_IDLE            (1<<14)

#define MSK_ZPOST_IDLE          (1<<15)

#define MSK_ZCACHE_IDLE         (1<<16)

#define MSK_CPOST_IDLE          (1<<17)

#define MSK_CCACHE_IDLE         (1<<18)

#define MSK_ARBITER_IDLE        (1<<19)



/*--------------------------------------------------------------------------------------*/

#define MSK_OFIFO_DONE       0x01000000 //PG last image  to arbiter (read only)

#define SHF_OFIFO_DONE       24



/*--------------------------------------------------------------------------------------*/

#define MSK_G3D_U_GATE       0x06000000 //clk_g3d_uclk gating

#define SHF_G3D_U_GATE       25





/****************************************************************************************/

#define REG_CQ_BASE          0x8020    //debug offset = 0x40

/*--------------------------------------------------------------------------------------*/

#define MSK_CQ_BASE          0x0ffffffc //Command Q base address, require  8 byte alignment

										// Command Q size : 4Mbyte (through RIU bus only)

										// Support 64M DRAM (bit 26 is useless)

#define SHF_CQ_BASE          2





/****************************************************************************************/

#define REG_CQ_RD_PTR        0x8024    //debug offset = 0x48

/*--------------------------------------------------------------------------------------*/

#define MSK_CQ_ENGINE_RDPTR  0x003fffff //Command Q read pointer, update by Command Q  engine 

										// Command Q size : 4Mbyte (through RIU bus only)

#define SHF_CQ_ENGINE_RDPTR  0





/****************************************************************************************/

#define REG_CQ_WT_PTR        0x8028    //debug offset = 0x50

/*--------------------------------------------------------------------------------------*/

#define MSK_CQ_SW_WRTPTR     0x003fffff //Command Q write pointer, update by SW(ARM CPU),

										// Command Q size : 4Mbyte (through RIU bus only)

#define SHF_CQ_SW_WRTPTR     0





/****************************************************************************************/

#define REG_CQ_REQ_TH        0x802c    //debug offset = 0x58

/*--------------------------------------------------------------------------------------*/

#define MSK_CQ_REQ_THRESH    0x0000001f //HW FIFO request threshold (unit 64 bits)

#define SHF_CQ_REQ_THRESH    0



/*--------------------------------------------------------------------------------------*/

#define MSK_CQ_PRIOR_HI_THRESH 0x00001f00 //when REG_CQ_PRIOR_MODE = 2, CQ2AR_RDRQ_PRIORITY will be assert if command FIFO empty count >= REG_CQ_PRIOR_HI_THRESH

#define SHF_CQ_PRIOR_HI_THRESH 8



/*--------------------------------------------------------------------------------------*/

#define MSK_CQ_PRIOR_MODE    0x00006000 //Command Q read request priority mode. 

										// 0: force priority (CQ2AR_RDRQ_PRIORITY) to 0,

										// 1: force priority (CQ2AR_RDRQ_PRIORITY) t0 1,

										// 2: assert priority (CQ2AR_RDRQ_PRIORITY) based on  REG_CQ_HI_PRIOR_THRESH

#define SHF_CQ_PRIOR_MODE    13



/*--------------------------------------------------------------------------------------*/

#define MSK_CQ_SW_CQSIZE     0x00070000 //Dram Command Q Size:

										// 0: 16KB

										// 1: 32KB

										// 2: 64KB

										// 3: 128KB

										// 4: 512KB 

										// 5: 1M 

										// 6: 2M 

										// 7: 4M

#define SHF_CQ_SW_CQSIZE     16



/*--------------------------------------------------------------------------------------*/

#define MSK_CQ_SWRST         0x00080000 //CQ SW reset

#define SHF_CQ_SWRST         19





/****************************************************************************************/

#define REG_PRIM_END         0x8030    //debug offset = 0x60

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_PRIMITIVES_END 0x0000000f //When parser receive this address, need flush this group of primitive

										// [1:0]

										// 0: Wait Parser + VS idle

										// 1: Wait Parser + VS + Clip + Setup idle

										// 2: Wait Parser + VS + Clip + Setup +Render+Cache+Arbiter idle

										// [2]

										// 0: not frame end

										// 1: frame end

										// [3]

										// 0: write to double buffer frame 0 in next frame

										// 1: write to double buffer frame 1 in next frame

#define SHF_PA_PRIMITIVES_END 0



#define VAL_LEnd_PV         0   // wait for Parser and VS idle

#define VAL_LEnd_PVCS       1   // wait for Parser, VS, Clip, and Setup idle

#define VAL_LEnd_PVCSRCA    2   // wait for Parser, VS, Clip, Setup, Render, Cache, and Arbiter idle



#define VAL_FRAME_END       4   // frame end





/****************************************************************************************/

#define REG_FIRE_MODE        0x8034    //debug offset = 0x68

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_FIRE_MODE     0x00000007 //0: packet global data

										// 1: packet vertex data

										// 2: 8 bit index mode

										// 3: 16 bit index mode

										// 4: buffer mode

#define SHF_PA_FIRE_MODE     0



#define VAL_PKT_GLOBAL          (0 << SHF_PA_FIRE_MODE)

#define VAL_PKT_VERTEX          (1 << SHF_PA_FIRE_MODE)

#define VAL_PKT_INDEX8          (2 << SHF_PA_FIRE_MODE)

#define VAL_PKT_INDEX16         (3 << SHF_PA_FIRE_MODE)

#define VAL_PKT_BUFFER          (4 << SHF_PA_FIRE_MODE)



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_VEC_1T        0x00000008 //1T vector output to USH,(performance used)

#define SHF_PA_VEC_1T        3



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_HITMD_EN      0x00000010 //reduce the parser bandwitdh ,(performance used)

#define SHF_PA_HITMD_EN      4



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_KEEP_LOAD_EN  0x00000020 //parser request keep going , dont check the fetch fifo, (performance used)

#define SHF_PA_KEEP_LOAD_EN  5



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_SHD_1T        0x00000040 //shade 1T mode in parser data conversion (JANUS2 only)

#define SHF_PA_SHD_1T        6



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_RD128_EN      0x00000080 //Parser read (PL/LD) 128b-interface with arbiter (JANUS2 only)

#define SHF_PA_RD128_EN      7



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_PGEND_MD      0x00000300 //parser load request page mode  2¡¦b00: 8x128 (16x64);2¡¦b01:16x128 (32x64);2¡¦b1x: 32x128 (JANUS2 only)

#define SHF_PA_PGEND_MD      8



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_BUF_MD_SIZE   0xffff0000 //Vertex size in buffer mode

#define SHF_PA_BUF_MD_SIZE   16





/****************************************************************************************/

#define REG_PRIM_TYPE        0x8038    //debug offset = 0x70

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_PRIMITIVE_TYPE 0x00000007 //0: Point

										// 1: Line List

										// 2. Line Loop

										// 3. Line Strip

										// 4: Triangle List

										// 5. Triangle Strip

										// 6: Triangle Fan

#define SHF_PA_PRIMITIVE_TYPE 0



#define VAL_POINT               (0 << SHF_PA_PRIMITIVE_TYPE)

#define VAL_LINELIST            (1 << SHF_PA_PRIMITIVE_TYPE)

#define VAL_LINELOOP            (2 << SHF_PA_PRIMITIVE_TYPE)

#define VAL_LINESTRIP           (3 << SHF_PA_PRIMITIVE_TYPE)

#define VAL_TRIANGLELIST        (4 << SHF_PA_PRIMITIVE_TYPE)

#define VAL_TRIANGLESTRIP       (5 << SHF_PA_PRIMITIVE_TYPE)

#define VAL_TRIANGLEFAN         (6 << SHF_PA_PRIMITIVE_TYPE)



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_VECTOR_NO     0x00000038 //Used for vector format looping

										// 0: 1 vector/vertex

										// 1: 2 vector/vertex

										// 2: 3 vector/vertex

										// 3: 4 vector/vertex

										// 4: 5 vector/vertex

										// 5: 6 vector/vertex

										// 6: 7 vector/vertex

#define SHF_PA_VECTOR_NO     3



/*--------------------------------------------------------------------------------------*/

#define MSK_ENGIDLE_CNT_SEL  0x000000c0 //Engine Idle Credit Count.

										// 0: 16, 1: 32, 2: 64, 3:128

#define SHF_ENGIDLE_CNT_SEL  6



#define VAL_EIDLE_CNTC_16       0

#define VAL_EIDLE_CNTC_32       1

#define VAL_EIDLE_CNTC_64       2

#define VAL_EIDLE_CNTC_128      3

#define VAL_EIDLE_CNTC_FONT     0   // for font rendering





/****************************************************************************************/

#define REG_VEC01_FMT        0x803c    //debug offset = 0x78

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_VEC0_FMT      0x0000ffff //[15;13] Reserved

										// [12]   integer normalize

										// [11:10] CopyDW 

										//   00-> Source is  1DW 

										//   01-> Source is  2DW 

										//   10-> Source is 3DW 

										//   11-> Source is 4DW 

										// [9:8] SplitDW

										//   00-> no split, direct copy 

										//   01-> split 1stDW to 8 8 8 8 

										//   10-> split 1st,2ndDW to 16 16 16 16 

										//   11-> Reserved 

										// [7:5] format conversion  

										//   000-> s[8]23=>s[8]23

										//   001-> s15.16=>s[8]23 

										//   010-> s15 =>s[8]23

										//   011-> u16 =>s[8]23

										//   100 -> s7=>s[8]23

										//   101-> u8=>s[8]23  

										//   Others-> Reserved  

										// [4:3] Modify

										//   00 -> X 0 0 1

										//   01 -> X Y 0 1

										//   10 -> X Y Z 1

										//   11 -> X Y Z W

										// [2:0] destination (reserved)

										// ---To Setup

										// ---  000: XYZW

										// ---  001: DIFF (RGBA)

										// ---  010: Normal (Nx, Ny, Nz)

										// ---  011: TX0 (U0, V0, M0, N0)

										// ---  100: TX1 (U1, V1, M1, N1)

										// ---  101: Point Size

										//   others: Reserved

#define SHF_PA_VEC0_FMT      0



#define VAL_VF_NORMALIZE            0x00001000



#define VAL_VF_CPDW_1DW             0x00000000

#define VAL_VF_CPDW_2DW             0x00000400

#define VAL_VF_CPDW_3DW             0x00000800

#define VAL_VF_CPDW_4DW             0x00000C00



#define VAL_VF_SPLITDW_NO           0x00000000

#define VAL_VF_SPLITDW_8            0x00000100

#define VAL_VF_SPLITDW_16           0x00000200



#define VAL_VF_FC_S8P23             0x00000000

#define VAL_VF_FC_S15P16            0x00000020

#define VAL_VF_FC_S15               0x00000040

#define VAL_VF_FC_U16               0x00000060

#define VAL_VF_FC_S7                0x00000080

#define VAL_VF_FC_U8                0x000000A0



#define VAL_VF_MODIFY_X001          0x00000000

#define VAL_VF_MODIFY_XY01          0x00000008

#define VAL_VF_MODIFY_XYZ1          0x00000010

#define VAL_VF_MODIFY_XYZW          0x00000018



#define VAL_VF_DEST_POSITION        0x00000000

#define VAL_VF_DEST_DIFFUSE         0x00000001

#define VAL_VF_DEST_NORMAL          0x00000002

#define VAL_VF_DEST_FOG             0x00000002

#define VAL_VF_DEST_TEXCOORD0       0x00000003

#define VAL_VF_DEST_TEXCOORD1       0x00000004

#define VAL_VF_DEST_POINTSIZE       0x00000005



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_VEC1_FMT      0xffff0000 //same as above

#define SHF_PA_VEC1_FMT      16





/****************************************************************************************/

#define REG_VEC23_FMT        0x8040    //debug offset = 0x80

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_VEC2_FMT      0x0000ffff //same as above

#define SHF_PA_VEC2_FMT      0



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_VEC3_FMT      0xffff0000 //same as above

#define SHF_PA_VEC3_FMT      16





/****************************************************************************************/

#define REG_VEC45_FMT        0x8044    //debug offset = 0x88

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_VEC4_FMT      0x0000ffff //same as above

#define SHF_PA_VEC4_FMT      0



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_VEC5_FMT      0xffff0000 //same as above

#define SHF_PA_VEC5_FMT      16





/****************************************************************************************/

#define REG_VEC67_FMT        0x8048    //debug offset = 0x90

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_VEC6_FMT      0x0000ffff //same as above

#define SHF_PA_VEC6_FMT      0



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_VEC7_FMT      0xffff0000 //same as above

#define SHF_PA_VEC7_FMT      16





/****************************************************************************************/

#define REG_AA_TZ            0x804c    //debug offset = 0x98

/*--------------------------------------------------------------------------------------*/

#define MSK_ANTIALIAS_MD     0x00000001 //0:Mode0; 1:Mode1; select the AA pattern

#define SHF_ANTIALIAS_MD     0



/*--------------------------------------------------------------------------------------*/

#define MSK_ANTIALIAS_CSAA_OFF 0x00000002 //CSAA function off

#define SHF_ANTIALIAS_CSAA_OFF 1



/*--------------------------------------------------------------------------------------*/

#define MSK_ANTIALIAS_MSAAMD 0x0000000c //0:2X;1:Quncunx ;2:4X; MSAA mode no virtual sample

#define SHF_ANTIALIAS_MSAAMD 2



/*--------------------------------------------------------------------------------------*/

#define MSK_ANTIALIAS_1PASS  0x00000010 //AA mode first pass: render objects pass

#define SHF_ANTIALIAS_1PASS  4



/*--------------------------------------------------------------------------------------*/

#define MSK_ANTIALIAS_2PASS  0x00000020 //AA mode second pass::down filter pass

#define SHF_ANTIALIAS_2PASS  5



/*--------------------------------------------------------------------------------------*/

#define MSK_TILEZT_EXPAND    0x00000100 //Expand tile z test result range (TZ_MAX, TZ_MIN)

#define SHF_TILEZT_EXPAND    8



/*--------------------------------------------------------------------------------------*/

#define MSK_TZINI_VALUE      0x3fff0000 //tile z initial value format :fix14

#define SHF_TZINI_VALUE      16





/****************************************************************************************/

#define REG_ZINI_VALUE       0x8050    //debug offset = 0xa0

/*--------------------------------------------------------------------------------------*/

#define MSK_ZINI_VALUE       0xffffffff //the initial depth value(accord z format; )

#define SHF_ZINI_VALUE       0





/****************************************************************************************/

#define REG_AA_BASE          0x8058    //debug offset = 0xb0

/*--------------------------------------------------------------------------------------*/

#define MSK_AABUF_BAS        0x0fffffff //anti-alisa buffer base address

#define SHF_AABUF_BAS        0





/****************************************************************************************/

#define REG_AA_PITCH         0x805c    //debug offset = 0xb8

/*--------------------------------------------------------------------------------------*/

#define MSK_AABUF_PITCH      0x00001fff //anti-alias Buffer Pitch, 8 bytes align (due to MIU 64 bit interface)

										// Support up to 16K byte => [13:0]

#define SHF_AABUF_PITCH      0





/****************************************************************************************/

#define REG_TZ_BASE          0x8064    //debug offset = 0xc8

/*--------------------------------------------------------------------------------------*/

#define MSK_TZBUF_BAS        0x0fffffff //tile z buffer base address

#define SHF_TZBUF_BAS        0





/****************************************************************************************/

#define REG_TZ_PITCH         0x8068    //debug offset = 0xd0

/*--------------------------------------------------------------------------------------*/

#define MSK_TZBUF_PITCH      0x00000fff //Tile Z  Buffer Pitch, 8 bytes align (due to MIU 64 bit interface)

										// Support up to 16K byte => [13:0]

#define SHF_TZBUF_PITCH      0





/****************************************************************************************/

#define REG_SETUP_SET        0x806c    //debug offset = 0xd8

/*--------------------------------------------------------------------------------------*/

#define MSK_SE_CULL_DIR      0x00000004 //Drop the triangle when the vertex sequence (before top/middle/bottom sorting) is CW 

										// 0: cull when CCW (counter clock wise direction), CW if OpenGL coordinate

										// 1: cull when CW (clock wise direction), CCW if OpenGL coordinate

#define SHF_SE_CULL_DIR      2



#define VAL_CULL_CW          (0<<SHF_CULL_DIR)

#define VAL_CULL_CCW         (1<<SHF_CULL_DIR)



/*--------------------------------------------------------------------------------------*/

#define MSK_SE_FRONT_FACE_DIR 0x00000008 //0 : CCW (select Back  color if Det < 0, select Front color if Det > 0)

										// 1 : CW  (select Back  color if Det > 0, select Front color if Det < 0)

#define SHF_SE_FRONT_FACE_DIR 3



/*--------------------------------------------------------------------------------------*/

#define MSK_SE_TX0_COOR_REPLACE_EN 0x00000010 //Texture 0 coordinate of point 

										// 0: texture coordinate is unique in every pixel within point, the value is copy from vertex data

										// 1: texture coordinate u within point from left to right is from 0 to 1, v from top to bottom is 0 to 1

#define SHF_SE_TX0_COOR_REPLACE_EN 4



/*--------------------------------------------------------------------------------------*/

#define MSK_SE_TX1_COOR_REPLACE_EN 0x00000020 //Texture 1 coordinate of point 

										// 0: texture coordinate is unique in every pixel within point, the value is copy from vertex data

										// 1: texture coordinate u within point from left to right is from 0 to 1, v from top to bottom is 0 to 1

#define SHF_SE_TX1_COOR_REPLACE_EN 5





/****************************************************************************************/

#define REG_DEPTH_SCALE      0x8070    //debug offset = 0xe0

/*--------------------------------------------------------------------------------------*/

#define MSK_SE_DEPTH_SCALE   0xffffffff //Slope Coefficient for Polygon Offset (s[8].23)

#define SHF_SE_DEPTH_SCALE   0





/****************************************************************************************/

#define REG_DEPTH_OFFSET     0x8074    //debug offset = 0xe8

/*--------------------------------------------------------------------------------------*/

#define MSK_SE_DEPTH_OFFSET  0xffffffff //Resolution Coefficient for Polygon Offset (s[8].23)

#define SHF_SE_DEPTH_OFFSET  0





/****************************************************************************************/

#define REG_X_OFST_UYST      0x8078    //debug offset = 0xf0

/*--------------------------------------------------------------------------------------*/

#define MSK_SE_X_OFST_UYST   0xffffffff //Uyst when uv is replace by xy mode is enable

#define SHF_SE_X_OFST_UYST   0





/****************************************************************************************/

#define REG_Y_OFST_VYST      0x807c    //debug offset = 0xf8

/*--------------------------------------------------------------------------------------*/

#define MSK_SE_Y_OFST_VYST   0xffffffff //Vyst when uv is replace by xy mode is enable

#define SHF_SE_Y_OFST_VYST   0





/****************************************************************************************/

#define REG_X_SCAL_UDX       0x8080    //debug offset = 0x100

/*--------------------------------------------------------------------------------------*/

#define MSK_SE_X_SCAL_UDX    0xffffffff //Udx when uv is replace by xy mode is enable

#define SHF_SE_X_SCAL_UDX    0





/****************************************************************************************/

#define REG_Y_SCAL_VDY       0x8084    //debug offset = 0x108

/*--------------------------------------------------------------------------------------*/

#define MSK_SE_Y_SCAL_VDY    0xffffffff //Vdy when uv is replace by xy mode is enable

#define SHF_SE_Y_SCAL_VDY    0





/****************************************************************************************/

#define REG_G3DPLL_CTRL0     0x8088    //debug offset = 0x110

/*--------------------------------------------------------------------------------------*/

#define MSK_G3DPLL_CTRL0     0x3fffffff //G3DPLL control0

#define SHF_G3DPLL_CTRL0     0





/****************************************************************************************/

#define REG_G3DPLL_CTRL1     0x808c    //debug offset = 0x118

/*--------------------------------------------------------------------------------------*/

#define MSK_G3DPLL_CTRL1     0x007fffff //G3DPLL control1

#define SHF_G3DPLL_CTRL1     0



/*--------------------------------------------------------------------------------------*/

#define MSK_G3DPLL_OUT_00    0x01000000 //read only

#define SHF_G3DPLL_OUT_00    24



/*--------------------------------------------------------------------------------------*/

#define MSK_G3DPLL_OUT_01    0x02000000 //read only

#define SHF_G3DPLL_OUT_01    25



/*--------------------------------------------------------------------------------------*/

#define MSK_G3DPLL_OUT_02    0x04000000 //read only

#define SHF_G3DPLL_OUT_02    26



/*--------------------------------------------------------------------------------------*/

#define MSK_G3DPLL_OUT_03    0x08000000 //read only

#define SHF_G3DPLL_OUT_03    27





/****************************************************************************************/

#define REG_CLIP_LR          0x8090    //debug offset = 0x120

/*--------------------------------------------------------------------------------------*/

#define MSK_XS_LIMIT_L       0x000007ff //Left scissor window on screen space, (U11)

#define SHF_XS_LIMIT_L       0



/*--------------------------------------------------------------------------------------*/

#define MSK_XS_LIMIT_R       0x07ff0000 //Right scissor window on screen space, (U11)

#define SHF_XS_LIMIT_R       16





/****************************************************************************************/

#define REG_CLIP_TB          0x8094    //debug offset = 0x128

/*--------------------------------------------------------------------------------------*/

#define MSK_XS_LIMIT_T       0x000007ff //Top scissor window on screen space, (U11)

#define SHF_XS_LIMIT_T       0



/*--------------------------------------------------------------------------------------*/

#define MSK_XS_LIMIT_B       0x07ff0000 //Bottom scissor window on screen space, (U11)

#define SHF_XS_LIMIT_B       16





/****************************************************************************************/

#define REG_PAGE_END         0x8098    //debug offset = 0x130

/*--------------------------------------------------------------------------------------*/

#define MSK_XS_PAGE_END_MOD  0x00000001 //XY shading assert page end mode

										// 0: 1X4 tile boundary

										// 1: 2X4 tile boundary

#define SHF_XS_PAGE_END_MOD  0



/*--------------------------------------------------------------------------------------*/

#define MSK_XS_PAGE_SIZE     0x00000002 //XY shading  page size mode

#define SHF_XS_PAGE_SIZE     1



/*--------------------------------------------------------------------------------------*/

#define MSK_XS_PAGE_MODE_EN  0x00000004 //XS_PAGE_MODE_EN

#define SHF_XS_PAGE_MODE_EN  2



/*--------------------------------------------------------------------------------------*/

#define MSK_XS_LINEAR_PAGEND_MODE 0x00000078 //XY shading assert page end mode extended

										// 0001: X4 tile boundary

										// 0010: X8 tile boundary

										// 0100: X16 tile boundary

										// 1000: X32 tile boundary

#define SHF_XS_LINEAR_PAGEND_MODE 3



/*--------------------------------------------------------------------------------------*/

#define MSK_XS_AA_PAGE_END_A_MODE 0x00000180 //XY shading AA page end mode (except TZ)

										// 00: X1 AA tile boundary

										// 01: X2 AA tile boundary

										// 10: X4 AA tile boundary

										// 11: X8 AA tile boundary

#define SHF_XS_AA_PAGE_END_A_MODE 7



/*--------------------------------------------------------------------------------------*/

#define MSK_XS_AA_PAGE_END_B_MODE 0x00000600 //XY shading AA page end mode for TZ

										// 00: X1 AA tile boundary

										// 01: X2 AA tile boundary

										// 10: X4 AA tile boundary

										// 11: X8 AA tile boundary

#define SHF_XS_AA_PAGE_END_B_MODE 9





/****************************************************************************************/

#define REG_WLINE_WIDTH      0x809c    //debug offset = 0x138

/*--------------------------------------------------------------------------------------*/

#define MSK_XS_WLINE_WIDTH   0x000007ff //Width of openGL wide line.

#define SHF_XS_WLINE_WIDTH   0





/****************************************************************************************/

#define REG_TS_AA            0x80a8    //debug offset = 0x150

/*--------------------------------------------------------------------------------------*/

#define MSK_TS_AA_MODE       0x00000001 //Anti-alias mode, 0: use average, 1: single point

#define SHF_TS_AA_MODE       0





/****************************************************************************************/

#define REG_GP_GBL0          0x80b4    //debug offset = 0x168

/*--------------------------------------------------------------------------------------*/

#define MSK_GP_GBL0          0xffffffff //General Purpose Global

#define SHF_GP_GBL0          0





/****************************************************************************************/

#define REG_GP_GBL1          0x80b8    //debug offset = 0x170

/*--------------------------------------------------------------------------------------*/

#define MSK_GP_GBL1          0xffffffff //General Purpose Global

#define SHF_GP_GBL1          0





/****************************************************************************************/

#define REG_TX_NUM           0x80c4    //debug offset = 0x188

/*--------------------------------------------------------------------------------------*/

#define MSK_TX_NUM           0x00000007 //Back Texture Number

#define SHF_TX_NUM           0

#define MSK_TBAPEND_MD       0x00000008

#define SHF_TBAPEND_MD       3



/****************************************************************************************/

#define REG_TEX0_SET0        0x80e0    //debug offset = 0x1c0

/*--------------------------------------------------------------------------------------*/

#define MSK_TX0_WRAP_S       0x00000003 //Texture0 wrapping mode in S direction:

										// 0: ClampToEdge,      1: Repeat

										// 2: Reserved               3: Mirror Repeat

#define SHF_TX0_WRAP_S       0



/*--------------------------------------------------------------------------------------*/

#define MSK_TX0_WRAP_T       0x0000000c //Texture0 wrapping mode in T direction:

										// 0: ClampToEdge,      1: Repeat

										// 2: Reserved               3: Mirror Repeat

#define SHF_TX0_WRAP_T       2



/*--------------------------------------------------------------------------------------*/

#define MSK_TX0_MAGFLT       0x00000010 //Texture0 Mag Filter: 0: Nearest, 1: Linear

#define SHF_TX0_MAGFLT       4



/*--------------------------------------------------------------------------------------*/

#define MSK_TX0_MINFLT       0x000000e0 //Texture0 Min Filter: 

										// 0: Nearest,                                        1: Linear

										// 2: Nearest_MipMap_Nearest,        3: Linear_MipMap_Nearest,

										// 4: Nearest_MipMap_Linear,           5: Linear_MipMap_Linear

#define SHF_TX0_MINFLT       5



/*--------------------------------------------------------------------------------------*/

#define MSK_TX0_FLT_TH       0x00000100 //0: Use Mag filter if p<=0        1: Use Mag filter if p<=0.5

#define SHF_TX0_FLT_TH       8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX0_MIPMAP_LVL   0x00001e00 //Texture0 MipMap Level (Max 11 Levels) = Level number -1

#define SHF_TX0_MIPMAP_LVL   9



/*--------------------------------------------------------------------------------------*/

#define MSK_TX0_COORD_BPMD   0x00006000 //Texture0 Coordinate Bypass Mode([00]: Off [01]: 11.5 BP+1 [10]: us11 BP-a [11]: us11 BP-b)

#define SHF_TX0_COORD_BPMD   13



/*--------------------------------------------------------------------------------------*/

#define MSK_TX0_BC_EN        0x00008000 //Texture0 Border Color Enable

#define SHF_TX0_BC_EN        15



/*--------------------------------------------------------------------------------------*/

#define MSK_TX0_PIXALIGN_EN  0x00010000 //Texture0 Pixel Alignment Enable (Only Support 32/16/8 Bits Texture Format)

#define SHF_TX0_PIXALIGN_EN  16



/*--------------------------------------------------------------------------------------*/

#define MSK_TX0_TEXEL_POS    0x00020000 //Texture0 Texel Position ([0]: Normal [1]: LSBINV(10325476))

#define SHF_TX0_TEXEL_POS    17



/*--------------------------------------------------------------------------------------*/

#define MSK_TX0_PACK_EN      0x00040000 //Texture0 Pack Texture Enable (for NPW2/N8BALN Texture)

#define SHF_TX0_PACK_EN      18



/*--------------------------------------------------------------------------------------*/

#define MSK_TX0_FMT          0x07e00000 //Texture0 Format.

										//  0: Palette1_RGB_565          1: Palette1_ARGB_4444

										//  2: Palette1_ARGB_1555     3: Palette1_ARGB_8888

										//  4: Palette2_RGB_565          5: Palette2_ARGB_4444

										//  6: Palette2_ARGB_1555     7: Palette2_ARGB_8888

										//  8: Palette4_RGB_565          9: Palette4_ARGB_4444

										// 10: Palette4_ARGB_1555   11: Palette4_ARGB_8888

										// 12: Palette8_RGB_565        13: Palette8_ARGB_4444

										// 14: Palette8_ARGB_1555    15: Palette8_ARGB_8888

										// 16: Alpha_8                         17: Luminance_8 

										// 18: YUV420 for Y               20: AlphaLuminance_88

										// 21: RGB_565                       22: ARGB_4444

										// 23: ARGB_1555                  24: YUV_420*(16bits)

										// 28: ARGB_8888                  29: ARGB_8888PLT Independent (OpenVG)

										// 30: YUV_422*(32bits)        31: 32Bits Floating      

										// 32: DXT1 RGB (64  bits)    33: DXT1 ARGB(64  bits)

										// 37: DXT3     (128 bits)        39: DXT5     (128 bits)

										// The sequence from left to right is MSB to LSB

#define SHF_TX0_FMT          21



#define VAL_TEX_PAL1_RGB565     (0<<SHF_TX0_FMT)

#define VAL_TEX_PAL1_ARGB4444   (1<<SHF_TX0_FMT)

#define VAL_TEX_PAL1_ARGB1555   (2<<SHF_TX0_FMT)

#define VAL_TEX_PAL1_ARGB8888   (3<<SHF_TX0_FMT)

#define VAL_TEX_PAL2_RGB565     (4<<SHF_TX0_FMT)

#define VAL_TEX_PAL2_ARGB4444   (5<<SHF_TX0_FMT)

#define VAL_TEX_PAL2_ARGB1555   (6<<SHF_TX0_FMT)

#define VAL_TEX_PAL2_ARGB8888   (7<<SHF_TX0_FMT)

#define VAL_TEX_PAL4_RGB565     (8<<SHF_TX0_FMT)

#define VAL_TEX_PAL4_ARGB4444   (9<<SHF_TX0_FMT)

#define VAL_TEX_PAL4_ARGB1555   (10<<SHF_TX0_FMT)

#define VAL_TEX_PAL4_ARGB8888   (11<<SHF_TX0_FMT)

#define VAL_TEX_PAL8_RGB565     (12<<SHF_TX0_FMT)

#define VAL_TEX_PAL8_ARGB4444   (13<<SHF_TX0_FMT)

#define VAL_TEX_PAL8_ARGB1555   (14<<SHF_TX0_FMT)

#define VAL_TEX_PAL8_ARGB8888   (15<<SHF_TX0_FMT)

#define VAL_TEX_A8              (16<<SHF_TX0_FMT)

#define VAL_TEX_L8              (17<<SHF_TX0_FMT)

#define VAL_TEX_Y_420           (18<<SHF_TX0_FMT)

#define VAL_TEX_AL88            (20<<SHF_TX0_FMT)

#define VAL_TEX_RGB565          (21<<SHF_TX0_FMT)

#define VAL_TEX_ARGB4444        (22<<SHF_TX0_FMT)

#define VAL_TEX_ARGB_1555       (23<<SHF_TX0_FMT)

#define VAL_TEX_YUV_420         (24<<SHF_TX0_FMT)



#define VAL_TEX_ARGB_8888       (28<<SHF_TX0_FMT)

#define VAL_TEX_ARGB_8888PLTI   (29<<SHF_TX0_FMT)

#define VAL_TEX_YUV_422         (30<<SHF_TX0_FMT)

#define VAL_TEX_F32             (31<<SHF_TX0_FMT)

#define VAL_TEX_DXT1            (32<<SHF_TX0_FMT)

#define VAL_TEX_DXT1_ALPHA      (33<<SHF_TX0_FMT)

#define VAL_TEX_DXT3            (37<<SHF_TX0_FMT)

#define VAL_TEX_DXT5            (39<<SHF_TX0_FMT)



/*--------------------------------------------------------------------------------------*/

#define MSK_TX0_ARGB_SWITCH  0x18000000 //Texture0 ARGB Switch (0: ARGB 1: RGBA 2: ABGR 3: BGRA)

#define SHF_TX0_ARGB_SWITCH  27



#define VAL_SWITCH_ARGB (0<<SHF_TX0_ARGB_SWITCH)

#define VAL_SWITCH_RGBA (1<<SHF_TX0_ARGB_SWITCH)

#define VAL_SWITCH_ABGR (2<<SHF_TX0_ARGB_SWITCH)

#define VAL_SWITCH_BGRA (3<<SHF_TX0_ARGB_SWITCH)



/*--------------------------------------------------------------------------------------*/

#define MSK_TX0_CUBIC        0x20000000 //Texture0 is cubic texture

#define SHF_TX0_CUBIC        29



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_TX0_SWIZ_EN   0x40000000 //Texture0 enable engine read in tile mode

#define SHF_AR_TX0_SWIZ_EN   30



/*--------------------------------------------------------------------------------------*/

#define MSK_TX0_NPWR2_EN     0x80000000 //Texture0 Non-Power-of-2 Enable

#define SHF_TX0_NPWR2_EN     31





/****************************************************************************************/

#define REG_TEX0_SET1        0x80e4    //debug offset = 0x1c8

/*--------------------------------------------------------------------------------------*/

#define MSK_TX0_WIDTH        0x000fff00 //Texture0 NPWR2 Width

#define SHF_TX0_WIDTH        8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX0_HEIGHT       0xfff00000 //Texture0 NPWR2 Height

#define SHF_TX0_HEIGHT       20





/****************************************************************************************/

#define REG_TEX1_SET0        0x80e8    //debug offset = 0x1d0

/*--------------------------------------------------------------------------------------*/

#define MSK_TX1_WRAP_S       0x00000003 //Texture1 wrapping mode in S direction:

										// 0: ClampToEdge,      1: Repeat

										// 2: Border                  3: Mirror Repeat

#define SHF_TX1_WRAP_S       0



/*--------------------------------------------------------------------------------------*/

#define MSK_TX1_WRAP_T       0x0000000c //Texture1 wrapping mode in T direction:

										// 0: ClampToEdge,      1: Repeat

										// 2: Border                  3: Mirror Repeat

#define SHF_TX1_WRAP_T       2



/*--------------------------------------------------------------------------------------*/

#define MSK_TX1_MAGFLT       0x00000010 //Texture1 Mag Filter: 0: Nearest, 1: Linear

#define SHF_TX1_MAGFLT       4



/*--------------------------------------------------------------------------------------*/

#define MSK_TX1_MINFLT       0x000000e0 //Texture1 Min Filter: 

										// 0: Nearest,                                        1: Linear

										// 2: Nearest_MipMap_Nearest,        3: Linear_MipMap_Nearest,

										// 4: Nearest_MipMap_Linear,           5: Linear_MipMap_Linear

#define SHF_TX1_MINFLT       5



/*--------------------------------------------------------------------------------------*/

#define MSK_TX1_FLT_TH       0x00000100 //0: Use Mag filter if p<=0        1: Use Mag filter if p<=0.5

#define SHF_TX1_FLT_TH       8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX1_MIPMAP_LVL   0x00001e00 //Texture1 MipMap Level (Max 11 Levels) = Level number -1

#define SHF_TX1_MIPMAP_LVL   9



/*--------------------------------------------------------------------------------------*/

#define MSK_TX1_COORD_BPMD   0x00006000 //Texture1 Coordinate Bypass Mode([00]: Off [01]: 11.5 BP+1 [10]: us11 BP-a [11]: us11 BP-b)

#define SHF_TX1_COORD_BPMD   13



/*--------------------------------------------------------------------------------------*/

#define MSK_TX1_BC_EN        0x00008000 //Texture1 Border Color Enable

#define SHF_TX1_BC_EN        15



/*--------------------------------------------------------------------------------------*/

#define MSK_TX1_PIXALIGN_EN  0x00010000 //Texture1 Pixel Alignment Enable (Only Support 32/16/8 Bits Texture Format)

#define SHF_TX1_PIXALIGN_EN  16



/*--------------------------------------------------------------------------------------*/

#define MSK_TX1_TEXEL_POS    0x00020000 //Texture1 Texel Position ([0]: Normal [1]: LSBINV(10325476))

#define SHF_TX1_TEXEL_POS    17



/*--------------------------------------------------------------------------------------*/

#define MSK_TX1_PACK_EN      0x00040000 //Texture1 Pack Texture Enable (for NPW2/N8BALN Texture)

#define SHF_TX1_PACK_EN      18



/*--------------------------------------------------------------------------------------*/

#define MSK_TX1_FMT          0x07e00000 //Texture1 Format.

										//  0: Palette1_RGB_565          1: Palette1_ARGB_4444

										//  2: Palette1_ARGB_1555     3: Palette1_ARGB_8888

										//  4: Palette2_RGB_565          5: Palette2_ARGB_4444

										//  6: Palette2_ARGB_1555     7: Palette2_ARGB_8888

										//  8: Palette4_RGB_565          9: Palette4_ARGB_4444

										// 10: Palette4_ARGB_1555   11: Palette4_ARGB_8888

										// 12: Palette8_RGB_565        13: Palette8_ARGB_4444

										// 14: Palette8_ARGB_1555    15: Palette8_ARGB_8888

										// 16: Alpha_8                         17: Luminance_8 

										// 18: YUV420 for Y               20: AlphaLuminance_88

										// 21: RGB_565                       22: ARGB_4444

										// 23: ARGB_1555                  24: YUV_420*(16bits)

										// 28: ARGB_8888                  29: ARGB_8888PLT Independent (OpenVG)

										// 30: YUV_422*(32bits)        31: 32Bits Floating      

										// 32: DXT1 RGB (64  bits)    33: DXT1 ARGB(64  bits)

										// 37: DXT3     (128 bits)        39: DXT5     (128 bits)

										// The sequence from left to right is MSB to LSB

#define SHF_TX1_FMT          21



/*--------------------------------------------------------------------------------------*/

#define MSK_TX1_ARGB_SWITCH  0x18000000 //Texture1 ARGB Switch (0: ARGB 1: RGBA 2: ABGR 3: BGRA)

#define SHF_TX1_ARGB_SWITCH  27



/*--------------------------------------------------------------------------------------*/

#define MSK_TX1_CUBIC        0x20000000 //Texture1 is cubic texture

#define SHF_TX1_CUBIC        29



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_TX1_SWIZ_EN   0x40000000 //Texture1 enable engine read in tile mode

#define SHF_AR_TX1_SWIZ_EN   30



/*--------------------------------------------------------------------------------------*/

#define MSK_TX1_NPWR2_EN     0x80000000 //Texture1 Non-Power-of-2 Enable

#define SHF_TX1_NPWR2_EN     31





/****************************************************************************************/

#define REG_TEX1_SET1        0x80ec    //debug offset = 0x1d8

/*--------------------------------------------------------------------------------------*/

#define MSK_TX1_WIDTH        0x000fff00 //Texture1 NPWR2 Width

#define SHF_TX1_WIDTH        8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX1_HEIGHT       0xfff00000 //Texture1 NPWR2 Height

#define SHF_TX1_HEIGHT       20





/****************************************************************************************/

#define REG_TEX2_SET0        0x80f0    //debug offset = 0x1e0

/*--------------------------------------------------------------------------------------*/

#define MSK_TX2_WRAP_S       0x00000003 //Texture2 wrapping mode in S direction:

										// 0: ClampToEdge,      1: Repeat

										// 2: Border                  3: Mirror Repeat

#define SHF_TX2_WRAP_S       0



/*--------------------------------------------------------------------------------------*/

#define MSK_TX2_WRAP_T       0x0000000c //Texture2 wrapping mode in T direction:

										// 0: ClampToEdge,      1: Repeat

										// 2: Border                  3: Mirror Repeat

#define SHF_TX2_WRAP_T       2



/*--------------------------------------------------------------------------------------*/

#define MSK_TX2_MAGFLT       0x00000010 //Texture2 Mag Filter: 0: Nearest, 1: Linear

#define SHF_TX2_MAGFLT       4



/*--------------------------------------------------------------------------------------*/

#define MSK_TX2_MINFLT       0x000000e0 //Texture2 Min Filter: 

										// 0: Nearest,                                        1: Linear

										// 2: Nearest_MipMap_Nearest,        3: Linear_MipMap_Nearest,

										// 4: Nearest_MipMap_Linear,           5: Linear_MipMap_Linear

#define SHF_TX2_MINFLT       5



/*--------------------------------------------------------------------------------------*/

#define MSK_TX2_FLT_TH       0x00000100 //0: Use Mag filter if p<=0        1: Use Mag filter if p<=0.5

#define SHF_TX2_FLT_TH       8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX2_MIPMAP_LVL   0x00001e00 //Texture2 MipMap Level (Max 11 Levels) = Level number -1

#define SHF_TX2_MIPMAP_LVL   9



/*--------------------------------------------------------------------------------------*/

#define MSK_TX2_COORD_BPMD   0x00006000 //Texture2 Coordinate Bypass Mode([00]: Off [01]: 11.5 BP+1 [10]: us11 BP-a [11]: us11 BP-b)

#define SHF_TX2_COORD_BPMD   13



/*--------------------------------------------------------------------------------------*/

#define MSK_TX2_BC_EN        0x00008000 //Texture2 Border Color Enable

#define SHF_TX2_BC_EN        15



/*--------------------------------------------------------------------------------------*/

#define MSK_TX2_PIXALIGN_EN  0x00010000 //Texture2 Pixel Alignment Enable (Only Support 32/16/8 Bits Texture Format)

#define SHF_TX2_PIXALIGN_EN  16



/*--------------------------------------------------------------------------------------*/

#define MSK_TX2_TEXEL_POS    0x00020000 //Texture2 Texel Position ([0]: Normal [1]: LSBINV(10325476))

#define SHF_TX2_TEXEL_POS    17



/*--------------------------------------------------------------------------------------*/

#define MSK_TX2_PACK_EN      0x00040000 //Texture2 Pack Texture Enable (for NPW2/N8BALN Texture)

#define SHF_TX2_PACK_EN      18



/*--------------------------------------------------------------------------------------*/

#define MSK_TX2_FMT          0x07e00000 //Texture2 Format.

										//  0: Palette1_RGB_565          1: Palette1_ARGB_4444

										//  2: Palette1_ARGB_1555     3: Palette1_ARGB_8888

										//  4: Palette2_RGB_565          5: Palette2_ARGB_4444

										//  6: Palette2_ARGB_1555     7: Palette2_ARGB_8888

										//  8: Palette4_RGB_565          9: Palette4_ARGB_4444

										// 10: Palette4_ARGB_1555   11: Palette4_ARGB_8888

										// 12: Palette8_RGB_565        13: Palette8_ARGB_4444

										// 14: Palette8_ARGB_1555    15: Palette8_ARGB_8888

										// 16: Alpha_8                         17: Luminance_8 

										// 18: YUV420 for Y               20: AlphaLuminance_88

										// 21: RGB_565                       22: ARGB_4444

										// 23: ARGB_1555                  24: YUV_420*(16bits)

										// 28: ARGB_8888                  29: ARGB_8888PLT Independent (OpenVG)

										// 30: YUV_422*(32bits)        31: 32Bits Floating      

										// 32: DXT1 RGB (64  bits)    33: DXT1 ARGB(64  bits)

										// 37: DXT3     (128 bits)        39: DXT5     (128 bits)

										// The sequence from left to right is MSB to LSB

#define SHF_TX2_FMT          21



/*--------------------------------------------------------------------------------------*/

#define MSK_TX2_ARGB_SWITCH  0x18000000 //Texture2 ARGB Switch (0: ARGB 1: RGBA 2: ABGR 3: BGRA)

#define SHF_TX2_ARGB_SWITCH  27



/*--------------------------------------------------------------------------------------*/

#define MSK_TX2_CUBIC        0x20000000 //Texture2 is cubic texture

#define SHF_TX2_CUBIC        29



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_TX2_SWIZ_EN   0x40000000 //Texture2 enable engine read in tile mode

#define SHF_AR_TX2_SWIZ_EN   30



/*--------------------------------------------------------------------------------------*/

#define MSK_TX2_NPWR2_EN     0x80000000 //Texture2 Non-Power-of-2 Enable

#define SHF_TX2_NPWR2_EN     31





/****************************************************************************************/

#define REG_TEX2_SET1        0x80f4    //debug offset = 0x1e8

/*--------------------------------------------------------------------------------------*/

#define MSK_TX2_WIDTH        0x000fff00 //Texture2 NPWR2 Width

#define SHF_TX2_WIDTH        8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX2_HEIGHT       0xfff00000 //Texture2 NPWR2 Height

#define SHF_TX2_HEIGHT       20





/****************************************************************************************/

#define REG_TEX3_SET0        0x80f8    //debug offset = 0x1f0

/*--------------------------------------------------------------------------------------*/

#define MSK_TX3_WRAP_S       0x00000003 //Texture3 wrapping mode in S direction:

										// 0: ClampToEdge,      1: Repeat

										// 2: Border                  3: Mirror Repeat

#define SHF_TX3_WRAP_S       0



/*--------------------------------------------------------------------------------------*/

#define MSK_TX3_WRAP_T       0x0000000c //Texture3 wrapping mode in T direction:

										// 0: ClampToEdge,      1: Repeat

										// 2: Border                  3: Mirror Repeat

#define SHF_TX3_WRAP_T       2



/*--------------------------------------------------------------------------------------*/

#define MSK_TX3_MAGFLT       0x00000010 //Texture3 Mag Filter: 0: Nearest, 1: Linear

#define SHF_TX3_MAGFLT       4



/*--------------------------------------------------------------------------------------*/

#define MSK_TX3_MINFLT       0x000000e0 //Texture3 Min Filter: 

										// 0: Nearest,                                        1: Linear

										// 2: Nearest_MipMap_Nearest,        3: Linear_MipMap_Nearest,

										// 4: Nearest_MipMap_Linear,           5: Linear_MipMap_Linear

#define SHF_TX3_MINFLT       5



/*--------------------------------------------------------------------------------------*/

#define MSK_TX3_FLT_TH       0x00000100 //0: Use Mag filter if p<=0        1: Use Mag filter if p<=0.5

#define SHF_TX3_FLT_TH       8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX3_MIPMAP_LVL   0x00001e00 //Texture3 MipMap Level (Max 11 Levels) = Level number -1

#define SHF_TX3_MIPMAP_LVL   9



/*--------------------------------------------------------------------------------------*/

#define MSK_TX3_COORD_BPMD   0x00006000 //Texture3 Coordinate Bypass Mode([00]: Off [01]: 11.5 BP+1 [10]: us11 BP-a [11]: us11 BP-b)

#define SHF_TX3_COORD_BPMD   13



/*--------------------------------------------------------------------------------------*/

#define MSK_TX3_BC_EN        0x00008000 //Texture3 Border Color Enable

#define SHF_TX3_BC_EN        15



/*--------------------------------------------------------------------------------------*/

#define MSK_TX3_PIXALIGN_EN  0x00010000 //Texture3 Pixel Alignment Enable (Only Support 32/16/8 Bits Texture Format)

#define SHF_TX3_PIXALIGN_EN  16



/*--------------------------------------------------------------------------------------*/

#define MSK_TX3_TEXEL_POS    0x00020000 //Texture3 Texel Position ([0]: Normal [1]: LSBINV(10325476))

#define SHF_TX3_TEXEL_POS    17



/*--------------------------------------------------------------------------------------*/

#define MSK_TX3_PACK_EN      0x00040000 //Texture3 Pack Texture Enable (for NPW2/N8BALN Texture)

#define SHF_TX3_PACK_EN      18



/*--------------------------------------------------------------------------------------*/

#define MSK_TX3_FMT          0x07e00000 //Texture3 Format.

										//  0: Palette1_RGB_565          1: Palette1_ARGB_4444

										//  2: Palette1_ARGB_1555     3: Palette1_ARGB_8888

										//  4: Palette2_RGB_565          5: Palette2_ARGB_4444

										//  6: Palette2_ARGB_1555     7: Palette2_ARGB_8888

										//  8: Palette4_RGB_565          9: Palette4_ARGB_4444

										// 10: Palette4_ARGB_1555   11: Palette4_ARGB_8888

										// 12: Palette8_RGB_565        13: Palette8_ARGB_4444

										// 14: Palette8_ARGB_1555    15: Palette8_ARGB_8888

										// 16: Alpha_8                         17: Luminance_8 

										// 18: YUV420 for Y               20: AlphaLuminance_88

										// 21: RGB_565                       22: ARGB_4444

										// 23: ARGB_1555                  24: YUV_420*(16bits)

										// 28: ARGB_8888                  29: ARGB_8888PLT Independent (OpenVG)

										// 30: YUV_422*(32bits)        31: 32Bits Floating      

										// 32: DXT1 RGB (64  bits)    33: DXT1 ARGB(64  bits)

										// 37: DXT3     (128 bits)        39: DXT5     (128 bits)

										// The sequence from left to right is MSB to LSB

#define SHF_TX3_FMT          21



/*--------------------------------------------------------------------------------------*/

#define MSK_TX3_ARGB_SWITCH  0x18000000 //Texture3 ARGB Switch (0: ARGB 1: RGBA 2: ABGR 3: BGRA)

#define SHF_TX3_ARGB_SWITCH  27



/*--------------------------------------------------------------------------------------*/

#define MSK_TX3_CUBIC        0x20000000 //Texture3 is cubic texture

#define SHF_TX3_CUBIC        29



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_TX3_SWIZ_EN   0x40000000 //Texture3 enable engine read in tile mode

#define SHF_AR_TX3_SWIZ_EN   30



/*--------------------------------------------------------------------------------------*/

#define MSK_TX3_NPWR2_EN     0x80000000 //Texture3 Non-Power-of-2 Enable

#define SHF_TX3_NPWR2_EN     31





/****************************************************************************************/

#define REG_TEX3_SET1        0x80fc    //debug offset = 0x1f8

/*--------------------------------------------------------------------------------------*/

#define MSK_TX3_WIDTH        0x000fff00 //Texture3 NPWR2 Width

#define SHF_TX3_WIDTH        8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX3_HEIGHT       0xfff00000 //Texture3 NPWR2 Height

#define SHF_TX3_HEIGHT       20





/****************************************************************************************/

#define REG_TEX4_SET0        0x8100    //debug offset = 0x200

/*--------------------------------------------------------------------------------------*/

#define MSK_TX4_WRAP_S       0x00000003 //Texture4 wrapping mode in S direction:

										// 0: ClampToEdge,      1: Repeat

										// 2: Border                  3: Mirror Repeat

#define SHF_TX4_WRAP_S       0



/*--------------------------------------------------------------------------------------*/

#define MSK_TX4_WRAP_T       0x0000000c //Texture4 wrapping mode in T direction:

										// 0: ClampToEdge,      1: Repeat

										// 2: Border                  3: Mirror Repeat

#define SHF_TX4_WRAP_T       2



/*--------------------------------------------------------------------------------------*/

#define MSK_TX4_MAGFLT       0x00000010 //Texture4 Mag Filter: 0: Nearest, 1: Linear

#define SHF_TX4_MAGFLT       4



/*--------------------------------------------------------------------------------------*/

#define MSK_TX4_MINFLT       0x000000e0 //Texture4 Min Filter: 

										// 0: Nearest,                                        1: Linear

										// 2: Nearest_MipMap_Nearest,        3: Linear_MipMap_Nearest,

										// 4: Nearest_MipMap_Linear,           5: Linear_MipMap_Linear

#define SHF_TX4_MINFLT       5



/*--------------------------------------------------------------------------------------*/

#define MSK_TX4_FLT_TH       0x00000100 //0: Use Mag filter if p<=0        1: Use Mag filter if p<=0.5

#define SHF_TX4_FLT_TH       8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX4_MIPMAP_LVL   0x00001e00 //Texture4 MipMap Level (Max 11 Levels) = Level number -1

#define SHF_TX4_MIPMAP_LVL   9



/*--------------------------------------------------------------------------------------*/

#define MSK_TX4_COORD_BPMD   0x00006000 //Texture4 Coordinate Bypass Mode([00]: Off [01]: 11.5 BP+1 [10]: us11 BP-a [11]: us11 BP-b)

#define SHF_TX4_COORD_BPMD   13



/*--------------------------------------------------------------------------------------*/

#define MSK_TX4_BC_EN        0x00008000 //Texture4 Border Color Enable

#define SHF_TX4_BC_EN        15



/*--------------------------------------------------------------------------------------*/

#define MSK_TX4_PIXALIGN_EN  0x00010000 //Texture4 Pixel Alignment Enable (Only Support 32/16/8 Bits Texture Format)

#define SHF_TX4_PIXALIGN_EN  16



/*--------------------------------------------------------------------------------------*/

#define MSK_TX4_TEXEL_POS    0x00020000 //Texture4 Texel Position ([0]: Normal [1]: LSBINV(10325476))

#define SHF_TX4_TEXEL_POS    17



/*--------------------------------------------------------------------------------------*/

#define MSK_TX4_PACK_EN      0x00040000 //Texture4 Pack Texture Enable (for NPW2/N8BALN Texture)

#define SHF_TX4_PACK_EN      18



/*--------------------------------------------------------------------------------------*/

#define MSK_TX4_FMT          0x07e00000 //Texture4 Format.

										//  0: Palette1_RGB_565          1: Palette1_ARGB_4444

										//  2: Palette1_ARGB_1555     3: Palette1_ARGB_8888

										//  4: Palette2_RGB_565          5: Palette2_ARGB_4444

										//  6: Palette2_ARGB_1555     7: Palette2_ARGB_8888

										//  8: Palette4_RGB_565          9: Palette4_ARGB_4444

										// 10: Palette4_ARGB_1555   11: Palette4_ARGB_8888

										// 12: Palette8_RGB_565        13: Palette8_ARGB_4444

										// 14: Palette8_ARGB_1555    15: Palette8_ARGB_8888

										// 16: Alpha_8                         17: Luminance_8 

										// 18: YUV420 for Y               20: AlphaLuminance_88

										// 21: RGB_565                       22: ARGB_4444

										// 23: ARGB_1555                  24: YUV_420*(16bits)

										// 28: ARGB_8888                  29: ARGB_8888PLT Independent (OpenVG)

										// 30: YUV_422*(32bits)        31: 32Bits Floating      

										// 32: DXT1 RGB (64  bits)    33: DXT1 ARGB(64  bits)

										// 37: DXT3     (128 bits)        39: DXT5     (128 bits)

										// The sequence from left to right is MSB to LSB

#define SHF_TX4_FMT          21



/*--------------------------------------------------------------------------------------*/

#define MSK_TX4_ARGB_SWITCH  0x18000000 //Texture4 ARGB Switch (0: ARGB 1: RGBA 2: ABGR 3: BGRA)

#define SHF_TX4_ARGB_SWITCH  27



/*--------------------------------------------------------------------------------------*/

#define MSK_TX4_CUBIC        0x20000000 //Texture4 is cubic texture

#define SHF_TX4_CUBIC        29



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_TX4_SWIZ_EN   0x40000000 //Texture4 enable engine read in tile mode

#define SHF_AR_TX4_SWIZ_EN   30



/*--------------------------------------------------------------------------------------*/

#define MSK_TX4_NPWR2_EN     0x80000000 //Texture4 Non-Power-of-2 Enable

#define SHF_TX4_NPWR2_EN     31





/****************************************************************************************/

#define REG_TEX4_SET1        0x8104    //debug offset = 0x208

/*--------------------------------------------------------------------------------------*/

#define MSK_TX4_WIDTH        0x000fff00 //Texture4 NPWR2 Width

#define SHF_TX4_WIDTH        8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX4_HEIGHT       0xfff00000 //Texture4 NPWR2 Height

#define SHF_TX4_HEIGHT       20





/****************************************************************************************/

#define REG_TEX5_SET0        0x8108    //debug offset = 0x210

/*--------------------------------------------------------------------------------------*/

#define MSK_TX5_WRAP_S       0x00000003 //Texture5 wrapping mode in S direction:

										// 0: ClampToEdge,      1: Repeat

										// 2: Border                  3: Mirror Repeat

#define SHF_TX5_WRAP_S       0



/*--------------------------------------------------------------------------------------*/

#define MSK_TX5_WRAP_T       0x0000000c //Texture5 wrapping mode in T direction:

										// 0: ClampToEdge,      1: Repeat

										// 2: Border                  3: Mirror Repeat

#define SHF_TX5_WRAP_T       2



/*--------------------------------------------------------------------------------------*/

#define MSK_TX5_MAGFLT       0x00000010 //Texture5 Mag Filter: 0: Nearest, 1: Linear

#define SHF_TX5_MAGFLT       4



/*--------------------------------------------------------------------------------------*/

#define MSK_TX5_MINFLT       0x000000e0 //Texture5 Min Filter: 

										// 0: Nearest,                                        1: Linear

										// 2: Nearest_MipMap_Nearest,        3: Linear_MipMap_Nearest,

										// 4: Nearest_MipMap_Linear,           5: Linear_MipMap_Linear

#define SHF_TX5_MINFLT       5



/*--------------------------------------------------------------------------------------*/

#define MSK_TX5_FLT_TH       0x00000100 //0: Use Mag filter if p<=0        1: Use Mag filter if p<=0.5

#define SHF_TX5_FLT_TH       8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX5_MIPMAP_LVL   0x00001e00 //Texture5 MipMap Level (Max 11 Levels) = Level number -1

#define SHF_TX5_MIPMAP_LVL   9



/*--------------------------------------------------------------------------------------*/

#define MSK_TX5_COORD_BPMD   0x00006000 //Texture5 Coordinate Bypass Mode([00]: Off [01]: 12.5 BP+1 [10]: us12 BP-a [11]: us12 BP-b)

#define SHF_TX5_COORD_BPMD   13



/*--------------------------------------------------------------------------------------*/

#define MSK_TX5_BC_EN        0x00008000 //Texture5 Border Color Enable

#define SHF_TX5_BC_EN        15



/*--------------------------------------------------------------------------------------*/

#define MSK_TX5_PIXALIGN_EN  0x00010000 //Texture5 Pixel Alignment Enable (Only Support 32/16/8 Bits Texture Format)

#define SHF_TX5_PIXALIGN_EN  16



/*--------------------------------------------------------------------------------------*/

#define MSK_TX5_TEXEL_POS    0x00020000 //Texture5 Texel Position ([0]: Normal [1]: LSBINV(10325476))

#define SHF_TX5_TEXEL_POS    17



/*--------------------------------------------------------------------------------------*/

#define MSK_TX5_PACK_EN      0x00040000 //Texture5 Pack Texture Enable (for NPW2/N8BALN Texture)

#define SHF_TX5_PACK_EN      18



/*--------------------------------------------------------------------------------------*/

#define MSK_TX5_FMT          0x07e00000 //Texture5 Format.

										//  0: Palette1_RGB_565          1: Palette1_ARGB_4444

										//  2: Palette1_ARGB_1555     3: Palette1_ARGB_8888

										//  4: Palette2_RGB_565          5: Palette2_ARGB_4444

										//  6: Palette2_ARGB_1555     7: Palette2_ARGB_8888

										//  8: Palette4_RGB_565          9: Palette4_ARGB_4444

										// 10: Palette4_ARGB_1555   11: Palette4_ARGB_8888

										// 12: Palette8_RGB_565        13: Palette8_ARGB_4444

										// 14: Palette8_ARGB_1555    15: Palette8_ARGB_8888

										// 16: Alpha_8                         17: Luminance_8 

										// 18: YUV420 for Y               20: AlphaLuminance_88

										// 21: RGB_565                       22: ARGB_4444

										// 23: ARGB_1555                  24: YUV_420*(16bits)

										// 28: ARGB_8888                  29: ARGB_8888PLT Independent (OpenVG)

										// 30: YUV_422*(32bits)        31: 32Bits Floating      

										// 32: DXT1 RGB (64  bits)    33: DXT1 ARGB(64  bits)

										// 37: DXT3     (128 bits)        39: DXT5     (128 bits)

										// The sequence from left to right is MSB to LSB

#define SHF_TX5_FMT          21



/*--------------------------------------------------------------------------------------*/

#define MSK_TX5_ARGB_SWITCH  0x18000000 //Texture5 ARGB Switch (0: ARGB 1: RGBA 2: ABGR 3: BGRA)

#define SHF_TX5_ARGB_SWITCH  27



/*--------------------------------------------------------------------------------------*/

#define MSK_TX5_CUBIC        0x20000000 //Texture5 is cubic texture

#define SHF_TX5_CUBIC        29



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_TX5_SWIZ_EN   0x40000000 //Texture5 enable engine read in tile mode

#define SHF_AR_TX5_SWIZ_EN   30



/*--------------------------------------------------------------------------------------*/

#define MSK_TX5_NPWR2_EN     0x80000000 //Texture5 Non-Power-of-2 Enable

#define SHF_TX5_NPWR2_EN     31





/****************************************************************************************/

#define REG_TEX5_SET1        0x810c    //debug offset = 0x218

/*--------------------------------------------------------------------------------------*/

#define MSK_TX5_WIDTH        0x000fff00 //Texture5 NPWR2 Width

#define SHF_TX5_WIDTH        8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX5_HEIGHT       0xfff00000 //Texture5 NPWR2 Height

#define SHF_TX5_HEIGHT       20





/****************************************************************************************/

#define REG_TEX6_SET0        0x8110    //debug offset = 0x220

/*--------------------------------------------------------------------------------------*/

#define MSK_TX6_WRAP_S       0x00000003 //Texture6 wrapping mode in S direction:

										// 0: ClampToEdge,      1: Repeat

										// 2: Border                  3: Mirror Repeat

#define SHF_TX6_WRAP_S       0



/*--------------------------------------------------------------------------------------*/

#define MSK_TX6_WRAP_T       0x0000000c //Texture6 wrapping mode in T direction:

										// 0: ClampToEdge,      1: Repeat

										// 2: Border                  3: Mirror Repeat

#define SHF_TX6_WRAP_T       2



/*--------------------------------------------------------------------------------------*/

#define MSK_TX6_MAGFLT       0x00000010 //Texture6 Mag Filter: 0: Nearest, 1: Linear

#define SHF_TX6_MAGFLT       4



/*--------------------------------------------------------------------------------------*/

#define MSK_TX6_MINFLT       0x000000e0 //Texture6 Min Filter: 

										// 0: Nearest,                                        1: Linear

										// 2: Nearest_MipMap_Nearest,        3: Linear_MipMap_Nearest,

										// 4: Nearest_MipMap_Linear,           5: Linear_MipMap_Linear

#define SHF_TX6_MINFLT       5



/*--------------------------------------------------------------------------------------*/

#define MSK_TX6_FLT_TH       0x00000100 //0: Use Mag filter if p<=0        1: Use Mag filter if p<=0.5

#define SHF_TX6_FLT_TH       8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX6_MIPMAP_LVL   0x00001e00 //Texture6 MipMap Level (Max 11 Levels) = Level number -1

#define SHF_TX6_MIPMAP_LVL   9



/*--------------------------------------------------------------------------------------*/

#define MSK_TX6_COORD_BPMD   0x00006000 //Texture6 Coordinate Bypass Mode([00]: Off [01]: 11.5 BP+1 [10]: us11 BP-a [11]: us11 BP-b)

#define SHF_TX6_COORD_BPMD   13



/*--------------------------------------------------------------------------------------*/

#define MSK_TX6_BC_EN        0x00008000 //Texture6 Border Color Enable

#define SHF_TX6_BC_EN        15



/*--------------------------------------------------------------------------------------*/

#define MSK_TX6_PIXALIGN_EN  0x00010000 //Texture6 Pixel Alignment Enable (Only Support 32/16/8 Bits Texture Format)

#define SHF_TX6_PIXALIGN_EN  16



/*--------------------------------------------------------------------------------------*/

#define MSK_TX6_TEXEL_POS    0x00020000 //Texture6 Texel Position ([0]: Normal [1]: LSBINV(10325476))

#define SHF_TX6_TEXEL_POS    17



/*--------------------------------------------------------------------------------------*/

#define MSK_TX6_PACK_EN      0x00040000 //Texture6 Pack Texture Enable (for NPW2/N8BALN Texture)

#define SHF_TX6_PACK_EN      18



/*--------------------------------------------------------------------------------------*/

#define MSK_TX6_FMT          0x07e00000 //Texture6 Format.

										//  0: Palette1_RGB_565          1: Palette1_ARGB_4444

										//  2: Palette1_ARGB_1555     3: Palette1_ARGB_8888

										//  4: Palette2_RGB_565          5: Palette2_ARGB_4444

										//  6: Palette2_ARGB_1555     7: Palette2_ARGB_8888

										//  8: Palette4_RGB_565          9: Palette4_ARGB_4444

										// 10: Palette4_ARGB_1555   11: Palette4_ARGB_8888

										// 12: Palette8_RGB_565        13: Palette8_ARGB_4444

										// 14: Palette8_ARGB_1555    15: Palette8_ARGB_8888

										// 16: Alpha_8                         17: Luminance_8 

										// 18: YUV420 for Y               20: AlphaLuminance_88

										// 21: RGB_565                       22: ARGB_4444

										// 23: ARGB_1555                  24: YUV_420*(16bits)

										// 28: ARGB_8888                  29: ARGB_8888PLT Independent (OpenVG)

										// 30: YUV_422*(32bits)        31: 32Bits Floating      

										// 32: DXT1 RGB (64  bits)    33: DXT1 ARGB(64  bits)

										// 37: DXT3     (128 bits)        39: DXT5     (128 bits)

										// The sequence from left to right is MSB to LSB

#define SHF_TX6_FMT          21



/*--------------------------------------------------------------------------------------*/

#define MSK_TX6_ARGB_SWITCH  0x18000000 //Texture6 ARGB Switch (0: ARGB 1: RGBA 2: ABGR 3: BGRA)

#define SHF_TX6_ARGB_SWITCH  27



/*--------------------------------------------------------------------------------------*/

#define MSK_TX6_CUBIC        0x20000000 //Texture6 is cubic texture

#define SHF_TX6_CUBIC        29



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_TX6_SWIZ_EN   0x40000000 //Texture6 enable engine read in tile mode

#define SHF_AR_TX6_SWIZ_EN   30



/*--------------------------------------------------------------------------------------*/

#define MSK_TX6_NPWR2_EN     0x80000000 //Texture6 Non-Power-of-2 Enable

#define SHF_TX6_NPWR2_EN     31





/****************************************************************************************/

#define REG_TEX6_SET1        0x8114    //debug offset = 0x228

/*--------------------------------------------------------------------------------------*/

#define MSK_TX6_WIDTH        0x000fff00 //Texture6 NPWR2 Width

#define SHF_TX6_WIDTH        8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX6_HEIGHT       0xfff00000 //Texture6 NPWR2 Height

#define SHF_TX6_HEIGHT       20





/****************************************************************************************/

#define REG_TEX7_SET0        0x8118    //debug offset = 0x230

/*--------------------------------------------------------------------------------------*/

#define MSK_TX7_WRAP_S       0x00000003 //Texture7 wrapping mode in S direction:

										// 0: ClampToEdge,      1: Repeat

										// 2: Border                  3: Mirror Repeat

#define SHF_TX7_WRAP_S       0



/*--------------------------------------------------------------------------------------*/

#define MSK_TX7_WRAP_T       0x0000000c //Texture7 wrapping mode in T direction:

										// 0: ClampToEdge,      1: Repeat

										// 2: Border                  3: Mirror Repeat

#define SHF_TX7_WRAP_T       2



/*--------------------------------------------------------------------------------------*/

#define MSK_TX7_MAGFLT       0x00000010 //Texture7 Mag Filter: 0: Nearest, 1: Linear

#define SHF_TX7_MAGFLT       4



/*--------------------------------------------------------------------------------------*/

#define MSK_TX7_MINFLT       0x000000e0 //Texture7 Min Filter: 

										// 0: Nearest,                                        1: Linear

										// 2: Nearest_MipMap_Nearest,        3: Linear_MipMap_Nearest,

										// 4: Nearest_MipMap_Linear,           5: Linear_MipMap_Linear

#define SHF_TX7_MINFLT       5



/*--------------------------------------------------------------------------------------*/

#define MSK_TX7_FLT_TH       0x00000100 //0: Use Mag filter if p<=0        1: Use Mag filter if p<=0.5

#define SHF_TX7_FLT_TH       8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX7_MIPMAP_LVL   0x00001e00 //Texture7 MipMap Level (Max 11 Levels) = Level number -1

#define SHF_TX7_MIPMAP_LVL   9



/*--------------------------------------------------------------------------------------*/

#define MSK_TX7_COORD_BPMD   0x00006000 //Texture7 Coordinate Bypass Mode([00]: Off [01]: 11.5 BP+1 [10]: us11 BP-a [11]: us11 BP-b)

#define SHF_TX7_COORD_BPMD   13



/*--------------------------------------------------------------------------------------*/

#define MSK_TX7_BC_EN        0x00008000 //Texture7 Border Color Enable

#define SHF_TX7_BC_EN        15



/*--------------------------------------------------------------------------------------*/

#define MSK_TX7_PIXALIGN_EN  0x00010000 //Texture7 Pixel Alignment Enable (Only Support 32/16/8 Bits Texture Format)

#define SHF_TX7_PIXALIGN_EN  16



/*--------------------------------------------------------------------------------------*/

#define MSK_TX7_TEXEL_POS    0x00020000 //Texture7 Texel Position ([0]: Normal [1]: LSBINV(10325476))

#define SHF_TX7_TEXEL_POS    17



/*--------------------------------------------------------------------------------------*/

#define MSK_TX7_PACK_EN      0x00040000 //Texture7 Pack Texture Enable (for NPW2/N8BALN Texture)

#define SHF_TX7_PACK_EN      18



/*--------------------------------------------------------------------------------------*/

#define MSK_TX7_FMT          0x07e00000 //Texture7 Format.

										//  0: Palette1_RGB_565          1: Palette1_ARGB_4444

										//  2: Palette1_ARGB_1555     3: Palette1_ARGB_8888

										//  4: Palette2_RGB_565          5: Palette2_ARGB_4444

										//  6: Palette2_ARGB_1555     7: Palette2_ARGB_8888

										//  8: Palette4_RGB_565          9: Palette4_ARGB_4444

										// 10: Palette4_ARGB_1555   11: Palette4_ARGB_8888

										// 12: Palette8_RGB_565        13: Palette8_ARGB_4444

										// 14: Palette8_ARGB_1555    15: Palette8_ARGB_8888

										// 16: Alpha_8                         17: Luminance_8 

										// 18: YUV420 for Y               20: AlphaLuminance_88

										// 21: RGB_565                       22: ARGB_4444

										// 23: ARGB_1555                  24: YUV_420*(16bits)

										// 28: ARGB_8888                  29: ARGB_8888PLT Independent (OpenVG)

										// 30: YUV_422*(32bits)        31: 32Bits Floating      

										// 32: DXT1 RGB (64  bits)    33: DXT1 ARGB(64  bits)

										// 37: DXT3     (128 bits)        39: DXT5     (128 bits)

										// The sequence from left to right is MSB to LSB

#define SHF_TX7_FMT          21



/*--------------------------------------------------------------------------------------*/

#define MSK_TX7_ARGB_SWITCH  0x18000000 //Texture7 ARGB Switch (0: ARGB 1: RGBA 2: ABGR 3: BGRA)

#define SHF_TX7_ARGB_SWITCH  27



/*--------------------------------------------------------------------------------------*/

#define MSK_TX7_CUBIC        0x20000000 //Texture7 is cubic texture

#define SHF_TX7_CUBIC        29



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_TX7_SWIZ_EN   0x40000000 //Texture7 enable engine read in tile mode

#define SHF_AR_TX7_SWIZ_EN   30



/*--------------------------------------------------------------------------------------*/

#define MSK_TX7_NPWR2_EN     0x80000000 //Texture7 Non-Power-of-2 Enable

#define SHF_TX7_NPWR2_EN     31





/****************************************************************************************/

#define REG_TEX7_SET1        0x811c    //debug offset = 0x238

/*--------------------------------------------------------------------------------------*/

#define MSK_TX7_WIDTH        0x000fff00 //Texture7 NPWR2 Width

#define SHF_TX7_WIDTH        8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX7_HEIGHT       0xfff00000 //Texture7 NPWR2 Height

#define SHF_TX7_HEIGHT       20





/****************************************************************************************/

#define REG_TEX_MISC         0x8120    //debug offset = 0x240

/*--------------------------------------------------------------------------------------*/

#define MSK_TX_CACHE_FIFO_NUM 0x0000000f //Texture Cache FIFO Number for urgent signal to arbiter    ([0]: Off)

#define SHF_TX_CACHE_FIFO_NUM 0



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_CACHE_RDBYPASS 0x00000010 //Texture Cache Read Same Bypass([0]: Off, safe mode [1]: On, faster read)

#define SHF_TX_CACHE_RDBYPASS 4



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_CACHE_UPFEN   0x00000020 //Texture Cache Write Safe Mode( Do not use Hold Function )

#define SHF_TX_CACHE_UPFEN   5



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_CACHE_URGENT  0x00000040 //Texture Cache Urgent Mode ( Priority Flag to Arbiter is always high )

#define SHF_TX_CACHE_URGENT  6



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_CACHE_RDMD    0x00000080 //Texture Cache Read Mode([0]: Fast [1]: Slow(ARB Stall))

#define SHF_TX_CACHE_RDMD    7



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_CACSWRST      0x00000100 //Texture Cache SW RST

#define SHF_TX_CACSWRST      8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_DBGRST        0x00000200 //Texture Cache Debug Reset

#define SHF_TX_DBGRST        9



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_UVMD          0x00000400 //Texture UV Mode for YUV422/UV420 Format ([0]: Repeat [1]: Blending)

#define SHF_TX_UVMD          10



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_YUV_YCSW      0x00000800 //Texture Format YC Switch for YUV422([0]:YUYV [1]:UYVY)

#define SHF_TX_YUV_YCSW      11



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_YUV_UVSW      0x00001000 //Texture Format UV Switch for YUV422 & UV420([0]: UV [1]:VU)

#define SHF_TX_YUV_UVSW      12



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_WQ_FULL       0x00ff0000 //Texture WQ Full Number

#define SHF_TX_WQ_FULL       16



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_WQ_FULL_EX    0xff000000 //Texture WQ Full Number Extension

#define SHF_TX_WQ_FULL_EX    24





/****************************************************************************************/

#define REG_TEX_MISC1        0x8124    //debug offset = 0x248

/*--------------------------------------------------------------------------------------*/

#define MSK_TX_CACHE_BKTBL   0x0000000f //Texture cache bank table

#define SHF_TX_CACHE_BKTBL   0



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_CACHE_ADR0TBL 0x000000f0 //Texture cache address0 table

#define SHF_TX_CACHE_ADR0TBL 4



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_CACHE_ADR1TBL 0x0000ff00 //Texture cache address1 table

#define SHF_TX_CACHE_ADR1TBL 8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_CACHE_ADR2TBL 0x00ff0000 //Texture cache address2 table

#define SHF_TX_CACHE_ADR2TBL 16



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_CACHE_ADR3TBL 0xff000000 //Texture cache address3 table

#define SHF_TX_CACHE_ADR3TBL 24





/****************************************************************************************/

#define REG_TEX_BORDER_COLOR 0x8128    //debug offset = 0x250

/*--------------------------------------------------------------------------------------*/

#define MSK_TX_BC_A          0x000000ff //Texture Border Color A

#define SHF_TX_BC_A          0



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_BC_R          0x0000ff00 //Texture Border Color R

#define SHF_TX_BC_R          8



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_BC_G          0x00ff0000 //Texture Border Color G

#define SHF_TX_BC_G          16



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_BC_B          0xff000000 //Texture Border Color B

#define SHF_TX_BC_B          24





/****************************************************************************************/

#define REG_ENABLE2          0x8134    //debug offset = 0x268

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_VIEW_XFORM_EN 0x00000001 //0: Bypass view port transform. 1: Enable view port transform.

#define SHF_CL_VIEW_XFORM_EN 0



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ST_EN         0x00000002 //Enable Stencil Test (0:Disable/1: Enable)

#define SHF_ZP_ST_EN         1



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ZT_EN         0x00000004 //0: Z Test Disable, 1: Z Test Enable

#define SHF_ZP_ZT_EN         2



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ST_MASK_EN    0x00000008 //0: Stencil Write Disable, 1: Stencil Write Enable

#define SHF_ZP_ST_MASK_EN    3



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ZW_MASK_EN    0x00000010 //Enable Z Mask Write Mask (0: Disable/1: Enable)

#define SHF_ZP_ZW_MASK_EN    4



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_NO_DST_RD     0x00000020 //0: Enable destination read 1: No destination read

#define SHF_ZP_NO_DST_RD     5



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_SRC_CK_EN     0x00000040 //Source color key enable

#define SHF_CP_SRC_CK_EN     6



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_DST_CK_EN     0x00000080 //Destination color key enable

#define SHF_CP_DST_CK_EN     7



/*--------------------------------------------------------------------------------------*/

#define MSK_SE_DEPTH_OFFSET_EN 0x00000100 //Polygon offset enable

#define SHF_SE_DEPTH_OFFSET_EN 8



/*--------------------------------------------------------------------------------------*/

#define MSK_XS_LINEAR_MODE_EN 0x00000200 //Linear mode enable

#define SHF_XS_LINEAR_MODE_EN 9



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_BYPASS_IC    0x00000400 //USH bypass instruction cache

#define SHF_USH_BYPASS_IC    10



/*--------------------------------------------------------------------------------------*/

#define MSK_PS_EN            0x00000800 //Pixel shader enable

#define SHF_PS_EN            11



/*--------------------------------------------------------------------------------------*/

#define MSK_PS_DISCARD_EN    0x00001000 //Pixel shader discard enable

#define SHF_PS_DISCARD_EN    12



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_INST_CACHE_EN 0x00002000 //0: disable USH instruction cache, palette cache SRAM use texture clock domain (ECLK)

										// 1: enable USH instruction cache, palette cache SRAM use shader clock domain (UCLK)

#define SHF_USH_INST_CACHE_EN 13



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_MRTW_LINEAR_EN 0x00004000 //MRT write linear mode

#define SHF_USH_MRTW_LINEAR_EN 14



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_MRTR_LINEAR_EN 0x00008000 //MRT read linear mode

#define SHF_USH_MRTR_LINEAR_EN 15



/*--------------------------------------------------------------------------------------*/

#define MSK_CL_DASH_STROKE_EN 0x00010000 //enable of dash&stroke function

#define SHF_CL_DASH_STROKE_EN 16



/*--------------------------------------------------------------------------------------*/

#define MSK_VFONT_1PA_EN     0x00020000 //Vector Font 1st pass Enable

#define SHF_VFONT_1PA_EN     17



/*--------------------------------------------------------------------------------------*/

#define MSK_VFONT_2PA_EN     0x00040000 //Vector Font 2nd pass Enable

#define SHF_VFONT_2PA_EN     18



/*--------------------------------------------------------------------------------------*/

#define MSK_VFONT_COLOR_DC_EN 0x00080000 //Vector Font color dc offset enable

#define SHF_VFONT_COLOR_DC_EN 19



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_COOR_USE_XY_EN 0x00100000 //Texture coordinate uv is replaced by xy mode.

										// 0: Disable

										// 1: Enable

#define SHF_TX_COOR_USE_XY_EN 20



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_VFONT_ST_EN   0x00200000 //Vector Font Stencil mode enable

#define SHF_ZP_VFONT_ST_EN   21



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_ZZ_EN         0x00800000 //Pixel zig-zag scan enable in tile

										// 0: Original scan

										// 1: Zig-zag scan

#define SHF_CP_ZZ_EN         23



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_CK_OFF        0x01000000 //Clock of Texture module off

#define SHF_TX_CK_OFF        24



/*--------------------------------------------------------------------------------------*/

#define MSK_Z_CK_OFF         0x02000000 //Clock of Z module off

#define SHF_Z_CK_OFF         25



/*--------------------------------------------------------------------------------------*/

#define MSK_CL_2D_LINE_EN    0x04000000 //2D line enable

#define SHF_CL_2D_LINE_EN    26



/*--------------------------------------------------------------------------------------*/

#define MSK_ZCSTAA_REQ_PRI_RR_EN 0x08000000 //z, c, st, aa request priority round robin enable

#define SHF_ZCSTAA_REQ_PRI_RR_EN 27



/*--------------------------------------------------------------------------------------*/

#define MSK_ZCSTAA_REQ_PRI_EN 0x10000000 //z, c, st, aa request priority round initial setup

#define SHF_ZCSTAA_REQ_PRI_EN 28



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_FORCE_REQ_EN  0x20000000 //force request to be arbitrated if request FIFO full without waiting for page end

#define SHF_AR_FORCE_REQ_EN  29



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_PGEND_MD     0xc0000000 // "LD/ST issue pageend by various dimension (JANUS2 only): 

                                        //2'b00: 1-dimension

                                        //2'b01: 2-dimension

                                        //2'b1x: 4-dimension "

#define SHF_USH_PGEND_MD     30



/****************************************************************************************/

#define REG_ENABLE3          0x8138    //debug offset = 0x270

/*--------------------------------------------------------------------------------------*/

#define MSK_TX_CACHE_EN      0x00000001 //Enable Texture Cache (0:Disable/1:Enable)

#define SHF_TX_CACHE_EN      0



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_CACHE_ALLMISS 0x00000002 //Enable Texture Cache Clear (0:Disable/1:Enable)

										// clear per list (due to texture bmp is changed)

#define SHF_TX_CACHE_ALLMISS 1



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_CACHE_CLR_EN  0x00000004 //Enable Texture Cache Clear (0:Disable/1:Enable)

										// clear per list (due to texture bmp is changed)

#define SHF_TX_CACHE_CLR_EN  2



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_CLR_EN        0x00000008 //Color Cache Clear (0:Disable/1: Enable), if CC_NO_DST_RD toggled, please clear cache per list

#define SHF_CP_CLR_EN        3



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_ALL_MISS_EN   0x00000010 //0: Color Cache Can Be Hit 1:Color Cache All Miss

#define SHF_CP_ALL_MISS_EN   4



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_CLR_CACHE_EN  0x00000020 //1 clear z cache

#define SHF_ZP_CLR_CACHE_EN  5



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ALL_MISS_EN   0x00000040 //0: cache can be hit 1:cache all miss

#define SHF_ZP_ALL_MISS_EN   6



/*--------------------------------------------------------------------------------------*/

#define MSK_XS_2D_LINE_PAT_RST 0x00000080 //reset 2D line pattern between list

#define SHF_XS_2D_LINE_PAT_RST 7



/*--------------------------------------------------------------------------------------*/

#define MSK_ANTIALIAS_EN     0x00000100 //anti-alias enable

#define SHF_ANTIALIAS_EN     8



/*--------------------------------------------------------------------------------------*/

#define MSK_ANTIALIAS_CPX_EN 0x00000200 //anti-alias compress enable

#define SHF_ANTIALIAS_CPX_EN 9



/*--------------------------------------------------------------------------------------*/

#define MSK_ANTIALIAS_WR_EN  0x00000400 //the AA weight write enable

#define SHF_ANTIALIAS_WR_EN  10



/*--------------------------------------------------------------------------------------*/

#define MSK_TILEZCLEAR_EN    0x00000800 //clear the tile z buffer

#define SHF_TILEZCLEAR_EN    11



/*--------------------------------------------------------------------------------------*/

#define MSK_TILEZT_EN        0x00001000 //do tile z test

#define SHF_TILEZT_EN        12



/*--------------------------------------------------------------------------------------*/

#define MSK_TILEZWR_EN       0x00002000 //tile Z data write enable

#define SHF_TILEZWR_EN       13



/*--------------------------------------------------------------------------------------*/

#define MSK_ZCOMPRESS_EN     0x00004000 //do z compression

#define SHF_ZCOMPRESS_EN     14



/*--------------------------------------------------------------------------------------*/

#define MSK_ZDECOMPRESS_EN   0x00008000 //decompress the z from depth buffer

#define SHF_ZDECOMPRESS_EN   15



/*--------------------------------------------------------------------------------------*/

#define MSK_AAC_CLR_EN       0x00010000 //AA cache clear; 0: enable, 1; disable

#define SHF_AAC_CLR_EN       16



/*--------------------------------------------------------------------------------------*/

#define MSK_AAC_NO_DST_RD    0x00020000 //0: ebable destination read, 1: No destination read

#define SHF_AAC_NO_DST_RD    17



/*--------------------------------------------------------------------------------------*/

#define MSK_AAC_ALL_MISS_EN  0x00040000 //0: AA cache can be hit; 1: AA cache all miss

#define SHF_AAC_ALL_MISS_EN  18



/*--------------------------------------------------------------------------------------*/

#define MSK_TZC_CLR_EN       0x00080000 //Tile Z cache clear; 0: enable, 1: disable

#define SHF_TZC_CLR_EN       19



/*--------------------------------------------------------------------------------------*/

#define MSK_TZC_NO_DST_RD    0x00100000 //Tile Z no destination read; 0: enable destination read

#define SHF_TZC_NO_DST_RD    20



/*--------------------------------------------------------------------------------------*/

#define MSK_TZC_ALL_MISS_EN  0x00200000 //0: tile z cache can be hist, 1: tile z cache all miss

#define SHF_TZC_ALL_MISS_EN  21



/*--------------------------------------------------------------------------------------*/

#define MSK_PCOORD_INV       0x00400000 //point coordinate inverse enable

#define SHF_PCOORD_INV       22



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_ST_TILE_EN    0x00800000 //seperate stencil buffer tile mode enable

#define SHF_AR_ST_TILE_EN    23



/*--------------------------------------------------------------------------------------*/

#define MSK_CONST_PSIZE_EN   0x01000000 //default point size enable

#define SHF_CONST_PSIZE_EN   24



/*--------------------------------------------------------------------------------------*/

#define MSK_TX_LODBIAS_EN    0x02000000 //default load bias enable

#define SHF_TX_LODBIAS_EN    25



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_FORCE_LAST_EN    0x04000000 //default load bias enable

#define SHF_AR_FORCE_LAST_EN    26



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_USHICR_PGEND_EN    0x08000000 //default load bias enable

#define SHF_AR_USHICR_PGEND_EN    27



/*--------------------------------------------------------------------------------------*/

#define MSK_CC_PGE_MD    0x10000000 //default load bias enable

#define SHF_CC_PGE_MD    28



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_PFLAG_EN    0x20000000 //default load bias enable

#define SHF_ZP_PFLAG_EN    29



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_USHW128_EN   0x40000000 //USH store 128-bit interface with arbiter 

#define SHF_AR_USHW128_EN   30



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_SCHSAFE_EN  0x80000000 //USH thread scheduling by safe mode (JANUS2 only) 

#define SHF_USH_SCHSAFE_EN  31



/****************************************************************************************/

#define REG_COLOR_POST       0x813c    //debug offset = 0x278

/*--------------------------------------------------------------------------------------*/

#define MSK_CP_AT_MD         0x00000007 //Alpha Test Mode

										// 0: Alpha test never pass

										// 1: Pass if Alpha < Aref

										// 2: Pass if Anew = Aref

										// 3: Pass if Anew <= Aref

										// 4: Pass if Anew > Aref

										// 5: Pass if Anew != Aref

										// 6: Pass if Anew >= Aref

										// 7: Alpha test always pass

#define SHF_CP_AT_MD         0



#define VAL_TEST_FUNC_NEVER         0

#define VAL_TEST_FUNC_LESS          1

#define VAL_TEST_FUNC_EQUAL         2

#define VAL_TEST_FUNC_LEQUAL        3

#define VAL_TEST_FUNC_GREATER       4

#define VAL_TEST_FUNC_NOTEQUAL      5

#define VAL_TEST_FUNC_GEQUAL        6

#define VAL_TEST_FUNC_ALWAYS        7



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_AT_REF        0x00000ff0 //Alpha Reference Value

#define SHF_CP_AT_REF        4



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_RGB_BLEND_EQ  0x00003000 //RGB Blend Equation

										// 0: FUNC_ADD

										// 1: FUNC_SUBTRACT

										// 2: FUNC_REVERSE_SUBTRACT

#define SHF_CP_RGB_BLEND_EQ  12



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_A_BLEND_EQ    0x0000c000 //Alpha Blend Equation 

										// 0: FUNC_ADD

										// 1: FUNC_SUBTRACT

										// 2: FUNC_REVERSE_SUBTRACT

#define SHF_CP_A_BLEND_EQ    14



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_AB_SRC        0x000f0000 //RGB Blending Source Coefficient Select.

										// 0: Zero,

										// 1: One,

										// 2: SrcColor,

										// 3: OneMinusSrcColor,

										// 4: DstColor,

										// 5: OneMinusDstColor,

										// 6: SrcAlpha,

										// 7: OneMinusSrcAlpha,

										// 8: DstAlpha,

										// 9: OneMinusDstAlpha,

										// 10: ConstatntColor

										// 11: OneMinusConstantColor

										// 12: ConstantAlpha

										// 13: OneMinusConstantAlpha

										// 14: SrcAlphaSaturate, ( f, f, f, 1 ), f = min ( As, 1-Ad )

#define SHF_CP_AB_SRC        16



#define VAL_ALPHA_BLEND_SRC_ZERO                    0

#define VAL_ALPHA_BLEND_SRC_ONE                     1

#define VAL_ALPHA_BLEND_SRC_SRC_COLOR               2

#define VAL_ALPHA_BLEND_SRC_ONE_MINUS_SRC_COLOR     3

#define VAL_ALPHA_BLEND_SRC_DST_COLOR               4

#define VAL_ALPHA_BLEND_SRC_ONE_MINUS_DST_COLOR     5

#define VAL_ALPHA_BLEND_SRC_SRC_ALPHA               6

#define VAL_ALPHA_BLEND_SRC_ONE_MINUS_SRC_ALPHA     7

#define VAL_ALPHA_BLEND_SRC_DST_ALPHA               8

#define VAL_ALPHA_BLEND_SRC_ONE_MINUS_DST_ALPHA     9

#define VAL_ALPHA_BLEND_SRC_CONST_COLOR             10

#define VAL_ALPHA_BLEND_SRC_ONE_MINUS_CONST_COLOR   11

#define VAL_ALPHA_BLEND_SRC_CONST_ALPHA             12

#define VAL_ALPHA_BLEND_SRC_ONE_MINUS_CONST_ALPHA   13

#define VAL_ALPHA_BLEND_SRC_SRC_ALPHA_SATURATE      14



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_AB_ASRC       0x00f00000 //Alpha Blending Source Coefficient Select.

										// 0: Zero,

										// 1: One,

										// 2: SrcColor,

										// 3: OneMinusSrcColor,

										// 4: DstColor,

										// 5: OneMinusDstColor,

										// 6: SrcAlpha,

										// 7: OneMinusSrcAlpha,

										// 8: DstAlpha,

										// 9: OneMinusDstAlpha,

										// 10: ConstatntColor

										// 11: OneMinusConstantColor

										// 12: ConstantAlpha

										// 13: OneMinusConstantAlpha

										// 14: SrcAlphaSaturate, ( f, f, f, 1 ), f = min ( As, 1-Ad )

#define SHF_CP_AB_ASRC       20



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_AB_DST        0x0f000000 //RGB Blending Destination Coefficient Select.

										// 0: Zero,

										// 1: One,

										// 2: SrcColor,

										// 3: OneMinusSrcColor,

										// 4: DstColor,

										// 5: OneMinusDstColor,

										// 6: SrcAlpha,

										// 7: OneMinusSrcAlpha,

										// 8: DstAlpha,

										// 9: OneMinusDstAlpha,

										// 10: ConstatntColor

										// 11: OneMinusConstantColor

										// 12: ConstantAlpha

										// 13: OneMinusConstantAlpha

#define SHF_CP_AB_DST        24



#define VAL_ALPHA_BLEND_DST_ZERO                    0

#define VAL_ALPHA_BLEND_DST_ONE                     1

#define VAL_ALPHA_BLEND_DST_SRC_COLOR               2

#define VAL_ALPHA_BLEND_DST_ONE_MINUS_SRC_COLOR     3

#define VAL_ALPHA_BLEND_DST_DST_COLOR               4

#define VAL_ALPHA_BLEND_DST_ONE_MINUS_DST_COLOR     5

#define VAL_ALPHA_BLEND_DST_SRC_ALPHA               6

#define VAL_ALPHA_BLEND_DST_ONE_MINUS_SRC_ALPHA     7

#define VAL_ALPHA_BLEND_DST_DST_ALPHA               8

#define VAL_ALPHA_BLEND_DST_ONE_MINUS_DST_ALPHA     9

#define VAL_ALPHA_BLEND_DST_CONST_COLOR             10

#define VAL_ALPHA_BLEND_DST_ONE_MINUS_CONST_COLOR   11

#define VAL_ALPHA_BLEND_DST_CONST_ALPHA             12

#define VAL_ALPHA_BLEND_DST_ONE_MINUS_CONST_ALPHA   13



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_AB_ADST       0xf0000000 //Alpha Blending Destination Coefficient Select.

										// 0: Zero,

										// 1: One,

										// 2: SrcColor,

										// 3: OneMinusSrcColor,

										// 4: DstColor,

										// 5: OneMinusDstColor,

										// 6: SrcAlpha,

										// 7: OneMinusSrcAlpha,

										// 8: DstAlpha,

										// 9: OneMinusDstAlpha,

										// 10: ConstatntColor

										// 11: OneMinusConstantColor

										// 12: ConstantAlpha

										// 13: OneMinusConstantAlpha

#define SHF_CP_AB_ADST       28





/****************************************************************************************/

#define REG_COLOR_POST2      0x8140    //debug offset = 0x280

/*--------------------------------------------------------------------------------------*/

#define MSK_CP_LOGIC_OP      0x0000000f //Logic Operation.

										//  0: Clear,

										//  1: And,

										//  2: AndReverse,

										//  3: Copy,

										//  4: AndInverted,

										//  5: Noop,

										//  6: Xor,

										//  7: Or,

										//  8: Nor,

										//  9: Equiv,

										// 10: Invert,

										// 11: OrReverse,

										// 12: CopyInverted,

										// 13: OrInverted,

										// 14: Nand,

										// 15: Set

#define SHF_CP_LOGIC_OP      0



#define VAL_LOGIC_OP_CLEAR              0

#define VAL_LOGIC_OP_AND                1

#define VAL_LOGIC_OP_AND_REVERSE        2

#define VAL_LOGIC_OP_COPY               3

#define VAL_LOGIC_OP_AND_INVERTED       4

#define VAL_LOGIC_OP_NOOP               5

#define VAL_LOGIC_OP_XOR                6

#define VAL_LOGIC_OP_OR                 7

#define VAL_LOGIC_OP_NOR                8

#define VAL_LOGIC_OP_EQUIV              9

#define VAL_LOGIC_OP_INVERT             10

#define VAL_LOGIC_OP_OR_REVERSE         11

#define VAL_LOGIC_OP_COPY_INVERTED      12

#define VAL_LOGIC_OP_OR_INVERTED        13

#define VAL_LOGIC_OP_NAND               14

#define VAL_LOGIC_OP_SET                15



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_CW_MASK       0x000000f0 //Color Write Mask per channel

										// [0]: R channel

										// [1]: G channel

										// [2]: B channel

										// [4]: A channel

#define SHF_CP_CW_MASK       4



#define VAL_CW_MASK_R        (1<<SHF_CP_CW_MASK)

#define VAL_CW_MASK_G        (2<<SHF_CP_CW_MASK)

#define VAL_CW_MASK_B        (4<<SHF_CP_CW_MASK)

#define VAL_CW_MASK_A        (8<<SHF_CP_CW_MASK)





/****************************************************************************************/

#define REG_COLOR_WT_BASE    0x8144    //debug offset = 0x288

/*--------------------------------------------------------------------------------------*/

#define MSK_CP_CWBUF_BAS     0x0fffffff //Color Write Buffer Base Address, 

										// support DRAM size 64M byte ([26] is useless),

										// at least 0.5K byte alignment (due to 16X16 pixels "page end")=> [8:0]=0

#define SHF_CP_CWBUF_BAS     0





/****************************************************************************************/

#define REG_COLOR_PITCH      0x8148    //debug offset = 0x290

/*--------------------------------------------------------------------------------------*/

#define MSK_CP_CBUF_PITCH    0x00001fff //Color Buffer Pitch, 8 bytes align (due to MIU 64 bit interface)

										// Support up to 16K byte => [13:0]

#define SHF_CP_CBUF_PITCH    0





/****************************************************************************************/

#define REG_COLOR_RD_BASE    0x814c    //debug offset = 0x298

/*--------------------------------------------------------------------------------------*/

#define MSK_CP_CRBUF_BAS     0x0fffffff //Color Read Buffer Base Address, 

										// support DRAM size 64M byte ([26] is useless),  

										// at least 0.5K byte alignment (due to 16X16 pixels "page end")=> [8:0]=0

#define SHF_CP_CRBUF_BAS     0





/****************************************************************************************/

#define REG_COLOR_FORMAT     0x8150    //debug offset = 0x2a0

/*--------------------------------------------------------------------------------------*/

#define MSK_CP_CBUF_FMT      0x0000000f //Color Buffer Format.

										//  0: Alpha_8,

										//  1: Luminance_8,

										//  2: AlphaLuminance_88,

										//  3: ARGB_8888,

										//  4: RGB_565,

										//  5: ARGB_4444,

										//  6: ARGB_1555,

										//  7: 8 Bit Mode, (for 2D Engine, direct memory copy)

										//  8: 16 Bit Mode, (for 2D Engine, direct memory copy)

										//  9: YUV422

										// 10: ABGR_8888

										// 11: RGBA_4444

										// 12: RGBA_5551

										// The sequence from left to right is MSB to LSB

#define SHF_CP_CBUF_FMT      0



#define VAL_COLOR_FORMAT_A8         0

#define VAL_COLOR_FORMAT_L8         1

#define VAL_COLOR_FORMAT_A8L8       2

#define VAL_COLOR_FORMAT_ARGB8888   3

#define VAL_COLOR_FORMAT_RGB565     4

#define VAL_COLOR_FORMAT_ARGB4444   5

#define VAL_COLOR_FORMAT_ARGB1555   6

#define VAL_COLOR_FORMAT_8BIT       7

#define VAL_COLOR_FORMAT_16BIT      8

#define VAL_COLOR_FORMAT_YUV422     9

#define VAL_COLOR_FORMAT_ABGR8888   10

#define VAL_COLOR_FORMAT_RGBA4444   11

#define VAL_COLOR_FORMAT_RGBA5551   12



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_SWZ_MD        0x00000030 //Color cache swizzle method:

										// 00: optimized for horizontal line

										// 01: for general case in no-read mode

										// 10: reserved

										// 11: reserved

#define SHF_CP_SWZ_MD        4



#define VAL_COLOR_SWZ_HORIZONTAL    0

#define VAL_COLOR_SWZ_NOREAD        1



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_YCHL_SWAP     0x00000040 //0: Y0U0 is stored at bit [15:0] of Y0U0Y1V0[31:0];

										// 1: Y0U0 is stored at bit [31:16] of Y0U0Y1V0[31:0]

#define SHF_CP_YCHL_SWAP     6



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_YC_SWAP       0x00000080 //0: Y is stored at bit [7:0] of YU[15:0] or YV[15:0];

										// 1: Y is stored at bit[15:8] of YU[15:0] or YV[15:0]

#define SHF_CP_YC_SWAP       7



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_UV_SWAP       0x00000100 //0: U and V location is not change;

										// 1: U and V localtion is exchange

#define SHF_CP_UV_SWAP       8



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_YUV422_MD     0x00000200 //YUV422 to YUV 444 convert mode;

										// 0: Duplicate mode for U1 and V1;

										// 1: U1 = (U0+U2)/2, V1 = (V0+V2)/2

#define SHF_CP_YUV422_MD     9



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_YUV444_MD     0x00000400 //YUV444 to YUV422 convert mode;

										// 0: Use U0 and V0;

										// 1: U = (U0+U1)/2, V= (V0+V1)/2;

#define SHF_CP_YUV444_MD     10





/****************************************************************************************/

#define REG_CP_CONST         0x8164    //debug offset = 0x2c8

/*--------------------------------------------------------------------------------------*/

#define MSK_CP_CONST_R       0x000000ff //Constant R channel for blending

#define SHF_CP_CONST_R       0



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_CONST_G       0x0000ff00 //Constant G channel for blending

#define SHF_CP_CONST_G       8



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_CONST_B       0x00ff0000 //Constant B channel for blending

#define SHF_CP_CONST_B       16



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_CONST_A       0xff000000 //Constant A channel for blending

#define SHF_CP_CONST_A       24





/****************************************************************************************/

#define REG_FOG_COLOR        0x8168    //debug offset = 0x2d0

/*--------------------------------------------------------------------------------------*/

#define MSK_CP_FOG_COLOR_R   0x000000ff //Fog Color R Channel

#define SHF_CP_FOG_COLOR_R   0



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_FOG_COLOR_G   0x0000ff00 //Fog Color G Channel

#define SHF_CP_FOG_COLOR_G   8



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_FOG_COLOR_B   0x00ff0000 //Fog Color B Channel

#define SHF_CP_FOG_COLOR_B   16





/****************************************************************************************/

#define REG_COLOR_KEY_MODE   0x816c    //debug offset = 0x2d8

/*--------------------------------------------------------------------------------------*/

#define MSK_CP_SRC_CK_MD     0x00000001 //Source color key mode, 0: pixel pass between high low limit, 1: pixel pass outside high low limit

#define SHF_CP_SRC_CK_MD     0



// note: after ECO, this register has to be set to 0 always. See also to 0x822c[27]



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_DST_CK_MD     0x00000002 //Destination color key mode, 0: pixel pass between high low limit, 1: pixel pass outside high low limit

#define SHF_CP_DST_CK_MD     1



// note: after ECO, this register has to be set to 0 always. See also to 0x822c[28]



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_SRC_CK_INV    0x00000004 //Source color key result invert:

										// 0: Original mode

										// 1: Invert the result of source color key

#define SHF_CP_SRC_CK_INV    2



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_DST_CK_INV    0x00000008 //Destination color key result invert:

										// 0: Original mode

										// 1: Invert the result of destination color key

#define SHF_CP_DST_CK_INV    3





/****************************************************************************************/

#define REG_SRC_CLR_KEY_LOW  0x8170    //debug offset = 0x2e0

/*--------------------------------------------------------------------------------------*/

#define MSK_CP_SRC_CK_R_L_LIMIT 0x000000ff //Source color key low limit in R channel

#define SHF_CP_SRC_CK_R_L_LIMIT 0



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_SRC_CK_G_L_LIMIT 0x0000ff00 //Source color key low limit in G channel

#define SHF_CP_SRC_CK_G_L_LIMIT 8



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_SRC_CK_B_L_LIMIT 0x00ff0000 //Source color key low limit in B channel

#define SHF_CP_SRC_CK_B_L_LIMIT 16





/****************************************************************************************/

#define REG_SRC_CLR_KEY_HIGH 0x8174    //debug offset = 0x2e8

/*--------------------------------------------------------------------------------------*/

#define MSK_CP_SRC_CK_R_H_LIMIT 0x000000ff //Source color key high limit in R channel

#define SHF_CP_SRC_CK_R_H_LIMIT 0



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_SRC_CK_G_H_LIMIT 0x0000ff00 //Source color key high limit in G channel

#define SHF_CP_SRC_CK_G_H_LIMIT 8



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_SRC_CK_B_H_LIMIT 0x00ff0000 //Source color key high limit in B channel

#define SHF_CP_SRC_CK_B_H_LIMIT 16





/****************************************************************************************/

#define REG_DST_CLR_KEY_LOW  0x8178    //debug offset = 0x2f0

/*--------------------------------------------------------------------------------------*/

#define MSK_CP_DST_CK_R_L_LIMIT 0x000000ff //Destination color key low limit in R channel

#define SHF_CP_DST_CK_R_L_LIMIT 0



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_DST_CK_G_L_LIMIT 0x0000ff00 //Destination color key low limit in G channel

#define SHF_CP_DST_CK_G_L_LIMIT 8



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_DST_CK_B_L_LIMIT 0x00ff0000 //Destination color key high limit in B channel

#define SHF_CP_DST_CK_B_L_LIMIT 16





/****************************************************************************************/

#define REG_DST_CLR_KEY_HIGH 0x817c    //debug offset = 0x2f8

/*--------------------------------------------------------------------------------------*/

#define MSK_CP_DST_CK_R_H_LIMIT 0x000000ff //Destination color key high limit in R channel

#define SHF_CP_DST_CK_R_H_LIMIT 0



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_DST_CK_G_H_LIMIT 0x0000ff00 //Destination color key low limit in G channel

#define SHF_CP_DST_CK_G_H_LIMIT 8



/*--------------------------------------------------------------------------------------*/

#define MSK_CP_DST_CK_B_H_LIMIT 0x00ff0000 //Destination color key low limit in B channel

#define SHF_CP_DST_CK_B_H_LIMIT 16





/****************************************************************************************/

#define REG_DISPBUF_BAS      0x8180    //debug offset = 0x300

/*--------------------------------------------------------------------------------------*/

#define MSK_CP_DISPBUF_BAS   0x0fffffff //Color Write Buffer Base Address for display, 

										// support DRAM size 64M byte ([26] is useless),

										// at least 0.5K byte alignment (due to 16X16 pixels "page end")=> [8:0]=0

#define SHF_CP_DISPBUF_BAS   0





/****************************************************************************************/

#define REG_Z_STENCIL_TEST   0x8184    //debug offset = 0x308

/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ST_MD         0x00000007 //Stencil Test Mode

										// 000 :    Stencil Test never pass

										// 001 :    Passes if ( Ref & Mask ) < ( Stbuf & Mask )

										// 010 :    Passes if ( Ref & Mask ) = ( Stbuf & Mask )

										// 011 :    Passes if ( Ref & Mask ) <= ( Stbuf & Mask )

										// 100 :    Passes if ( Ref & Mask ) > ( Stbuf & Mask )

										// 101 :    Passes if ( Ref & Mask )`( Stbuf & Mask )

										// 110 :    Passes if ( Ref & Mask ) >=( Stbuf & Mask )

										// 111 :    Always Passes

#define SHF_ZP_ST_MD         0



// See alpha test for test functions



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ST_REF        0x000007f8 //Front Stencil Reference Value

#define SHF_ZP_ST_REF        3



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ST_CMP_MASK   0x0007f800 //Front Stencil Comparison Mask Value

#define SHF_ZP_ST_CMP_MASK   11



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ST_FAIL       0x00380000 //Front Stencil Test Fail Operation

										// 000 :    KEEP ( Stnew = Stbuf )

										// 001 :    ZERO (Stnew = 0x0 )

										// 010 :    REPLACE ( Stnew = StRef )

										// 011 :    INCRSAT (  If ( Stbuf ` StMax ) then { Stnew = Stbuf + 1 } )

										// 100 :    DECRSAT (  If ( Stbuf ` StMax ) then { Stnew = Stbuf - 1 } )

										// 101 :    INVERT ( Stnew = ~Stbuf )

										// 110 :    INCR ( Stnew = Stbuf + 1 )

										// 111 :    DECR ( Stnew = Stbuf 1 )

#define SHF_ZP_ST_FAIL       19



#define VAL_STENCIL_OP_KEEP         0

#define VAL_STENCIL_OP_ZERO         1

#define VAL_STENCIL_OP_REPLACE      2

#define VAL_STENCIL_OP_INCRSAT      3

#define VAL_STENCIL_OP_DECRSAT      4

#define VAL_STENCIL_OP_INVERT       5

#define VAL_STENCIL_OP_INCR         6

#define VAL_STENCIL_OP_DECR         7



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ST_ZFAIL      0x01c00000 //Front Stencil Test Pass and Z Test Fail Operation

										// 000 :    KEEP ( Stnew = Stbuf )

										// 001 :    ZERO (Stnew = 0x0 )

										// 010 :    REPLACE ( Stnew = StRef )

										// 011 :    INCRSAT (  If ( Stbuf ` StMax ) then { Stnew = Stbuf + 1 } )

										// 100 :     DECRSAT (  If ( Stbuf ` StMax ) then { Stnew = Stbuf - 1 } )

										// 101 :    INVERT ( Stnew = ~Stbuf )

										// 110 :    INCR ( Stnew = Stbuf + 1 )

										// 111 :    DECR ( Stnew = Stbuf 1 )

#define SHF_ZP_ST_ZFAIL      22



// See stencil test fail operations



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ST_ZPASS      0x0e000000 //Front Stencil Test Pass and Z Test Pass Operation

										// 000 :    KEEP ( Stnew = Stbuf )

										// 001 :    ZERO (Stnew = 0x0 )

										// 010 :    REPLACE ( Stnew = StRef )

										// 011 :    INCRSAT (  If ( Stbuf ` StMax ) then { Stnew = Stbuf + 1 } )

										// 100 :     DECRSAT (  If ( Stbuf ` StMax ) then { Stnew = Stbuf - 1 } )

										// 101 :    INVERT ( Stnew = ~Stbuf )

										// 110 :    INCR ( Stnew = Stbuf + 1 )

										// 111 :    DECR ( Stnew = Stbuf 1 )

#define SHF_ZP_ST_ZPASS      25



// See stencil test fail operations



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ZT_MD         0x70000000 //Z Test Mode 

										//  000: Z test never pass

										//  001: Pass if Znew < Zdst

										//  010: Pass if Znew = Zdst

										//  011: Pass if Znew <= Zdst

										//  100: Pass if Znew > Zdst

										//  101: Pass if Znew ` Zdst

										//  110: Pass if Znew >= Zdst

										//  111: Z test always pass

#define SHF_ZP_ZT_MD         28



// See alpha test for test functions





/****************************************************************************************/

#define REG_Z_STENCIL_MASK   0x8188    //debug offset = 0x310

/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ZW_MASK       0x00000001 //Z Write Mask

										// 0: No write, 0:Write

#define SHF_ZP_ZW_MASK       0



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ST_MASK       0x00ff0000 //Front Stencil Write Mask Value

#define SHF_ZP_ST_MASK       16



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ST_BK_MASK    0xff000000 //Back Stencil Write Mask Value

#define SHF_ZP_ST_BK_MASK    24





/****************************************************************************************/

#define REG_Z_FORMAT         0x818c    //debug offset = 0x318

/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ZBUF_FMT      0x00000007 //000: Z16

										// 001: X8Z24

										// 010: Z32

										// 011: S1Z15

										// 100: S8Z24

#define SHF_ZP_ZBUF_FMT      0



#define VAL_Z_FORMAT_Z16        0

#define VAL_Z_FORMAT_X8Z24      1

#define VAL_Z_FORMAT_Z32        2

#define VAL_Z_FORMAT_S1Z15      3

#define VAL_Z_FORMAT_S8Z24      4



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_SBUF_FMT      0x00000018 //000: S8

										// 001: S1Z15

										// 002: S8Z24

#define SHF_ZP_SBUF_FMT      3



#define VAL_S_FORMAT_S8         (0<<SHF_ZP_SBUF_FMT)

#define VAL_S_FORMAT_S1Z15      (1<<SHF_ZP_SBUF_FMT)

#define VAL_S_FORMAT_S8Z24      (2<<SHF_ZP_SBUF_FMT)





/****************************************************************************************/

#define REG_Z_PITCH          0x8190    //debug offset = 0x320

/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ZBUF_PITCH    0x00001fff //Z Buffer Pitch, 8 Bytes align?

#define SHF_ZP_ZBUF_PITCH    0





/****************************************************************************************/

#define REG_Z_BASE           0x8194    //debug offset = 0x328

/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ZBUF_BAS      0x0fffffff //Z Buffer Pitch, need 8 byte alignment? ([26] is useless)

#define SHF_ZP_ZBUF_BAS      0





/****************************************************************************************/

#define REG_ST_BK_MD         0x8198    //debug offset = 0x330

/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ST_BK_MD      0x00000007 //Back Stencil Test Mode

										// 000 :    Stencil Test never pass

										// 001 :    Passes if ( Ref & Mask ) < ( Stbuf & Mask )

										// 010 :    Passes if ( Ref & Mask ) = ( Stbuf & Mask )

										// 011 :    Passes if ( Ref & Mask ) <= ( Stbuf & Mask )

										// 100 :    Passes if ( Ref & Mask ) > ( Stbuf & Mask )

										// 101 :    Passes if ( Ref & Mask )`( Stbuf & Mask )

										// 110 :    Passes if ( Ref & Mask ) >=( Stbuf & Mask )

										// 111 :    Always Passes

#define SHF_ZP_ST_BK_MD      0



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ST_BK_REF     0x000007f8 //Back Stencil Reference Value

#define SHF_ZP_ST_BK_REF     3



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ST_BK_CMP_MASK 0x0007f800 //Back Stencil Comparison Mask Value

#define SHF_ZP_ST_BK_CMP_MASK 11



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ST_BK_FAIL    0x00380000 //Back Stencil Test Fail Operation

										// 000 :    KEEP ( Stnew = Stbuf )

										// 001 :    ZERO (Stnew = 0x0 )

										// 010 :    REPLACE ( Stnew = StRef )

										// 011 :    INCRSAT (  If ( Stbuf ` StMax ) then { Stnew = Stbuf + 1 } )

										// 100 :    DECRSAT (  If ( Stbuf ` StMax ) then { Stnew = Stbuf - 1 } )

										// 101 :    INVERT ( Stnew = ~Stbuf )

										// 110 :    INCR_WRAP ( Stnew = Stbuf + 1 )

										// 111 :    DECR_WRAP ( Stnew = Stbuf 1 )

#define SHF_ZP_ST_BK_FAIL    19



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ST_BK_ZFAIL   0x01c00000 //Back Stencil Test Pass and Z Test Fail Operation

										// 000 :    KEEP ( Stnew = Stbuf )

										// 001 :    ZERO (Stnew = 0x0 )

										// 010 :    REPLACE ( Stnew = StRef )

										// 011 :    INCRSAT (  If ( Stbuf ` StMax ) then { Stnew = Stbuf + 1 } )

										// 100 :     DECRSAT (  If ( Stbuf ` StMax ) then { Stnew = Stbuf - 1 } )

										// 101 :    INVERT ( Stnew = ~Stbuf )

										// 110 :    INCR_WRAP ( Stnew = Stbuf + 1 )

										// 111 :    DECR_WRAP ( Stnew = Stbuf 1 )

#define SHF_ZP_ST_BK_ZFAIL   22



/*--------------------------------------------------------------------------------------*/

#define MSK_ZP_ST_BK_ZPASS   0x0e000000 //Back Stencil Test Pass and Z Test Pass Operation

										// 000 :    KEEP ( Stnew = Stbuf )

										// 001 :    ZERO (Stnew = 0x0 )

										// 010 :    REPLACE ( Stnew = StRef )

										// 011 :    INCRSAT (  If ( Stbuf ` StMax ) then { Stnew = Stbuf + 1 } )

										// 100 :     DECRSAT (  If ( Stbuf ` StMax ) then { Stnew = Stbuf - 1 } )

										// 101 :    INVERT ( Stnew = ~Stbuf )

										// 110 :    INCR_WRAP ( Stnew = Stbuf + 1 )

										// 111 :    DECR_WRAP ( Stnew = Stbuf 1 )

#define SHF_ZP_ST_BK_ZPASS   25





/****************************************************************************************/

#define REG_STBUF_BAS        0x819c    //debug offset = 0x338

/*--------------------------------------------------------------------------------------*/

#define MSK_STBUF_BAS        0x0fffffff //

#define SHF_STBUF_BAS        0





/****************************************************************************************/

#define REG_STBUF_PITCH      0x81a0    //debug offset = 0x340

/*--------------------------------------------------------------------------------------*/

#define MSK_STBUF_PITCH      0x00000fff //

#define SHF_STBUF_PITCH      0





/****************************************************************************************/

#define REG_REQ_PRI_SET0     0x81b4    //debug offset = 0x368

/*--------------------------------------------------------------------------------------*/

#define MSK_ZCSTAA_REQ_PRI0  0x00000007 //the highest priority target, tz:0, z:1, st:2, c:3, aa:4

#define SHF_ZCSTAA_REQ_PRI0  0



/*--------------------------------------------------------------------------------------*/

#define MSK_ZCSTAA_REQ_PRI1  0x00000038 //the 2nd priority target, tz:0, z:1, st:2, c:3, aa:4

#define SHF_ZCSTAA_REQ_PRI1  3



/*--------------------------------------------------------------------------------------*/

#define MSK_ZCSTAA_REQ_PRI2  0x000001c0 //the 3rd priority target, tz:0, z:1, st:2, c:3, aa:4

#define SHF_ZCSTAA_REQ_PRI2  6



/*--------------------------------------------------------------------------------------*/

#define MSK_ZCSTAA_REQ_PRI3  0x00000e00 //the 4th priority target, tz:0, z:1, st:2, c:3, aa:4

#define SHF_ZCSTAA_REQ_PRI3  9



/*--------------------------------------------------------------------------------------*/

#define MSK_ZCSTAA_REQ_PRI4  0x00007000 //the lowest priority target, tz:0, z:1, st:2, c:3, aa:4

#define SHF_ZCSTAA_REQ_PRI4  12





/****************************************************************************************/

#define REG_SHD_DIR          0x81c0    //debug offset = 0x380

/*--------------------------------------------------------------------------------------*/

#define MSK_XS_SHD_DIR_X     0x00000001 //Shading direction, 0: from left to right, 1: from right to left

#define SHF_XS_SHD_DIR_X     0



/*--------------------------------------------------------------------------------------*/

#define MSK_XS_SHD_DIR_Y     0x00000002 //Shading direction, 0: from top to bottom, 1: from bottom to top

#define SHF_XS_SHD_DIR_Y     1





/****************************************************************************************/

#define REG_2D_LINE_PAT      0x81c4    //debug offset = 0x388

/*--------------------------------------------------------------------------------------*/

#define MSK_XS_2D_LINE_PAT   0xffffffff //2D line stipple pattern

#define SHF_XS_2D_LINE_PAT   0





/****************************************************************************************/

#define REG_2D_LINE_SET      0x81c8    //debug offset = 0x390

/*--------------------------------------------------------------------------------------*/

#define MSK_XS_2D_LINE_PAT_MD 0x00000001 //0: reset, 1: continous

#define SHF_XS_2D_LINE_PAT_MD 0



/*--------------------------------------------------------------------------------------*/

#define MSK_XS_2D_LINE_LST_PIX_MD 0x00000002 //0: draw last pixel, 1: not draw last pixel

#define SHF_XS_2D_LINE_LST_PIX_MD 1





/****************************************************************************************/

#define REG_STREAM_NUM       0x81cc    //debug offset = 0x398

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM_NUM    0x0000000f //Stream Number:

										// 0000: 1 stream

										// 0001: 2 streams

										// 0010: 3 streams

										// 0011: 4 streams

										// 0100: 5 streams

										// 0101: 6 streams

										// 0110: 7 streams

										// 0111: 8 streams

										// others: reserved

										// the same with the PA_VECTOR_NO

										// //Driver has to split 1 stream to multiple stream if stream data type is not DWORD ??

#define SHF_PA_STREAM_NUM    0





/****************************************************************************************/

#define REG_STREAM_SET0      0x81d0    //debug offset = 0x3a0

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM0_BYTE  0x0000001f //Stream 0 Byte Numbers Per-Vertex

#define SHF_PA_STREAM0_BYTE  0



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM1_BYTE  0x00001f00 //Stream 1 Byte Numbers Per-Vertex

#define SHF_PA_STREAM1_BYTE  8



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM2_BYTE  0x001f0000 //Stream 2 Byte Numbers Per-Vertex

#define SHF_PA_STREAM2_BYTE  16



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM3_BYTE  0x1f000000 //Stream 3 Byte Numbers Per-Vertex

#define SHF_PA_STREAM3_BYTE  24





/****************************************************************************************/

#define REG_STREAM_SET1      0x81d4    //debug offset = 0x3a8

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM4_BYTE  0x0000001f //Stream 4 Byte Numbers Per-Vertex

#define SHF_PA_STREAM4_BYTE  0



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM5_BYTE  0x00001f00 //Stream 5 Byte Numbers Per-Vertex

#define SHF_PA_STREAM5_BYTE  8



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM6_BYTE  0x001f0000 //Stream 6 Byte Numbers Per-Vertex

#define SHF_PA_STREAM6_BYTE  16



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM7_BYTE  0x1f000000 //Stream 7 Byte Numbers Per-Vertex

#define SHF_PA_STREAM7_BYTE  24





/****************************************************************************************/

#define REG_STREAM0_BAS      0x81dc    //debug offset = 0x3b8

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM0_BAS   0x0fffffff //Stream 0 Base Address

										// (Stream 0 is the default vertex buffer when Multple Stream not enabled)

#define SHF_PA_STREAM0_BAS   0





/****************************************************************************************/

#define REG_STREAM1_BAS      0x81e0    //debug offset = 0x3c0

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM1_BAS   0x0fffffff //Stream 1 Base Address

#define SHF_PA_STREAM1_BAS   0





/****************************************************************************************/

#define REG_STREAM2_BAS      0x81e4    //debug offset = 0x3c8

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM2_BAS   0x0fffffff //Stream 2 Base Address

#define SHF_PA_STREAM2_BAS   0





/****************************************************************************************/

#define REG_STREAM3_BAS      0x81e8    //debug offset = 0x3d0

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM3_BAS   0x0fffffff //Stream 3 Base Address

#define SHF_PA_STREAM3_BAS   0





/****************************************************************************************/

#define REG_STREAM4_BAS      0x81ec    //debug offset = 0x3d8

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM4_BAS   0x0fffffff //Stream 4 Base Address

#define SHF_PA_STREAM4_BAS   0





/****************************************************************************************/

#define REG_STREAM5_BAS      0x81f0    //debug offset = 0x3e0

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM5_BAS   0x0fffffff //Stream 5 Base Address

#define SHF_PA_STREAM5_BAS   0





/****************************************************************************************/

#define REG_STREAM6_BAS      0x81f4    //debug offset = 0x3e8

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM6_BAS   0x0fffffff //Stream 6 Base Address

#define SHF_PA_STREAM6_BAS   0





/****************************************************************************************/

#define REG_STREAM7_BAS      0x81f8    //debug offset = 0x3f0

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM7_BAS   0x0fffffff //Stream 7 Base Address

#define SHF_PA_STREAM7_BAS   0





/****************************************************************************************/

#define REG_STREAM01_STRIDE  0x81fc    //debug offset = 0x3f8

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM0_STRIDE 0x000003ff //Stream 0 Stride in byte

#define SHF_PA_STREAM0_STRIDE 0



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM1_STRIDE 0x03ff0000 //Stream 1 Stride in byte

#define SHF_PA_STREAM1_STRIDE 16





/****************************************************************************************/

#define REG_STREAM23_STRIDE  0x8200    //debug offset = 0x400

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM2_STRIDE 0x000003ff //Stream 2 Stride in byte

#define SHF_PA_STREAM2_STRIDE 0



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM3_STRIDE 0x03ff0000 //Stream 3 Stride in byte

#define SHF_PA_STREAM3_STRIDE 16





/****************************************************************************************/

#define REG_STREAM45_STRIDE  0x8204    //debug offset = 0x408

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM4_STRIDE 0x000003ff //Stream 4 Stride in byte

#define SHF_PA_STREAM4_STRIDE 0



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM5_STRIDE 0x03ff0000 //Stream 5 Stride in byte

#define SHF_PA_STREAM5_STRIDE 16





/****************************************************************************************/

#define REG_STREAM67_STRIDE  0x8208    //debug offset = 0x410

/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM6_STRIDE 0x000003ff //Stream 6 Stride in byte

#define SHF_PA_STREAM6_STRIDE 0



/*--------------------------------------------------------------------------------------*/

#define MSK_PA_STREAM7_STRIDE 0x03ff0000 //Stream 7 Stride in byte

#define SHF_PA_STREAM7_STRIDE 16





/****************************************************************************************/

#define REG_VFONT            0x8210    //debug offset = 0x420

/*--------------------------------------------------------------------------------------*/

#define MSK_VFONT_MODE       0x00000001 //Vector Font draw color mode:

										// 0: Solid mode

										// 1: Glyph mode

#define SHF_VFONT_MODE       0



/*--------------------------------------------------------------------------------------*/

#define MSK_VFONT_XS_EXT     0x00000002 //Vector Font draw color mode:

										// 0: Solid mode

										// 1: Glyph mode

#define SHF_VFONT_XS_EXT     1



/*--------------------------------------------------------------------------------------*/

#define MSK_VFONT_COVER_FMT  0x0000000c //Vector Font cover/area format:

										// 00: area: fix 2's complement s.4

										//     cover: fix 2's complement s2.8

										// 01: area: fix 2's complement s.4

										//     cover: fix 2's complement s6.4

										// 10: area: fix 2's complement s.7

										//     cover: fix 2's complement s7.8

#define SHF_VFONT_COVER_FMT  2



#define VAL_FONT_VALUE_FORMAT_S2P8_S4       0   // cover: s2.8, area: s.4

#define VAL_FONT_VALUE_FORMAT_S6P4_S4       1   // cover: s6.4, area: s.4

#define VAL_FONT_VALUE_FORMAT_S7P8_S7       2   // cover: s7.8, area: s.7



/*--------------------------------------------------------------------------------------*/

#define MSK_VFONT_COVER_INV  0x00000010 //Vector Font cover/area sign inverse

#define SHF_VFONT_COVER_INV  4



/*--------------------------------------------------------------------------------------*/

#define MSK_VFONT_CL_MODE    0x00000020 //Vector Font cliping fast mode:

										// 0: disable;

										// 1: enable;

#define SHF_VFONT_CL_MODE    5



/*--------------------------------------------------------------------------------------*/

#define MSK_VFONT_COLOR_DC   0x00003fc0 //Vector Font color dc offset

#define SHF_VFONT_COLOR_DC   6



/*--------------------------------------------------------------------------------------*/

#define MSK_VFONT_COV_TH     0x0003c000 //Vector Font small coverage threshold

#define SHF_VFONT_COV_TH     14



/*--------------------------------------------------------------------------------------*/

#define MSK_VFONT_COV_GAIN   0x000c0000 //Vector Font small coverage gain:

										// 0 : shift 1 bit

										// 1: shift 2 bit

										// 2: shift 3 bit

										// 3: shift 4 bit

#define SHF_VFONT_COV_GAIN   18



/*--------------------------------------------------------------------------------------*/

#define MSK_VFONT_VS_MODE    0x00300000 //Vector Font VS mode:

										// 00:

										// 01:

										// 10:

										// 11:

#define SHF_VFONT_VS_MODE    20



#define VAL_VFONT_VS_MODE_0     0   // column major, original transform matrix

#define VAL_VFONT_VS_MODE_1     1   // column major, original transform matrix, slightly faster than mode 0

#define VAL_VFONT_VS_MODE_2     2   // row-major matrix, used when transform matrix only has scale and offset factors



/*--------------------------------------------------------------------------------------*/

#define MSK_VFONT_SE_MODE    0x00c00000 //Vector Font SE mode

#define SHF_VFONT_SE_MODE    22



#define VAL_VFONT_SETUP_MODE_0       0

#define VAL_VFONT_SETUP_MODE_1       1

#define VAL_VFONT_SETUP_MODE_2       2



/*--------------------------------------------------------------------------------------*/

#define MSK_VG_FILL_RULE     0x02000000 //OpenVG Fill Rule

										// 0: Fill Rule Non-Zero

										// 1: Fill Rule Even/Odd

#define SHF_VG_FILL_RULE     25



#define     VAL_FILL_RULE_NON_ZERO      0

#define     VAL_FILL_RULE_EVEN_ODD      1





/****************************************************************************************/

#define REG_VG_SET           0x8214    //debug offset = 0x428

/*--------------------------------------------------------------------------------------*/

#define MSK_VG_SEG_NUM_DFL   0x00000001 //OpenVG pixel number use default value

#define SHF_VG_SEG_NUM_DFL   0



/*--------------------------------------------------------------------------------------*/

#define MSK_VG_SEG_NUM       0xffff0000 //OpenVG default piexl number of a segement (0~16'hffff)

#define SHF_VG_SEG_NUM       16





/****************************************************************************************/

#define REG_CLIP_SET0        0x8218    //debug offset = 0x430

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_BYPASS        0x00000001 //1: bypass

#define SHF_CL_BYPASS        0



/*--------------------------------------------------------------------------------------*/

#define MSK_CL_GUARDBAND_WIDTH 0x00000006 //guard band size

										// 0: 1W

										// 1: 2W

										// 2: 4W

										// 3: reserved

#define SHF_CL_GUARDBAND_WIDTH 1



#define GUARD_BAND_SIZE_1W      0

#define GUARD_BAND_SIZE_2W      1

#define GUARD_BAND_SIZE_4W      2



/*--------------------------------------------------------------------------------------*/

#define MSK_CL_LINE_VG       0x00000008 //This register is significant only when REG_PA_PRIMITIVE_TYPE == 1 or 2 or 3

										// 0: GL

										// 1: VG (in this case, REG_PA_PRIMITIVE_TYPE is don't care)

#define SHF_CL_LINE_VG       3



/*--------------------------------------------------------------------------------------*/

#define MSK_CL_LINE_GL_TYPE  0x00000030 //This register is significant only when REG_CL_LINE_VG == 0 (i.e. GL line)

										// 0: non-AA line

										// 1: AA line

										// 2: MH's AA line

										// 3: reserved

#define SHF_CL_LINE_GL_TYPE  4



/*--------------------------------------------------------------------------------------*/

#define MSK_CL_PR_DUMMY      0x000003c0 //dummy clock after PrimRestore is done

#define SHF_CL_PR_DUMMY      6



/*--------------------------------------------------------------------------------------*/

#define MSK_CL_FAST_OPC_EN   0x00000400 //TRI_OPC enable

#define SHF_CL_FAST_OPC_EN   10





/****************************************************************************************/

#define REG_LINE_GL_AA_HALF_WIDTH 0x821c    //debug offset = 0x438

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_LINE_GL_AA_HALF_WIDTH 0xffffffff //half width of 3D AA line

#define SHF_CL_LINE_GL_AA_HALF_WIDTH 0





/****************************************************************************************/

#define REG_CLIP_SET1        0x8220    //debug offset = 0x440

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_CLIP_DIS      0x0000003f //Disable Clip (0:Enable; 1:Disable)

										// D[0]:Disable Top plane clipping 

										// D[1]:Disable Bottom plane clipping

										// D[2]:Disable Right plane clipping

										// D[3]:Disable Left plane clipping

										// D[4]:Disable Far plane clipping

										// D[5]:Disable Near plane clipping

#define SHF_CL_CLIP_DIS      0



/*--------------------------------------------------------------------------------------*/

#define MSK_CL_FLATSHADE_EN 0x00000040  //enable of flat shading



#define SHF_CL_FLATSHADE_EN 6



/*--------------------------------------------------------------------------------------*/

#define MSK_CL_FLATSRC  0x00000180  //source vertex of flat shading



#define SHF_CL_FLATSRC 7



#define VAL_FS_V0            (0<<SHF_CL_FLATSRC)

#define VAL_FS_V1            (1<<SHF_CL_FLATSRC)

#define VAL_FS_V2            (2<<SHF_CL_FLATSRC)



/*--------------------------------------------------------------------------------------*/

#define MSK_CL_FS_VAR_A 0x00000e00  //replaced varying A



#define SHF_CL_FS_VAR_A 9



/*--------------------------------------------------------------------------------------*/

#define MSK_CL_FS_VAR_B 0x00007000  //replaced varying B



#define SHF_CL_FS_VAR_B 12





/****************************************************************************************/

#define REG_STROKE_HALF_WIDTH 0x8224    //debug offset = 0x448

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_STROKE_HALF_WIDTH 0xffffffff //half width of stroked line

#define SHF_CL_STROKE_HALF_WIDTH 0





/****************************************************************************************/

#define REG_CLIP_SET2        0x8228    //debug offset = 0x450

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_END_CAP_STYLE 0x00000003 //0: Butt

										// 1: Round

										// 2: Square

										// 3: reserved

#define SHF_CL_END_CAP_STYLE 0



/*--------------------------------------------------------------------------------------*/

#define MSK_CL_LINE_JOIN_STYLE 0x0000000c //0: Miter

										// 1: Round

										// 2: Bevel

										// 3: reserved

#define SHF_CL_LINE_JOIN_STYLE 2



/*--------------------------------------------------------------------------------------*/

#define MSK_CL_DASH_PAT_NUM  0x000001f0 //used dash pattern number 0~16 ( 0 means disable dash )

#define SHF_CL_DASH_PAT_NUM  4





/****************************************************************************************/

#define REG_DASH_PAT_INI_LEN 0x822c    //debug offset = 0x458

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_DASH_PAT_INI_LEN 0xffffffff //initial length of dash pattern

#define SHF_CL_DASH_PAT_INI_LEN 0





/****************************************************************************************/

#define REG_DASH_PAT_INI_IDX 0x8230    //debug offset = 0x460

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_DASH_PAT_INI_IDX 0x0000000f //initial index of dash pattern

#define SHF_CL_DASH_PAT_INI_IDX 0



/*--------------------------------------------------------------------------------------*/

#define MSK_CL_DASH_PHASE_RESET 0x00000010 //1:reset dash status, start from dash phase, 0: use previous dash status

#define SHF_CL_DASH_PHASE_RESET 4





/****************************************************************************************/

#define REG_VG_XSMAX         0x8234    //debug offset = 0x468

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_VG_XSMAX      0xffffffff //x screen max in VG mode

#define SHF_CL_VG_XSMAX      0





/****************************************************************************************/

#define REG_VG_YSMAX         0x8238    //debug offset = 0x470

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_VG_YSMAX      0xffffffff //y screen max in VG mode

#define SHF_CL_VG_YSMAX      0





/****************************************************************************************/

#define REG_VG_XSMAX_GB      0x823c    //debug offset = 0x478

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_VG_XSMAX_GB   0xffffffff //x screen gb max in VG mode

#define SHF_CL_VG_XSMAX_GB   0





/****************************************************************************************/

#define REG_VG_YSMAX_GB      0x8240    //debug offset = 0x480

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_VG_YSMAX_GB   0xffffffff //y screen gb max in VG mode

#define SHF_CL_VG_YSMAX_GB   0





/****************************************************************************************/

#define REG_VG_YSMIN_GB      0x8244    //debug offset = 0x488

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_VG_YSMIN_GB   0xffffffff //y screen gb min in VG mode

#define SHF_CL_VG_YSMIN_GB   0





/****************************************************************************************/

#define REG_VP_TRANSFORM     0x8248    //debug offset = 0x490

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_VP_TRANSFORM  0x00000001 //need to compute screen coordinate in point type

#define SHF_CL_VP_TRANSFORM  0





/****************************************************************************************/

#define REG_VIEWPORT_SCALE_TUX_0 0x824c    //debug offset = 0x498

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_VIEWPORT_SCALE_TUX_0 0xffffffff //viewport transform scale coefficients LSB

#define SHF_CL_VIEWPORT_SCALE_TUX_0 0





/****************************************************************************************/

#define REG_VIEWPORT_SCALE_TUX_1 0x8250    //debug offset = 0x4a0

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_VIEWPORT_SCALE_TUX_1 0xffffffff //viewport transform offset coefficients middle

#define SHF_CL_VIEWPORT_SCALE_TUX_1 0





/****************************************************************************************/

#define REG_VIEWPORT_SCALE_TUX_2 0x8254    //debug offset = 0x4a8

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_VIEWPORT_SCALE_TUX_2 0xffffffff //viewport transform scale coefficients MSB

#define SHF_CL_VIEWPORT_SCALE_TUX_2 0





/****************************************************************************************/

#define REG_VIEWPORT_OFFSET_TUY_0 0x8258    //debug offset = 0x4b0

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_VIEWPORT_OFFSET_TUY_0 0xffffffff //viewport transform offset coefficients LSB

#define SHF_CL_VIEWPORT_OFFSET_TUY_0 0





/****************************************************************************************/

#define REG_VIEWPORT_OFFSET_TUY_1 0x825c    //debug offset = 0x4b8

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_VIEWPORT_OFFSET_TUY_1 0xffffffff //viewport transform offset coefficients middle

#define SHF_CL_VIEWPORT_OFFSET_TUY_1 0





/****************************************************************************************/

#define REG_VIEWPORT_OFFSET_TUY_2 0x8260    //debug offset = 0x4c0

/*--------------------------------------------------------------------------------------*/

#define MSK_CL_VIEWPORT_OFFSET_TUY_2 0xffffffff //viewport transform offset coefficients MSB

#define SHF_CL_VIEWPORT_OFFSET_TUY_2 0



/****************************************************************************************/

#define REG_USH_MISC 0x8268      //debug offset = 0x4d0

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_VTH_ISU_MARGIN 0xffff  //VS Thread issue timing margin. 2's complement. Negative valule is favor VS. Positive value is favor PS 

#define SHF_USH_VTH_ISU_MARGIN 0

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_AA_COR_EN      0x10000  //AA 4x multisampling correction enable.

                                        //0: use (0.5, 0.5) for AA mode and (0,0) for non-AA mode in PE

                                        //1: use centroid sampling for AA mode and (0,0) for non-AA mode in PE

#define SHF_USH_AA_COR_EN      16



/****************************************************************************************/

#define REG_SHADER_SET0      0x826c    //debug offset = 0x4d8

/*--------------------------------------------------------------------------------------*/

#define MSK_VARY_DNUM        0x0000003f //Varying dimention number (PS will add 4 to AR_DNUM to get the final 

										// dimension number for pixel shader due to the additional varying (XYZs))

										// indicate the number of dimension of active varying out of maximal 32 varying dimension

#define SHF_VARY_DNUM        0



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_VTH_CONFIG   0x00000040 //VS Thread Configuration

										// 0: 32 vertices per thread, 4 temp registers per vertex (one task has two threads)

										// 1: 32 vertices per thread, 8 temp registers per vertex (one task has one thread)

										// 2: 16 vertices per thread, 8 temp registers per vertex (one task has two threads)

#define SHF_USH_VTH_CONFIG   6



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_PTH_CONFIG   0x00000080 //PS Thread Configuration

										// 0: 32 pixels per thread, 4 temp registers per pixel (one task has two threads)

										// 1: 32 pixels per thread, 8 temp registers per pixel (one task has one thread)

										// 2: 16 pixels per thread, 8 temp registers per pixel (one task has two threads)

#define SHF_USH_PTH_CONFIG   7



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_INST_TYPE    0x00000100 //Shader Instruction Type:

										// 0: Shader Code is Type A ALU/SFU (80-bit)

										// 1: Shader Code is Type B ALU/SFU (128-bit)

#define SHF_USH_INST_TYPE    8



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_IF_PRIORITY_MD 0x00000200 //Shader Instruction Fetch Priority Mode:

										// 0: AU/TU thread get the higher priority to fetch instruction, if no AU/TU thread, the smaller thread distance get the higher priority to fetch instruction

										// 1: thread with smaller thread distance get the higher priority to fetch instruction

#define SHF_USH_IF_PRIORITY_MD 9





/****************************************************************************************/

#define REG_USH_SET1         0x8270    //debug offset = 0x4e0

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_VSDIST_OFFSET 0x0000000f //Vertex Shader Thread distance offset

#define SHF_USH_VSDIST_OFFSET 0



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_RF_PRIORITY  0x000001f0 //Execution unit access Share memory priority: [0]: au, [1]::tu, [2]:tx, [3]:st

#define SHF_USH_RF_PRIORITY  4



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_IC_PRIORITY_MD 0x00000600 //Instruction Cache Priority modes

#define SHF_USH_IC_PRIORITY_MD 9



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_TH_MASK      0xffc00000 //Thread mask bit

#define SHF_USH_TH_MASK      22





/****************************************************************************************/

#define REG_USH_TH0_BAS      0x8274    //debug offset = 0x4e8

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_TH0_BAS      0x0fffffff //Unified shader thread 0 base

#define SHF_USH_TH0_BAS      0





/****************************************************************************************/

#define REG_USH_TH1_BAS      0x8278    //debug offset = 0x4f0

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_TH1_BAS      0x0fffffff //Unified shader thread 1 base

#define SHF_USH_TH1_BAS      0





/****************************************************************************************/

#define REG_USH_TH2_BAS      0x827c    //debug offset = 0x4f8

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_TH2_BAS      0x0fffffff //Unified shader thread 2 base

#define SHF_USH_TH2_BAS      0





/****************************************************************************************/

#define REG_USH_TH3_BAS      0x8280    //debug offset = 0x500

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_TH3_BAS      0x0fffffff //Unified shader thread 3 base

#define SHF_USH_TH3_BAS      0





/****************************************************************************************/

#define REG_USH_TH4_BAS      0x8284    //debug offset = 0x508

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_TH4_BAS      0x0fffffff //Unified shader thread 4 base

#define SHF_USH_TH4_BAS      0





/****************************************************************************************/

#define REG_USH_TH5_BAS      0x8288    //debug offset = 0x510

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_TH5_BAS      0x0fffffff //Unified shader thread 5 base

#define SHF_USH_TH5_BAS      0





/****************************************************************************************/

#define REG_USH_TH6_BAS      0x828c    //debug offset = 0x518

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_TH6_BAS      0x0fffffff //Unified shader thread 6 base

#define SHF_USH_TH6_BAS      0





/****************************************************************************************/

#define REG_USH_TH7_BAS      0x8290    //debug offset = 0x520

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_TH7_BAS      0x0fffffff //Unified shader thread 7 base

#define SHF_USH_TH7_BAS      0





/****************************************************************************************/

#define REG_USH_TH8_BAS      0x8294    //debug offset = 0x528

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_TH8_BAS      0x0fffffff //Unified shader thread 8 base

#define SHF_USH_TH8_BAS      0





/****************************************************************************************/

#define REG_USH_TH9_BAS      0x8298    //debug offset = 0x530

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_TH9_BAS      0x0fffffff //Unified shader thread 9 base

#define SHF_USH_TH9_BAS      0





/****************************************************************************************/

#define REG_USH_MRT_BAS      0x829c    //debug offset = 0x538

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_MRT_BAS      0x0fffffff //MRT base

#define SHF_USH_MRT_BAS      0





/****************************************************************************************/

#define REG_USH_PITCH        0x82a0    //debug offset = 0x540

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_TH_PITCH     0x00000fff //unified shader thread pitch

#define SHF_USH_TH_PITCH     0



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_TH_ISSUE_MD  0x00003000 //00: save mode, 10: performace mode 0, 11: performance mode

#define SHF_USH_TH_ISSUE_MD  12



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_IC_RST       0x00004000 //Ushader Instruction Cache Reset, 0: normral, 1: reset instruction cache (when shader code chaged, controlled by SW)

										// Note: Sw must toggle this MMIO 1 -> 0 in DumpQ.txt while shader code chaged

#define SHF_USH_IC_RST       14



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_MRT_PITCH    0x7fff0000 //MRT pitch

#define SHF_USH_MRT_PITCH    16





/****************************************************************************************/

#define REG_USH_SC0_BAS      0x82a4    //debug offset = 0x548

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_SC0_BAS      0x0fffffff //unified shader stream out stream 0 base

#define SHF_USH_SC0_BAS      0





/****************************************************************************************/

#define REG_USH_SC1_BAS      0x82a8    //debug offset = 0x550

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_SC1_BAS      0x0fffffff //unified shader stream out stream 1 base

#define SHF_USH_SC1_BAS      0





/****************************************************************************************/

#define REG_USH_SC2_BAS      0x82ac    //debug offset = 0x558

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_SC2_BAS      0x0fffffff //unified shader stream out stream 2 base

#define SHF_USH_SC2_BAS      0





/****************************************************************************************/

#define REG_USH_SC3_BAS      0x82b0    //debug offset = 0x560

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_SC3_BAS      0x0fffffff //unified shader stream out stream 3 base

#define SHF_USH_SC3_BAS      0





/****************************************************************************************/

#define REG_USH_SC4_BAS      0x82b4    //debug offset = 0x568

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_SC4_BAS      0x0fffffff //unified shader stream out stream 4 base

#define SHF_USH_SC4_BAS      0





/****************************************************************************************/

#define REG_USH_SC5_BAS      0x82b8    //debug offset = 0x570

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_SC5_BAS      0x0fffffff //unified shader stream out stream 5 base

#define SHF_USH_SC5_BAS      0





/****************************************************************************************/

#define REG_USH_SC6_BAS      0x82bc    //debug offset = 0x578

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_SC6_BAS      0x0fffffff //unified shader stream out stream 6 base

#define SHF_USH_SC6_BAS      0





/****************************************************************************************/

#define REG_USH_SC7_BAS      0x82c0    //debug offset = 0x580

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_SC7_BAS      0x0fffffff //unified shader stream out stream 7 base

#define SHF_USH_SC7_BAS      0





/****************************************************************************************/

#define REG_USH_SC01_STRIDE  0x82c4    //debug offset = 0x588

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_SC0_STRIDE   0x000003ff //unified shader stream out stream 0 stride

#define SHF_USH_SC0_STRIDE   0



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_SC1_STRIDE   0x03ff0000 //unified shader stream out stream 1 stride

#define SHF_USH_SC1_STRIDE   16





/****************************************************************************************/

#define REG_USH_SC23_STRIDE  0x82c8    //debug offset = 0x590

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_SC2_STRIDE   0x000003ff //unified shader stream out stream 2 stride

#define SHF_USH_SC2_STRIDE   0



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_SC3_STRIDE   0x03ff0000 //unified shader stream out stream 3 stride

#define SHF_USH_SC3_STRIDE   16





/****************************************************************************************/

#define REG_USH_SC45_STRIDE  0x82cc    //debug offset = 0x598

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_SC4_STRIDE   0x000003ff //unified shader stream out stream 4 stride

#define SHF_USH_SC4_STRIDE   0



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_SC5_STRIDE   0x03ff0000 //unified shader stream out stream 5 stride

#define SHF_USH_SC5_STRIDE   16





/****************************************************************************************/

#define REG_USH_SC67_STRIDE  0x82d0    //debug offset = 0x5a0

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_SC6_STRIDE   0x000003ff //unified shader stream out stream 6 stride

#define SHF_USH_SC6_STRIDE   0



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_SC7_STRIDE   0x03ff0000 //unified shader stream out stream 7 stride

#define SHF_USH_SC7_STRIDE   16





/****************************************************************************************/

#define REG_USH_IQM_BASE     0x82d4    //debug offset = 0x5a8

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_PS_IQM_BASE  0x000000ff //pixel shader base in IQMem. Value map [0~127] to [0~127]

#define SHF_USH_PS_IQM_BASE  0



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_VS_IQM_BASE  0x0000ff00 //vertex shader base in IQMem. Value map [0~127] ~ [0~127]

#define SHF_USH_VS_IQM_BASE  8



#ifndef T12_CHIP_ACTIVE

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_PS_IQM_INS_NUM 0x00ff0000 //pixel shader instruction slot count in IQMem. Value map [0~127] to [0~127]

#define SHF_USH_PS_IQM_INS_NUM 16



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_VS_IQM_INS_NUM 0xff000000 //vertex shader instruction slot count in IQMem. Value map [0~127] ~ [0~127]

#define SHF_USH_VS_IQM_INS_NUM 24

#endif





/****************************************************************************************/

#define REG_USH_INS_NUM      0x82d8    //debug offset = 0x5b0

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_PS_INS_NUM   0x0000ffff //pixel shader total instrcution slot count. valid range [0~65535] map to [1~65536]

#define SHF_USH_PS_INS_NUM   0



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_VS_INS_NUM   0xffff0000 //pixel shader total instrcution slot count. valid range [0~65535] map to [1~65536]

#define SHF_USH_VS_INS_NUM   16





/****************************************************************************************/

#define REG_USH_PS_IQ_BASE   0x82dc    //debug offset = 0x5b8

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_PS_IQ_BASE   0x0fffffff //VS Instruction Base in DRAM

#define SHF_USH_PS_IQ_BASE   0





/****************************************************************************************/

#define REG_USH_VS_IQ_BASE   0x82e0    //debug offset = 0x5c0

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_VS_IQ_BASE   0x0fffffff //PS Instruction Base in DRAM

#define SHF_USH_VS_IQ_BASE   0





/****************************************************************************************/

#define REG_USH_LOD          0x82e4    //debug offset = 0x5c8

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_MSKEDGE_LOD_EN 0x00000001 //Execution write mask edge use default LOD

#define SHF_USH_MSKEDGE_LOD_EN 0



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_CUBEDGE_LOD_EN 0x00000002 //Cubic map edge use default LOD

#define SHF_USH_CUBEDGE_LOD_EN 1



/*--------------------------------------------------------------------------------------*/

#define MSK_USH_TX_LOD       0x00000ffc //Default LOD

#define SHF_USH_TX_LOD       2



#ifdef T12_CHIP_ACTIVE

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_PS_IQM_INS_NUM 0x01ff0000 //pixel shader instruction slot count in IQMem. Value map [0~127] to [0~127]

#define SHF_USH_PS_IQM_INS_NUM 16

#endif





/****************************************************************************************/

#define REG_USH_TH_INIT      0x82e8    //debug offset = 0x5d0

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_TH_INIT      0x000003ff //Thread initial assignment

#define SHF_USH_TH_INIT      0



#ifdef T12_CHIP_ACTIVE

/*--------------------------------------------------------------------------------------*/

#define MSK_USH_VS_IQM_INS_NUM 0x01ff0000 //vertex shader instruction slot count in IQMem. Value map [0~127] ~ [0~127]

#define SHF_USH_VS_IQM_INS_NUM 16

#endif





/****************************************************************************************/

#define REG_AR_GP_A0_RQ_PRI  0x82ec    //debug offset = 0x5d8

/*--------------------------------------------------------------------------------------*/

#define MSK_AR_GP_A0_RQ_PRI  0x0003ffff //GP_A chanel 0 request arbiter

										// GP_A: CR(001), ZR(010), STR(011), TZR(100), AAR(101), PAR(110)

										// default value: {CR,ZR,STR,TZR,AAR,PAR}

#define SHF_AR_GP_A0_RQ_PRI  0



#define VAL_ARBIT_REQ_NONE       0

#define VAL_ARBIT_REQ_CR_CW      1

#define VAL_ARBIT_REQ_ZR_ZW      2

#define VAL_ARBIT_REQ_STR_STW    3

#define VAL_ARBIT_REQ_TZR_TZW    4

#define VAL_ARBIT_REQ_AAR_AAW    5

#define VAL_ARBIT_REQ_PAR_USHW   6

#define VAL_ARBIT_REQ_TR         1

#define VAL_ARBIT_REQ_CQR        2

#define VAL_ARBIT_REQ_USHICR     3

#define VAL_ARBIT_REQ_GP_A       1

#define VAL_ARBIT_REQ_GP_B       2

#define VAL_ARBIT_REQ_GP_C       3



/****************************************************************************************/

#define REG_AR_GP_B0_RQ_PRI  0x82f0    //debug offset = 0x5e0

/*--------------------------------------------------------------------------------------*/

#define MSK_AR_GP_B0_RQ_PRI  0x0003ffff //GP_B chanel 0 request arbiter

										// GP_B: CW(001), ZW(010), STW(011), TZW(100), AAW(101), USHW(110)

										// default value: {CW,ZW,STW,TZW,AAW,USHW}

#define SHF_AR_GP_B0_RQ_PRI  0





/****************************************************************************************/

#define REG_AR_GP_C0_RQ_PRI  0x82f4    //debug offset = 0x5e8

/*--------------------------------------------------------------------------------------*/

#define MSK_AR_GP_D0_RQ_PRI  0x00000fc0 //GP_D chanel 0 request arbiter

										// GP_A(001), GP_B(010), GP_C(011)

										// default value: GP_A, GP_B, GP_C

#define SHF_AR_GP_D0_RQ_PRI  6



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_GP_CH0_FIX_RQ_PRI 0x0000f000 //Group request arbitration uses fix priority

										// default value: 0000

#define SHF_AR_GP_CH0_FIX_RQ_PRI 12





/****************************************************************************************/

#define REG_AR_GP_C0_SERV    0x82f8    //debug offset = 0x5f0

/*--------------------------------------------------------------------------------------*/

#define MSK_AR_GP_C0_SERV_C0_MAX 0x0000003f //Max burst read of GP_C client0

										// default value: 16

#define SHF_AR_GP_C0_SERV_C0_MAX 0



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_GP_C0_SERV_C1_MAX 0x00000fc0 //Max burst read of GP_C client1

										// default value: 16

#define SHF_AR_GP_C0_SERV_C1_MAX 6



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_GP_C0_SERV_C2_MAX 0x0003f000 //Max burst read of GP_C client2

										// default value: 16

#define SHF_AR_GP_C0_SERV_C2_MAX 12





/****************************************************************************************/

#define REG_AR_GP_A1_RQ_PRI  0x82fc    //debug offset = 0x5f8

/*--------------------------------------------------------------------------------------*/

#define MSK_AR_GP_A1_RQ_PRI  0x0003ffff //GP_A chanel 1 request arbiter

										// GP_A: CR(001), ZR(010), STR(011), TZR(100), AAR(101), PAR(110)

										// default value: {CR,ZR,STR,TZR,AAR,PAR}

#define SHF_AR_GP_A1_RQ_PRI  0





/****************************************************************************************/

#define REG_AR_GP_B1_RQ_PRI  0x8300    //debug offset = 0x600

/*--------------------------------------------------------------------------------------*/

#define MSK_AR_GP_B1_RQ_PRI  0x0003ffff //GP_B chanel 1 request arbiter

										// GP_B: CW(001), ZW(010), STW(011), TZW(100), AAW(101), USHW(110)

										// default value: {CW,ZW,STW,TZW,AAW,USHW}

#define SHF_AR_GP_B1_RQ_PRI  0





/****************************************************************************************/

#define REG_AR_GP_C1_RQ_PRI  0x8304    //debug offset = 0x608

/*--------------------------------------------------------------------------------------*/

#define MSK_AR_TX_PACK_TIME_OUT 0x0000003f //address packing time out

										// default value: 8

#define SHF_AR_TX_PACK_TIME_OUT 0



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_GP_D1_RQ_PRI  0x00000fc0 //GP_D chanel 1 request arbiter

										// GP_A(001), GP_B(010), GP_C(011)

										// default value: GP_A, GP_B, GP_C

#define SHF_AR_GP_D1_RQ_PRI  6



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_GP_CH1_FIX_RQ_PRI 0x0000f000 //Group request arbitration uses fix priority

										// default value: 0000

#define SHF_AR_GP_CH1_FIX_RQ_PRI 12





/****************************************************************************************/

#define REG_AR_GP_C1_SERV    0x8308    //debug offset = 0x610

/*--------------------------------------------------------------------------------------*/

#define MSK_AR_GP_C1_SERV_C0_MAX 0x0000003f //Max burst read of GP_C client0

										// default value: 16

#define SHF_AR_GP_C1_SERV_C0_MAX 0



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_GP_C1_SERV_C1_MAX 0x00000fc0 //Max burst read of GP_C client1

										// default value: 16

#define SHF_AR_GP_C1_SERV_C1_MAX 6



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_GP_C1_SERV_C2_MAX 0x0003f000 //Max burst read of GP_C client2

										// default value: 16

#define SHF_AR_GP_C1_SERV_C2_MAX 12





/****************************************************************************************/

#define REG_AR_WD_PACK       0x830c    //debug offset = 0x618

/*--------------------------------------------------------------------------------------*/

#define MSK_AR_WD_PACK_G0C0  0x00000007 //request write data packing arbitration:

										// group 0 client 0

										// default value: CW(001)

#define SHF_AR_WD_PACK_G0C0  0



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_WD_PACK_G0C1  0x00000038 //request write data packing arbitration:

										// group 0 client 1

										// default value: ZW(010)

#define SHF_AR_WD_PACK_G0C1  3



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_WD_PACK_G0C2  0x000001c0 //request write data packing arbitration:

										// group 0 client 2

										// default value: STW(011)

#define SHF_AR_WD_PACK_G0C2  6



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_WD_PACK_G1C0  0x00000e00 //request write data packing arbitration:

										// group 1 client 0

										// default value: TZW(100)

#define SHF_AR_WD_PACK_G1C0  9



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_WD_PACK_G1C1  0x00007000 //request write data packing arbitration:

										// group 1 client 1

										// default value: AAW(101)

#define SHF_AR_WD_PACK_G1C1  12



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_WD_PACK_G1C2  0x00038000 //request write data packing arbitration:

										// group 1 client 2

										// default value: USHW/PGW(110)

#define SHF_AR_WD_PACK_G1C2  15



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_WD_PACK_G0_FIX_PRI 0x00040000 //request write data packing arbiteration uses fix priority

										// default value: round robin(0)

#define SHF_AR_WD_PACK_G0_FIX_PRI 18



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_WD_PACK_G1_FIX_PRI 0x00080000 //request write data packing arbiteration uses fix priority

										// default value: round robin(0)

#define SHF_AR_WD_PACK_G1_FIX_PRI 19



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_PACK_TIME_OUT 0x0ff00000 //address packing time out

										// default value: 8

#define SHF_AR_PACK_TIME_OUT 20



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_PACK128_EN    0x10000000 //packing 64bit to 128bit enable

#define SHF_AR_PACK128_EN    28



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_TX_PACK128_EN 0x20000000 //texture packing request 64bit to 128bit enable

#define SHF_AR_TX_PACK128_EN 29



/*--------------------------------------------------------------------------------------*/

#define MSK_AR_TX_ZZ_EN      0x40000000 //texture tiling mode with z-zag scan

#define SHF_AR_TX_ZZ_EN      30





/****************************************************************************************/

#define REG_CH2MEM_BANK_SEL  0x8310    //debug offset = 0x620

/*--------------------------------------------------------------------------------------*/

#define MSK_CH2MEM_BANK_SEL  0x00000001 //2nd channel miu bank sel

#define SHF_CH2MEM_BANK_SEL  0





/****************************************************************************************/

#define REG_PNG_DTBL_WD      0x8318    //debug offset = 0x630

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_DTBL_WD      0x000003ff //write data to distance sram table

#define SHF_PNG_DTBL_WD      0





/****************************************************************************************/

#define REG_GO               0x831c    //debug offset = 0x638

/*--------------------------------------------------------------------------------------*/

#define MSK_GIF_GO           0x00000001 //start gif deocde

#define SHF_GIF_GO           0



/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_BSADDR_GO    0x00000002 //bitstream start/end address set

#define SHF_GPD_BSADDR_GO    1



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_GO           0x00000004 //start png decode => should issue once per image

#define SHF_PNG_GO           2



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_BLK_GO       0x00000008 //png block go, 1T pulse

#define SHF_PNG_BLK_GO       3



/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_RST          0x00000010 //soft reset

#define SHF_GPD_RST          4



/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_READ_BITS    0x00003f00 //number of bits to read, should be <= 32

#define SHF_GPD_READ_BITS    8





/****************************************************************************************/

#define REG_GPD_CMEM_WD      0x8320    //debug offset = 0x640

/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_CMEM_WD      0xffffffff //color table input data

#define SHF_GPD_CMEM_WD      0





/****************************************************************************************/

#define REG_PNG_LTBL_WD      0x8324    //debug offset = 0x648

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_LTBL_WD      0x0003ffff //write data to literal sram table

#define SHF_PNG_LTBL_WD      0





/****************************************************************************************/

#define REG_PNG_ONLY_DECOM_EN 0x8328    //debug offset = 0x650

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_ONLY_DECOM_EN 0x00000001 //high active, high when only deflate fuction used(iCPP,zTXt trunk)

#define SHF_PNG_ONLY_DECOM_EN 0



/*--------------------------------------------------------------------------------------*/

#define MSK_GIF_LTBL_SIZE    0x0000000e //local color table size

#define SHF_GIF_LTBL_SIZE    1



/*--------------------------------------------------------------------------------------*/

#define MSK_GIF_LOCAL_TBL    0x00000010 //use local color table

#define SHF_GIF_LOCAL_TBL    4



/*--------------------------------------------------------------------------------------*/

#define MSK_IFIFO_DIFF       0x00007c00 //input fifo remainder

#define SHF_IFIFO_DIFF       10



/*--------------------------------------------------------------------------------------*/

#define MSK_BITPOS           0x001f8000 //unpacker current bit position

#define SHF_BITPOS           15



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_DTBL_SIZE    0x07e00000 //distance sram table size (equal to real size minus one)

#define SHF_PNG_DTBL_SIZE    21





/****************************************************************************************/

#define REG_GIF_STATE        0x832c    //debug offset = 0x658

/*--------------------------------------------------------------------------------------*/

#define MSK_GIF_STATE        0x0000ffff //gif decoding state

#define SHF_GIF_STATE        0



/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_PITCH        0x7fff0000 //frame buffer line pitch in 64-bit

#define SHF_GPD_PITCH        16





/****************************************************************************************/

#define REG_GPD_IWIDTH       0x8330    //debug offset = 0x660

/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_IWIDTH       0x0000ffff //image width

#define SHF_GPD_IWIDTH       0



/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_IHEIGHT      0xffff0000 //image height

#define SHF_GPD_IHEIGHT      16





/****************************************************************************************/

#define REG_GPD_BSTART       0x8334    //debug offset = 0x668

/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_BSTART       0x0fffffff //bitstream buffer start address in 8-bit

#define SHF_GPD_BSTART       0





/****************************************************************************************/

#define REG_GPD_BEND         0x8338    //debug offset = 0x670

/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_BEND         0x0fffffff //bitstream buffer end address in 8-bit

#define SHF_GPD_BEND         0





/****************************************************************************************/

#define REG_GPD_ISTART       0x833c    //debug offset = 0x678

/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_ISTART       0x0fffffff //image buffer start address in byte

										// should be 32-byte aligned for PNG

#define SHF_GPD_ISTART       0





/****************************************************************************************/

#define REG_GPD_BOFFSET      0x8340    //debug offset = 0x680

/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_BOFFSET      0x000001ff //bit offset for gpd decode

#define SHF_GPD_BOFFSET      0





/****************************************************************************************/

#define REG_GPD_ROI_HSTART   0x8344    //debug offset = 0x688

/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_ROI_HSTART   0x0000ffff //ROI region horizontal start posiotion, should be multiple of 8 for PNG interlace mode

#define SHF_GPD_ROI_HSTART   0





/****************************************************************************************/

#define REG_GPD_ROI_VSTART   0x8348    //debug offset = 0x690

/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_ROI_VSTART   0x0000ffff //ROI region vertical start posiotion, should be multiple of 8 for interlace mode

#define SHF_GPD_ROI_VSTART   0



/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_ROI_WIDTH    0xffff0000 //ROI regoin width, should be >= 8 for PNG interlace mode

#define SHF_GPD_ROI_WIDTH    16





/****************************************************************************************/

#define REG_GPD_ROI_HEIGHT   0x834c    //debug offset = 0x698

/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_ROI_HEIGHT   0x0000ffff //ROI regoin height

#define SHF_GPD_ROI_HEIGHT   0



/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_ROI_EN       0x00010000 //ROI enable

#define SHF_GPD_ROI_EN       16



/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_DEFAULT_ALPHA 0x01fe0000 //default alpha value

#define SHF_GPD_DEFAULT_ALPHA 17



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_SCA          0x3e000000 //scan line active information, only interlace mode should set

#define SHF_PNG_SCA          25





/****************************************************************************************/

#define REG_PNG_TRANS_R      0x8350    //debug offset = 0x6a0

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_TRANS_R      0x0000ffff //png transparenency r value

#define SHF_PNG_TRANS_R      0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_TRANS_G      0xffff0000 //png transparenency g value

#define SHF_PNG_TRANS_G      16





/****************************************************************************************/

#define REG_PNG_MINCODE1     0x8354    //debug offset = 0x6a8

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_MINCODE1     0x00000002 //literal group initail code for encode length 1 bit

#define SHF_PNG_MINCODE1     1



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_MINCODE2     0x0000000c //literal group initail code for encode length 2 bit

#define SHF_PNG_MINCODE2     2



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_MINCODE3     0x00000070 //literal group initail code for encode length 3 bit

#define SHF_PNG_MINCODE3     4



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_MINCODE4     0x00000780 //literal group initail code for encode length 4 bit

#define SHF_PNG_MINCODE4     7



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_MINCODE5     0x0000f800 //literal group initail code for encode length 5 bit

#define SHF_PNG_MINCODE5     11



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_MINCODE6     0x003f0000 //literal group initail code for encode length 6 bit

#define SHF_PNG_MINCODE6     16



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_MINCODE7     0x1fc00000 //literal initail code for encode length 7 bit

#define SHF_PNG_MINCODE7     22





/****************************************************************************************/

#define REG_GPD_IPM_EN       0x8358    //debug offset = 0x6b0

/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_IPM_EN       0x00000001 //IPM interface enable

#define SHF_GPD_IPM_EN       0



/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_IPM_SIZE     0x00000006 //image buffer size in IPM mode,

										// 0: 32 lines

										// 1: 64lines

										// 2: 8 lines

										// 3: 16 lines

#define SHF_GPD_IPM_SIZE     1



/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_OCOLOR       0x00000038 //output color format,

										// 0: ARGB8888

										// 1: YUV422 (YUYV order from lsb to msb)

										// 2: RGB565

										// 3: YUV422 (YVYU order from lsb to msb)

										// 4. Gray (for PNG)

										// 5. Gray with Alpha (for PNG)

#define SHF_GPD_OCOLOR       3



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_LTBL_SIZE    0x00ff8000 //1: YUV422 (YUYV order from lsb to msb)

#define SHF_PNG_LTBL_SIZE    15





/****************************************************************************************/

#define REG_PNG_MINCODE8     0x835c    //debug offset = 0x6b8

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_MINCODE8     0x000000ff //3: YUV422 (YVYU order from lsb to msb)

#define SHF_PNG_MINCODE8     0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_MINCODE9     0x0001ff00 //4. Gray (for PNG)

#define SHF_PNG_MINCODE9     8



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_MINCODE10    0x07fe0000 //5. Gray with Alpha (for PNG)

#define SHF_PNG_MINCODE10    17





/****************************************************************************************/

#define REG_PNG_MINCODE11    0x8360    //debug offset = 0x6c0

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_MINCODE11    0x000007ff //literal group initail code for encode length 11 bit

#define SHF_PNG_MINCODE11    0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_MINCODE12    0x007ff800 //literal group initail code for encode length 12 bit

#define SHF_PNG_MINCODE12    11





/****************************************************************************************/

#define REG_PNG_MINCODE13    0x8364    //debug offset = 0x6c8

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_MINCODE13    0x00001fff //literal group initail code for encode length 13 bit

#define SHF_PNG_MINCODE13    0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_MINCODE14    0x07ffe000 //literal group initail code for encode length 14 bit

#define SHF_PNG_MINCODE14    13





/****************************************************************************************/

#define REG_PNG_MINCODE15    0x8368    //debug offset = 0x6d0

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_MINCODE15    0x00007fff //literal group initail code for encode length 15 bit

#define SHF_PNG_MINCODE15    0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG2_MINCODE1    0x00008000 //distance group initail code for encode length 1 bit

#define SHF_PNG2_MINCODE1    15



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG2_MINCODE2    0x00030000 //distance group initail code for encode length 2 bit

#define SHF_PNG2_MINCODE2    16



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG2_MINCODE3    0x001c0000 //distance group initail code for encode length 3 bit

#define SHF_PNG2_MINCODE3    18



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG2_MINCODE4    0x01e00000 //distance group initail code for encode length 4 bit

#define SHF_PNG2_MINCODE4    21



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG2_MINCODE5    0x3e000000 //distance group initail code for encode length 5 bit

#define SHF_PNG2_MINCODE5    25





/****************************************************************************************/

#define REG_PNG2_MINCODE6    0x836c    //debug offset = 0x6d8

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG2_MINCODE6    0x0000003f //distance group initail code for encode length 6 bit

#define SHF_PNG2_MINCODE6    0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG2_MINCODE7    0x00001fc0 //distance group initail code for encode length 7 bit

#define SHF_PNG2_MINCODE7    6



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG2_MINCODE8    0x001fe000 //distance group initail code for encode length 8 bit

#define SHF_PNG2_MINCODE8    13



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG2_MINCODE9    0x3fe00000 //distance group initail code for encode length 9 bit

#define SHF_PNG2_MINCODE9    21





/****************************************************************************************/

#define REG_PNG2_MINCODE10   0x8370    //debug offset = 0x6e0

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG2_MINCODE10   0x000003ff //distance group initail code for encode length 10 bit

#define SHF_PNG2_MINCODE10   0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG2_MINCODE11   0x001ffc00 //distance group initail code for encode length 11 bit

#define SHF_PNG2_MINCODE11   10





/****************************************************************************************/

#define REG_PNG2_MINCODE12   0x8374    //debug offset = 0x6e8

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG2_MINCODE12   0x00000fff //distance group initail code for encode length 12 bit

#define SHF_PNG2_MINCODE12   0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG2_MINCODE13   0x01fff000 //distance group initail code for encode length 13 bit

#define SHF_PNG2_MINCODE13   12





/****************************************************************************************/

#define REG_PNG2_MINCODE14   0x8378    //debug offset = 0x6f0

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG2_MINCODE14   0x00003fff //distance group initail code for encode length 14 bit

#define SHF_PNG2_MINCODE14   0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG2_MINCODE15   0x1fffc000 //distance group initail code for encode length 15 bit

#define SHF_PNG2_MINCODE15   14





/****************************************************************************************/

#define REG_PNG_LBASE2       0x837c    //debug offset = 0x6f8

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_LBASE2       0x000001ff //accumulated counters of sum(literal code length n-1), n =1

#define SHF_PNG_LBASE2       0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_LBASE3       0x0003fe00 //accumulated counters of sum(literal code length n-1), n =1~2

#define SHF_PNG_LBASE3       9



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_LBASE4       0x07fc0000 //accumulated counters of sum(literal code length n-1), n =1~3

#define SHF_PNG_LBASE4       18





/****************************************************************************************/

#define REG_PNG_LBASE5       0x8380    //debug offset = 0x700

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_LBASE5       0x000001ff //accumulated counters of sum(literal code length n-1), n =1~4

#define SHF_PNG_LBASE5       0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_LBASE6       0x0003fe00 //accumulated counters of sum(literal code length n-1), n =1~5

#define SHF_PNG_LBASE6       9



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_LBASE7       0x07fc0000 //accumulated counters of sum(literal code length n-1), n =1~6

#define SHF_PNG_LBASE7       18





/****************************************************************************************/

#define REG_PNG_LBASE8       0x8384    //debug offset = 0x708

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_LBASE8       0x000001ff //accumulated counters of sum(literal code length n-1), n =1~7

#define SHF_PNG_LBASE8       0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_LBASE9       0x0003fe00 //accumulated counters of sum(literal code length n-1), n =1~8

#define SHF_PNG_LBASE9       9



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_LBASE10      0x07fc0000 //accumulated counters of sum(literal code length n-1), n =1~9

#define SHF_PNG_LBASE10      18





/****************************************************************************************/

#define REG_PNG_LBASE11      0x8388    //debug offset = 0x710

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_LBASE11      0x000001ff //accumulated counters of sum(literal code length n-1), n =1~10

#define SHF_PNG_LBASE11      0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_LBASE12      0x0003fe00 //accumulated counters of sum(literal code length n-1), n =1~11

#define SHF_PNG_LBASE12      9



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_LBASE13      0x07fc0000 //accumulated counters of sum(literal code length n-1), n =1~12

#define SHF_PNG_LBASE13      18





/****************************************************************************************/

#define REG_PNG_LBASE14      0x838c    //debug offset = 0x718

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_LBASE14      0x000001ff //accumulated counters of sum(literal code length n-1), n =1~13

#define SHF_PNG_LBASE14      0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_LBASE15      0x0003fe00 //accumulated counters of sum(literal code length n-1), n =1~14

#define SHF_PNG_LBASE15      9



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_DBASE2       0x007c0000 //accumulated counters of sum(distance code length n-1), n =1

#define SHF_PNG_DBASE2       18



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_DBASE3       0x0f800000 //accumulated counters of sum(distance code length n-1), n =1~2

#define SHF_PNG_DBASE3       23





/****************************************************************************************/

#define REG_PNG_DBASE4       0x8390    //debug offset = 0x720

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_DBASE4       0x0000001f //accumulated counters of sum(distance code length n-1), n =1~3

#define SHF_PNG_DBASE4       0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_DBASE5       0x000003e0 //accumulated counters of sum(distance code length n-1), n =1~4

#define SHF_PNG_DBASE5       5



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_DBASE6       0x00007c00 //accumulated counters of sum(distance code length n-1), n =1~5

#define SHF_PNG_DBASE6       10



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_DBASE7       0x000f8000 //accumulated counters of sum(distance code length n-1), n =1~6

#define SHF_PNG_DBASE7       15



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_DBASE8       0x01f00000 //accumulated counters of sum(distance code length n-1), n =1~7

#define SHF_PNG_DBASE8       20



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_DBASE9       0x3e000000 //accumulated counters of sum(distance code length n-1), n =1~8

#define SHF_PNG_DBASE9       25





/****************************************************************************************/

#define REG_PNG_DBASE10      0x8394    //debug offset = 0x728

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_DBASE10      0x0000001f //accumulated counters of sum(distance code length n-1), n =1~9

#define SHF_PNG_DBASE10      0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_DBASE11      0x000003e0 //accumulated counters of sum(distance code length n-1), n =1~10

#define SHF_PNG_DBASE11      5



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_DBASE12      0x00007c00 //accumulated counters of sum(distance code length n-1), n =1~11

#define SHF_PNG_DBASE12      10



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_DBASE13      0x000f8000 //accumulated counters of sum(distance code length n-1), n =1~12

#define SHF_PNG_DBASE13      15



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_DBASE14      0x01f00000 //accumulated counters of sum(distance code length n-1), n =1~13

#define SHF_PNG_DBASE14      20



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_DBASE15      0x3e000000 //accumulated counters of sum(distance code length n-1), n =1~14

#define SHF_PNG_DBASE15      25





/****************************************************************************************/

#define REG_PNG_SCLINE0_WIDTH 0x8398    //debug offset = 0x730

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_SCLINE0_WIDTH 0x00003fff //scline0_width =  floor(((image_width >> 3) * bpp >>3));   => interlace      scline0_width =  floor((image_width*bpp)>>3);   => non-interlace

#define SHF_PNG_SCLINE0_WIDTH 0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_SCLINE1_WIDTH 0x0fffc000 //scline1_width =  floor((((image_width-4) >>2) *bpp)>>3)) ;

#define SHF_PNG_SCLINE1_WIDTH 14





/****************************************************************************************/

#define REG_PNG_SCLINE2_WIDTH 0x839c    //debug offset = 0x738

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_SCLINE2_WIDTH 0x00003fff //scline2_width = floor(((image_width>>2) * bpp)>>3) ;

#define SHF_PNG_SCLINE2_WIDTH 0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_SCLINE3_WIDTH 0x0fffc000 //scline3_width = floor((((image_width-2) >>2) * bpp)>>3) ;

#define SHF_PNG_SCLINE3_WIDTH 14





/****************************************************************************************/

#define REG_PNG_SCLINE4_WIDTH 0x83a0    //debug offset = 0x740

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_SCLINE4_WIDTH 0x00003fff //scline4_width = floor(((image_width>>1)*bpp)>>3) ;

#define SHF_PNG_SCLINE4_WIDTH 0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_SCLINE5_WIDTH 0x0fffc000 //scline5_width = floor((((image_width -1) >>1)*bpp)>>3) ;

#define SHF_PNG_SCLINE5_WIDTH 14





/****************************************************************************************/

#define REG_PNG_SCLINE6_WIDTH 0x83a4    //debug offset = 0x748

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_SCLINE6_WIDTH 0x00003fff //scline6_width = floor(((image_width)*bpp)>>3);

#define SHF_PNG_SCLINE6_WIDTH 0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_SCLINE0_HEIGHT 0x01ffc000 //scline0_height = (image_height>>3);  => interlace                      scline0_height = image_height;          => non-interlace

#define SHF_PNG_SCLINE0_HEIGHT 14





/****************************************************************************************/

#define REG_PNG_SCLINE1_HEIGHT 0x83a8    //debug offset = 0x750

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_SCLINE1_HEIGHT 0x000007ff //scline1_height = (image_height>>3);

#define SHF_PNG_SCLINE1_HEIGHT 0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_SCLINE2_HEIGHT 0x003ff800 //scline2_height = (image_height-4)>>3;

#define SHF_PNG_SCLINE2_HEIGHT 11





/****************************************************************************************/

#define REG_PNG_SCLINE3_HEIGHT 0x83ac    //debug offset = 0x758

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_SCLINE3_HEIGHT 0x000007ff //scline3_height = (image_height)>>2;

#define SHF_PNG_SCLINE3_HEIGHT 0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_SCLINE4_HEIGHT 0x003ff800 //scline4_height = (image_height-2)>>2;

#define SHF_PNG_SCLINE4_HEIGHT 11





/****************************************************************************************/

#define REG_PNG_SCLINE5_HEIGHT 0x83b0    //debug offset = 0x760

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_SCLINE5_HEIGHT 0x000007ff //scline5_height = (image_height)>>2;

#define SHF_PNG_SCLINE5_HEIGHT 0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_SCLINE6_HEIGHT 0x003ff800 //scline6_height = (image_height-1)>>1;

#define SHF_PNG_SCLINE6_HEIGHT 11





/****************************************************************************************/

#define REG_PNG_MINCODE_VALID 0x83b4    //debug offset = 0x768

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_MINCODE_VALID 0x00007fff //literal mincode 1~15 ij valid, 0: not-valid 1:valid

#define SHF_PNG_MINCODE_VALID 0



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG2_MINCODE_VALID 0x3fff8000 //distance mincode 1~15 ij valid, 0: not-valid 1:valid

#define SHF_PNG2_MINCODE_VALID 15





/****************************************************************************************/

#define REG_PNG_DONE         0x83b8    //debug offset = 0x770

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_DONE         0x00000002 //png one frame done

#define SHF_PNG_DONE         1



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_COLOR_TYPE   0x0000001c //000: grayscale, 010:true color 011:index color 100: grayscale with alpha, 110: true color with alpha

#define SHF_PNG_COLOR_TYPE   2



/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_INTERLACE    0x00000020 //0: progress 1: interlace

#define SHF_GPD_INTERLACE    5



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_FILTER_TYPE  0x000001c0 //000:none, 001: sub 010:up,011:verage,100:peath

#define SHF_PNG_FILTER_TYPE  6



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_COMPRESS_TYPE 0x00000600 //00: u-compress 10: huffman fixed coding, 11: huffman dynamic coding

#define SHF_PNG_COMPRESS_TYPE 9



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_COLOR_DEPTH  0x00003800 //000: 1 bits, 001 2 bit,010:4 bit, 011: 8 bit, 100:16 bit(low byte select), 101:16 bit(high byte select)

#define SHF_PNG_COLOR_DEPTH  11



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_TRANS_EN     0x00004000 //default png per pixel alpha

#define SHF_PNG_TRANS_EN     14



/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_TRANS_B      0xffff0000 //png transparency b value

#define SHF_PNG_TRANS_B      16





/****************************************************************************************/

#define REG_PNG_STATE        0x83bc    //debug offset = 0x778

/*--------------------------------------------------------------------------------------*/

#define MSK_PNG_STATE        0xffffffff //png state

#define SHF_PNG_STATE        0





/****************************************************************************************/

#define REG_IFIFO_CNT        0x83c0    //debug offset = 0x780

/*--------------------------------------------------------------------------------------*/

#define MSK_IFIFO_CNT        0x00ffffff //ififo reaq bytes

#define SHF_IFIFO_CNT        0



/*--------------------------------------------------------------------------------------*/

#define MSK_GPD_PGEND        0x03000000 //gpd page end enable,  bit0(decom): ccache, bit1(deflt): zcache

#define SHF_GPD_PGEND        24





/****************************************************************************************/

#define REG_FRUN_CNT         0x83c4    //debug offset = 0x788

/*--------------------------------------------------------------------------------------*/

#define MSK_FRUN_CNT         0x00ffffff //free run counter to prevent brain dead

#define SHF_FRUN_CNT         0





/****************************************************************************************/

#define REG_CONST_PSIZE      0x83c8    //debug offset = 0x790

/*--------------------------------------------------------------------------------------*/

#define MSK_CONST_PSIZE      0xffffffff //default point size

#define SHF_CONST_PSIZE      0





/****************************************************************************************/

#define REG_TX_LODBIAS       0x83cc    //debug offset = 0x798

/*--------------------------------------------------------------------------------------*/

#define MSK_TX_LODBIAS       0x000003ff //default texture lod bias

#define SHF_TX_LODBIAS       0



/*--------------------------------------------------------------------------------------*/

#define MSK_BLK_CTRI         0x00008000 //default use T8 INTP

#define SHF_BLK_CTRI         15





/****************************************************************************************/

// packet data definitions

/*--------------------------------------------------------------------------------------*/



#define PKT_TYPE_TNL                        0

#define PKT_TYPE_TEX_PALETTE                4





//

// Engine global registers

//



typedef struct _EngGlobals

{

	U32 dwEnable            ; // 0x8000 

	U32 dwPrimEnd           ; // 0x8030 

	U32 dwFireMode          ; // 0x8034 

	U32 dwPrimType          ; // 0x8038 

	U32 dwVec01Fmt          ; // 0x803c 

	U32 dwVec23Fmt          ; // 0x8040 

	U32 dwVec45Fmt          ; // 0x8044 

	U32 dwVec67Fmt          ; // 0x8048 

	U32 dwAaTz              ; // 0x804c 

	U32 dwZiniValue         ; // 0x8050 

	U32 dwAaBase            ; // 0x8058 

	U32 dwAaPitch           ; // 0x805c 

	U32 dwTzBase            ; // 0x8064 

	U32 dwTzPitch           ; // 0x8068 

	U32 dwSetupSet          ; // 0x806c 

	U32 dwDepthScale        ; // 0x8070 

	U32 dwDepthOffset       ; // 0x8074 

	U32 dwXOfstUyst         ; // 0x8078 

	U32 dwYOfstVyst         ; // 0x807c 

	U32 dwXScalUdx          ; // 0x8080 

	U32 dwYScalVdy          ; // 0x8084 

	U32 dwG3dpllCtrl0       ; // 0x8088 

	U32 dwG3dpllCtrl1       ; // 0x808c 

	U32 dwClipLr            ; // 0x8090 

	U32 dwClipTb            ; // 0x8094 

	U32 dwPageEnd           ; // 0x8098 

	U32 dwWlineWidth        ; // 0x809c 

	U32 dwTsAa              ; // 0x80a8 

	U32 dwGpGbl0            ; // 0x80b4 

	U32 dwGpGbl1            ; // 0x80b8 

	U32 dwTxNum             ; // 0x80c4 

	U32 dwTex0Set0          ; // 0x80e0 

	U32 dwTex0Set1          ; // 0x80e4 

	U32 dwTex1Set0          ; // 0x80e8 

	U32 dwTex1Set1          ; // 0x80ec 

	U32 dwTex2Set0          ; // 0x80f0 

	U32 dwTex2Set1          ; // 0x80f4 

	U32 dwTex3Set0          ; // 0x80f8 

	U32 dwTex3Set1          ; // 0x80fc 

	U32 dwTex4Set0          ; // 0x8100 

	U32 dwTex4Set1          ; // 0x8104 

	U32 dwTex5Set0          ; // 0x8108 

	U32 dwTex5Set1          ; // 0x810c 

	U32 dwTex6Set0          ; // 0x8110 

	U32 dwTex6Set1          ; // 0x8114 

	U32 dwTex7Set0          ; // 0x8118 

	U32 dwTex7Set1          ; // 0x811c 

	U32 dwTexMisc           ; // 0x8120 

	U32 dwTexMisc1          ; // 0x8124 

	U32 dwTexBorderColor    ; // 0x8128 

	U32 dwEnable2           ; // 0x8134 

	U32 dwEnable3           ; // 0x8138 

	U32 dwColorPost         ; // 0x813c 

	U32 dwColorPost2        ; // 0x8140 

	U32 dwColorWtBase       ; // 0x8144 

	U32 dwColorPitch        ; // 0x8148 

	U32 dwColorRdBase       ; // 0x814c 

	U32 dwColorFormat       ; // 0x8150 

	U32 dwCpConst           ; // 0x8164 

	U32 dwFogColor          ; // 0x8168 

	U32 dwColorKeyMode      ; // 0x816c 

	U32 dwSrcClrKeyLow      ; // 0x8170 

	U32 dwSrcClrKeyHigh     ; // 0x8174 

	U32 dwDstClrKeyLow      ; // 0x8178 

	U32 dwDstClrKeyHigh     ; // 0x817c 

	U32 dwDispbufBas        ; // 0x8180 

	U32 dwZStencilTest      ; // 0x8184 

	U32 dwZStencilMask      ; // 0x8188 

	U32 dwZFormat           ; // 0x818c 

	U32 dwZPitch            ; // 0x8190 

	U32 dwZBase             ; // 0x8194 

	U32 dwStBkMd            ; // 0x8198 

	U32 dwStbufBas          ; // 0x819c 

	U32 dwStbufPitch        ; // 0x81a0 

	U32 dwReqPriSet0        ; // 0x81b4 

	U32 dwShdDir            ; // 0x81c0 

	U32 dw2dLinePat         ; // 0x81c4 

	U32 dw2dLineSet         ; // 0x81c8 

	U32 dwStreamNum         ; // 0x81cc 

	U32 dwStreamSet0        ; // 0x81d0 

	U32 dwStreamSet1        ; // 0x81d4 

	U32 dwStream0Bas        ; // 0x81dc 

	U32 dwStream1Bas        ; // 0x81e0 

	U32 dwStream2Bas        ; // 0x81e4 

	U32 dwStream3Bas        ; // 0x81e8 

	U32 dwStream4Bas        ; // 0x81ec 

	U32 dwStream5Bas        ; // 0x81f0 

	U32 dwStream6Bas        ; // 0x81f4 

	U32 dwStream7Bas        ; // 0x81f8 

	U32 dwStream01Stride    ; // 0x81fc 

	U32 dwStream23Stride    ; // 0x8200 

	U32 dwStream45Stride    ; // 0x8204 

	U32 dwStream67Stride    ; // 0x8208 

	U32 dwVfont             ; // 0x8210 

	U32 dwVgSet             ; // 0x8214 

	U32 dwClipSet0          ; // 0x8218 

	U32 dwLineGlAaHalfWidth ; // 0x821c 

	U32 dwClipSet1          ; // 0x8220 

	U32 dwStrokeHalfWidth   ; // 0x8224 

	U32 dwClipSet2          ; // 0x8228 

	U32 dwDashPatIniLen     ; // 0x822c 

	U32 dwDashPatIniIdx     ; // 0x8230 

	U32 dwVgXsmax           ; // 0x8234 

	U32 dwVgYsmax           ; // 0x8238 

	U32 dwVgXsmaxGb         ; // 0x823c 

	U32 dwVgYsmaxGb         ; // 0x8240 

	U32 dwVgYsminGb         ; // 0x8244 

	U32 dwVpTransform       ; // 0x8248 

	U32 dwViewportScaleTux0 ; // 0x824c 

	U32 dwViewportScaleTux1 ; // 0x8250 

	U32 dwViewportScaleTux2 ; // 0x8254 

	U32 dwViewportOffsetTuy0; // 0x8258 

	U32 dwViewportOffsetTuy1; // 0x825c 

	U32 dwViewportOffsetTuy2; // 0x8260

	U32 dwUshMisc           ; // 0x8268

	U32 dwShaderSet0        ; // 0x826c 

	U32 dwUshSet1           ; // 0x8270 

	U32 dwUshTh0Bas         ; // 0x8274 

	U32 dwUshTh1Bas         ; // 0x8278 

	U32 dwUshTh2Bas         ; // 0x827c 

	U32 dwUshTh3Bas         ; // 0x8280 

	U32 dwUshTh4Bas         ; // 0x8284 

	U32 dwUshTh5Bas         ; // 0x8288 

	U32 dwUshTh6Bas         ; // 0x828c 

	U32 dwUshTh7Bas         ; // 0x8290 

	U32 dwUshTh8Bas         ; // 0x8294 

	U32 dwUshTh9Bas         ; // 0x8298 

	U32 dwUshMrtBas         ; // 0x829c 

	U32 dwUshPitch          ; // 0x82a0 

	U32 dwUshSc0Bas         ; // 0x82a4 

	U32 dwUshSc1Bas         ; // 0x82a8 

	U32 dwUshSc2Bas         ; // 0x82ac 

	U32 dwUshSc3Bas         ; // 0x82b0 

	U32 dwUshSc4Bas         ; // 0x82b4 

	U32 dwUshSc5Bas         ; // 0x82b8 

	U32 dwUshSc6Bas         ; // 0x82bc 

	U32 dwUshSc7Bas         ; // 0x82c0 

	U32 dwUshSc01Stride     ; // 0x82c4 

	U32 dwUshSc23Stride     ; // 0x82c8 

	U32 dwUshSc45Stride     ; // 0x82cc 

	U32 dwUshSc67Stride     ; // 0x82d0 

	U32 dwUshIqmBase        ; // 0x82d4 

	U32 dwUshInsNum         ; // 0x82d8 

	U32 dwUshPsIqBase       ; // 0x82dc 

	U32 dwUshVsIqBase       ; // 0x82e0 

	U32 dwUshLod            ; // 0x82e4 

	U32 dwUshThInit         ; // 0x82e8 

	U32 dwArGpA0RqPri       ; // 0x82ec 

	U32 dwArGpB0RqPri       ; // 0x82f0 

	U32 dwArGpC0RqPri       ; // 0x82f4 

	U32 dwArGpC0Serv        ; // 0x82f8 

	U32 dwArGpA1RqPri       ; // 0x82fc 

	U32 dwArGpB1RqPri       ; // 0x8300 

	U32 dwArGpC1RqPri       ; // 0x8304 

	U32 dwArGpC1Serv        ; // 0x8308 

	U32 dwArWdPack          ; // 0x830c 

	U32 dwCh2memBankSel     ; // 0x8310 

	U32 dwConstPsize        ; // 0x83c8 

	U32 dwTxLodbias         ; // 0x83cc 



	// packets

	U32 dwTexturePalette[256];		// 32 bits for 1 palette entry

} EngGlobals;





#endif	// _G3D_ENG_H_

