$date
	Fri May 19 21:27:59 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fsmtb $end
$var wire 1 ! unlocked $end
$var wire 1 " secvled $end
$var wire 1 # reset $end
$var wire 1 $ locked $end
$var reg 1 % clk $end
$var reg 3 & dispstr [2:0] $end
$var reg 1 ' enbltb $end
$var reg 1 ( obuttb $end
$var reg 1 ) secitb $end
$var reg 1 * zbuttb $end
$var integer 32 + testno [31:0] $end
$scope module fsm $end
$var wire 1 % CLK $end
$var wire 1 ' ENBL $end
$var wire 1 $ LOCK $end
$var wire 1 ( OBUT $end
$var wire 1 # RSTO $end
$var wire 1 ) SECI $end
$var wire 1 " SECV $end
$var wire 1 ! ULCK $end
$var wire 1 * ZBUT $end
$var wire 3 , state [2:0] $end
$var wire 3 - ffin [2:0] $end
$scope module dff1 $end
$var wire 1 % CLK $end
$var wire 1 . D $end
$var reg 1 / Q $end
$upscope $end
$scope module dff2 $end
$var wire 1 % CLK $end
$var wire 1 0 D $end
$var reg 1 1 Q $end
$upscope $end
$scope module dff3 $end
$var wire 1 % CLK $end
$var wire 1 2 D $end
$var reg 1 3 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
03
02
01
00
0/
0.
b0 -
b0 ,
b0 +
0*
0)
0(
1'
bx &
0%
1$
0#
0"
0!
$end
#1
1%
#2
1(
#3
0%
#4
1%
#5
1.
12
b101 -
1*
0(
#6
0%
#7
0.
02
b0 -
1#
1/
b101 ,
13
1%
#8
0%
#9
0#
03
b0 ,
0/
b1 +
0*
1%
#10
0%
#11
1(
#12
1%
#13
0%
#14
1.
12
b101 -
1*
0(
#15
0.
02
b0 -
1#
13
b101 ,
1/
1%
#16
0%
#17
12
1.
b101 -
0#
0/
b0 ,
03
1%
#18
0.
02
b0 -
b10 +
0*
0%
#20
1(
