// Seed: 385725967
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    output supply1 id_2,
    output wire id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7,
    output wor id_8,
    input tri id_9,
    output tri0 id_10,
    input uwire id_11,
    input wor id_12,
    input uwire id_13,
    input wire id_14,
    input tri id_15,
    input wand id_16,
    output tri0 id_17,
    input tri0 id_18,
    input wor id_19,
    input tri id_20,
    input supply1 module_0,
    output uwire id_22
);
  initial forever @(posedge id_11 == 1);
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input wand id_2,
    input wand id_3
    , id_10,
    output supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    input logic id_7,
    input uwire id_8
    , id_11
);
  reg  id_12;
  wire id_13;
  module_0(
      id_6,
      id_6,
      id_1,
      id_4,
      id_8,
      id_8,
      id_6,
      id_8,
      id_1,
      id_8,
      id_1,
      id_8,
      id_5,
      id_6,
      id_3,
      id_6,
      id_6,
      id_1,
      id_6,
      id_3,
      id_5,
      id_5,
      id_0
  );
  always @(posedge id_8 or 1) begin
    id_11 <= 1;
    release id_0;
    id_12 <= id_7;
  end
endmodule
