files = [
  "alt_mem_ddrx_addr_cmd.v",
  "alt_mem_ddrx_addr_cmd_wrap.v",
  "alt_mem_ddrx_arbiter.v",
  "alt_mem_ddrx_buffer_manager.v",
  "alt_mem_ddrx_buffer.v",
  "alt_mem_ddrx_burst_gen.v",
  "alt_mem_ddrx_burst_tracking.v",
  "alt_mem_ddrx_cmd_gen.v",
  "alt_mem_ddrx_controller_st_top.v",
  "alt_mem_ddrx_controller.v",
  "alt_mem_ddrx_csr.v",
  "alt_mem_ddrx_dataid_manager.v",
  "alt_mem_ddrx_ddr2_odt_gen.v",
  "alt_mem_ddrx_ddr3_odt_gen.v",
  "alt_mem_ddrx_ecc_decoder_32_syn.v",
  "alt_mem_ddrx_ecc_decoder_64_syn.v",
  "alt_mem_ddrx_ecc_decoder.v",
  "alt_mem_ddrx_ecc_encoder_32_syn.v",
  "alt_mem_ddrx_ecc_encoder_64_syn.v",
  "alt_mem_ddrx_ecc_encoder_decoder_wrapper.v",
  "alt_mem_ddrx_ecc_encoder.v",
  "alt_mem_ddrx_fifo.v",
  "alt_mem_ddrx_input_if.v",
  "alt_mem_ddrx_list.v",
  "alt_mem_ddrx_lpddr2_addr_cmd.v",
  "alt_mem_ddrx_mm_st_converter.v",
  "alt_mem_ddrx_odt_gen.v",
  "alt_mem_ddrx_rank_timer.v",
  "alt_mem_ddrx_rdata_path.v",
  "alt_mem_ddrx_rdwr_data_tmg.v",
  "alt_mem_ddrx_sideband.v",
  "alt_mem_ddrx_tbp.v",
  "alt_mem_ddrx_timing_param.v",
  "alt_mem_ddrx_wdata_path.v",
  "alt_mem_ddrx_define.iv",
  "alt_mem_phy_defines.v",
  "scu_ddr3_alt_mem_ddrx_controller_top.v",
  "scu_ddr3_phy_alt_mem_phy_seq_wrapper.v",
  "scu_ddr3_phy_alt_mem_phy.v",
  "ddr3_wrapper_pkg.vhd",
  "ddr3_wrapper.vhd",
  "scu_ddr3_controller_phy.vhd",
  "scu_ddr3_phy_alt_mem_phy_dq_dqs.vhd",
  "scu_ddr3_phy_alt_mem_phy_pll.vhd",
  "scu_ddr3_phy_alt_mem_phy_seq.vhd",
  "scu_ddr3_phy.vhd",
  "scu_ddr3.vhd",
  "scu_ddr3_phy_ddr_timing.sdc",
  "scu_ddr3_phy_ddr_timing.tcl",
  "scu_ddr3_phy_ddr_pins.tcl",
  "scu_ddr3_phy_report_timing_core.tcl",
  "scu_ddr3_phy_report_timing.tcl"
]
