Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 24 00:29:30 2024
| Host         : LAPTOP-I606K2C4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_top_timing_summary_routed.rpt -rpx CPU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: clock1/tube_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: executs32_1/ALU_ctl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: executs32_1/ALU_ctl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: executs32_1/ALU_ctl_reg[2]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_bmpg_1/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 820 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.858     -360.947                    613                 3157        0.114        0.000                      0                 3157        3.000        0.000                       0                  1364  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clock1/clk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk        {0.000 21.739}       43.478          23.000          
  clk_out2_cpuclk        {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk        {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock1/clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk             -0.062       -0.240                      7                 2616        0.217        0.000                      0                 2616       21.239        0.000                       0                  1188  
  clk_out2_cpuclk             94.355        0.000                      0                  301        0.114        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                         47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       -1.858     -360.947                    613                  656        0.188        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock1/clk/inst/clk_in1
  To Clock:  clock1/clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock1/clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock1/clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            7  Failing Endpoints,  Worst Slack       -0.062ns,  Total Violation       -0.240ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.819ns  (logic 5.520ns (26.515%)  route 15.299ns (73.485%))
  Logic Levels:           16  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 26.229 - 21.739 ) 
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.600     4.765    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.219 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.449     8.668    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.792 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         1.675    10.468    decode32_1/douta[8]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.592 r  decode32_1/write_data_reg[12]_i_13/O
                         net (fo=1, routed)           0.000    10.592    decode32_1/write_data_reg[12]_i_13_n_1
    SLICE_X29Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    10.837 r  decode32_1/write_data_reg[12]_i_5/O
                         net (fo=1, routed)           0.784    11.620    decode32_1/write_data_reg[12]_i_5_n_1
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.298    11.918 r  decode32_1/write_data_reg[12]_i_1/O
                         net (fo=2, routed)           1.014    12.933    Ifetc32_1/D[12]
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.057 r  Ifetc32_1/ram_i_102/O
                         net (fo=8, routed)           0.896    13.952    Ifetc32_1/r_reg[0][24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.124    14.076 r  Ifetc32_1/ram_i_192/O
                         net (fo=1, routed)           0.000    14.076    decode32_1/r_reg[27][15]_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.608 r  decode32_1/ram_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.608    decode32_1/ram_i_164_n_1
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.722 r  decode32_1/r_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.722    decode32_1/r_reg[0][19]_i_13_n_1
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.056 f  decode32_1/r_reg[0][27]_i_17/O[1]
                         net (fo=1, routed)           0.577    15.633    executs32_1/data2[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I2_O)        0.303    15.936 r  executs32_1/r[0][21]_i_9/O
                         net (fo=1, routed)           0.476    16.412    Ifetc32_1/r_reg[27][23]_4
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    16.536 r  Ifetc32_1/r[0][21]_i_5/O
                         net (fo=1, routed)           0.401    16.938    Ifetc32_1/r[0][21]_i_5_n_1
    SLICE_X33Y14         LUT6 (Prop_lut6_I2_O)        0.124    17.062 f  Ifetc32_1/r[0][21]_i_3/O
                         net (fo=7, routed)           1.137    18.199    Ifetc32_1/ALU_Result[21]
    SLICE_X33Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.323 f  Ifetc32_1/ram_i_80/O
                         net (fo=1, routed)           1.235    19.557    executs32_1/r_reg[27][23]_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I5_O)        0.124    19.681 f  executs32_1/ram_i_32/O
                         net (fo=1, routed)           0.264    19.946    executs32_1/ram_i_32_n_1
    SLICE_X33Y24         LUT4 (Prop_lut4_I1_O)        0.124    20.070 r  executs32_1/ram_i_18/O
                         net (fo=2, routed)           0.880    20.950    executs32_1/MemWrite
    SLICE_X37Y34         LUT5 (Prop_lut5_I0_O)        0.124    21.074 r  executs32_1/ram_i_2/O
                         net (fo=15, routed)          4.510    25.584    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.494    26.229    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.229    
                         clock uncertainty           -0.175    26.054    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.522    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.522    
                         arrival time                         -25.584    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.057ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.803ns  (logic 5.520ns (26.535%)  route 15.283ns (73.465%))
  Logic Levels:           16  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 26.217 - 21.739 ) 
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.600     4.765    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.219 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.449     8.668    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.792 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         1.675    10.468    decode32_1/douta[8]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.592 r  decode32_1/write_data_reg[12]_i_13/O
                         net (fo=1, routed)           0.000    10.592    decode32_1/write_data_reg[12]_i_13_n_1
    SLICE_X29Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    10.837 r  decode32_1/write_data_reg[12]_i_5/O
                         net (fo=1, routed)           0.784    11.620    decode32_1/write_data_reg[12]_i_5_n_1
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.298    11.918 r  decode32_1/write_data_reg[12]_i_1/O
                         net (fo=2, routed)           1.014    12.933    Ifetc32_1/D[12]
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.057 r  Ifetc32_1/ram_i_102/O
                         net (fo=8, routed)           0.896    13.952    Ifetc32_1/r_reg[0][24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.124    14.076 r  Ifetc32_1/ram_i_192/O
                         net (fo=1, routed)           0.000    14.076    decode32_1/r_reg[27][15]_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.608 r  decode32_1/ram_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.608    decode32_1/ram_i_164_n_1
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.722 r  decode32_1/r_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.722    decode32_1/r_reg[0][19]_i_13_n_1
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.056 f  decode32_1/r_reg[0][27]_i_17/O[1]
                         net (fo=1, routed)           0.577    15.633    executs32_1/data2[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I2_O)        0.303    15.936 r  executs32_1/r[0][21]_i_9/O
                         net (fo=1, routed)           0.476    16.412    Ifetc32_1/r_reg[27][23]_4
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    16.536 r  Ifetc32_1/r[0][21]_i_5/O
                         net (fo=1, routed)           0.401    16.938    Ifetc32_1/r[0][21]_i_5_n_1
    SLICE_X33Y14         LUT6 (Prop_lut6_I2_O)        0.124    17.062 f  Ifetc32_1/r[0][21]_i_3/O
                         net (fo=7, routed)           1.137    18.199    Ifetc32_1/ALU_Result[21]
    SLICE_X33Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.323 f  Ifetc32_1/ram_i_80/O
                         net (fo=1, routed)           1.235    19.557    executs32_1/r_reg[27][23]_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I5_O)        0.124    19.681 f  executs32_1/ram_i_32/O
                         net (fo=1, routed)           0.264    19.946    executs32_1/ram_i_32_n_1
    SLICE_X33Y24         LUT4 (Prop_lut4_I1_O)        0.124    20.070 r  executs32_1/ram_i_18/O
                         net (fo=2, routed)           0.880    20.950    executs32_1/MemWrite
    SLICE_X37Y34         LUT5 (Prop_lut5_I0_O)        0.124    21.074 r  executs32_1/ram_i_2/O
                         net (fo=15, routed)          4.494    25.568    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.482    26.217    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.217    
                         clock uncertainty           -0.175    26.042    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.510    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.510    
                         arrival time                         -25.568    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.812ns  (logic 5.520ns (26.523%)  route 15.292ns (73.477%))
  Logic Levels:           16  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 26.230 - 21.739 ) 
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.600     4.765    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.219 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.449     8.668    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.792 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         1.675    10.468    decode32_1/douta[8]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.592 r  decode32_1/write_data_reg[12]_i_13/O
                         net (fo=1, routed)           0.000    10.592    decode32_1/write_data_reg[12]_i_13_n_1
    SLICE_X29Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    10.837 r  decode32_1/write_data_reg[12]_i_5/O
                         net (fo=1, routed)           0.784    11.620    decode32_1/write_data_reg[12]_i_5_n_1
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.298    11.918 r  decode32_1/write_data_reg[12]_i_1/O
                         net (fo=2, routed)           1.014    12.933    Ifetc32_1/D[12]
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.057 r  Ifetc32_1/ram_i_102/O
                         net (fo=8, routed)           0.896    13.952    Ifetc32_1/r_reg[0][24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.124    14.076 r  Ifetc32_1/ram_i_192/O
                         net (fo=1, routed)           0.000    14.076    decode32_1/r_reg[27][15]_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.608 r  decode32_1/ram_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.608    decode32_1/ram_i_164_n_1
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.722 r  decode32_1/r_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.722    decode32_1/r_reg[0][19]_i_13_n_1
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.056 f  decode32_1/r_reg[0][27]_i_17/O[1]
                         net (fo=1, routed)           0.577    15.633    executs32_1/data2[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I2_O)        0.303    15.936 r  executs32_1/r[0][21]_i_9/O
                         net (fo=1, routed)           0.476    16.412    Ifetc32_1/r_reg[27][23]_4
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    16.536 r  Ifetc32_1/r[0][21]_i_5/O
                         net (fo=1, routed)           0.401    16.938    Ifetc32_1/r[0][21]_i_5_n_1
    SLICE_X33Y14         LUT6 (Prop_lut6_I2_O)        0.124    17.062 f  Ifetc32_1/r[0][21]_i_3/O
                         net (fo=7, routed)           1.137    18.199    Ifetc32_1/ALU_Result[21]
    SLICE_X33Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.323 f  Ifetc32_1/ram_i_80/O
                         net (fo=1, routed)           1.235    19.557    executs32_1/r_reg[27][23]_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I5_O)        0.124    19.681 f  executs32_1/ram_i_32/O
                         net (fo=1, routed)           0.264    19.946    executs32_1/ram_i_32_n_1
    SLICE_X33Y24         LUT4 (Prop_lut4_I1_O)        0.124    20.070 r  executs32_1/ram_i_18/O
                         net (fo=2, routed)           0.880    20.950    executs32_1/MemWrite
    SLICE_X37Y34         LUT5 (Prop_lut5_I0_O)        0.124    21.074 r  executs32_1/ram_i_2/O
                         net (fo=15, routed)          4.503    25.577    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.495    26.230    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.230    
                         clock uncertainty           -0.175    26.055    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.523    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.523    
                         arrival time                         -25.577    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.038ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.792ns  (logic 5.520ns (26.549%)  route 15.272ns (73.451%))
  Logic Levels:           16  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 26.226 - 21.739 ) 
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.600     4.765    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.219 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.449     8.668    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.792 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         1.675    10.468    decode32_1/douta[8]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.592 r  decode32_1/write_data_reg[12]_i_13/O
                         net (fo=1, routed)           0.000    10.592    decode32_1/write_data_reg[12]_i_13_n_1
    SLICE_X29Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    10.837 r  decode32_1/write_data_reg[12]_i_5/O
                         net (fo=1, routed)           0.784    11.620    decode32_1/write_data_reg[12]_i_5_n_1
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.298    11.918 r  decode32_1/write_data_reg[12]_i_1/O
                         net (fo=2, routed)           1.014    12.933    Ifetc32_1/D[12]
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.057 r  Ifetc32_1/ram_i_102/O
                         net (fo=8, routed)           0.896    13.952    Ifetc32_1/r_reg[0][24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.124    14.076 r  Ifetc32_1/ram_i_192/O
                         net (fo=1, routed)           0.000    14.076    decode32_1/r_reg[27][15]_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.608 r  decode32_1/ram_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.608    decode32_1/ram_i_164_n_1
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.722 r  decode32_1/r_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.722    decode32_1/r_reg[0][19]_i_13_n_1
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.056 f  decode32_1/r_reg[0][27]_i_17/O[1]
                         net (fo=1, routed)           0.577    15.633    executs32_1/data2[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I2_O)        0.303    15.936 r  executs32_1/r[0][21]_i_9/O
                         net (fo=1, routed)           0.476    16.412    Ifetc32_1/r_reg[27][23]_4
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    16.536 r  Ifetc32_1/r[0][21]_i_5/O
                         net (fo=1, routed)           0.401    16.938    Ifetc32_1/r[0][21]_i_5_n_1
    SLICE_X33Y14         LUT6 (Prop_lut6_I2_O)        0.124    17.062 f  Ifetc32_1/r[0][21]_i_3/O
                         net (fo=7, routed)           1.137    18.199    Ifetc32_1/ALU_Result[21]
    SLICE_X33Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.323 f  Ifetc32_1/ram_i_80/O
                         net (fo=1, routed)           1.235    19.557    executs32_1/r_reg[27][23]_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I5_O)        0.124    19.681 f  executs32_1/ram_i_32/O
                         net (fo=1, routed)           0.264    19.946    executs32_1/ram_i_32_n_1
    SLICE_X33Y24         LUT4 (Prop_lut4_I1_O)        0.124    20.070 r  executs32_1/ram_i_18/O
                         net (fo=2, routed)           0.880    20.950    executs32_1/MemWrite
    SLICE_X37Y34         LUT5 (Prop_lut5_I0_O)        0.124    21.074 r  executs32_1/ram_i_2/O
                         net (fo=15, routed)          4.483    25.557    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.491    26.226    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.226    
                         clock uncertainty           -0.175    26.051    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.519    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.519    
                         arrival time                         -25.557    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.753ns  (logic 5.520ns (26.599%)  route 15.233ns (73.401%))
  Logic Levels:           16  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 26.213 - 21.739 ) 
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.600     4.765    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.219 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.449     8.668    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.792 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         1.675    10.468    decode32_1/douta[8]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.592 r  decode32_1/write_data_reg[12]_i_13/O
                         net (fo=1, routed)           0.000    10.592    decode32_1/write_data_reg[12]_i_13_n_1
    SLICE_X29Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    10.837 r  decode32_1/write_data_reg[12]_i_5/O
                         net (fo=1, routed)           0.784    11.620    decode32_1/write_data_reg[12]_i_5_n_1
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.298    11.918 r  decode32_1/write_data_reg[12]_i_1/O
                         net (fo=2, routed)           1.014    12.933    Ifetc32_1/D[12]
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.057 r  Ifetc32_1/ram_i_102/O
                         net (fo=8, routed)           0.896    13.952    Ifetc32_1/r_reg[0][24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.124    14.076 r  Ifetc32_1/ram_i_192/O
                         net (fo=1, routed)           0.000    14.076    decode32_1/r_reg[27][15]_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.608 r  decode32_1/ram_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.608    decode32_1/ram_i_164_n_1
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.722 r  decode32_1/r_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.722    decode32_1/r_reg[0][19]_i_13_n_1
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.056 f  decode32_1/r_reg[0][27]_i_17/O[1]
                         net (fo=1, routed)           0.577    15.633    executs32_1/data2[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I2_O)        0.303    15.936 r  executs32_1/r[0][21]_i_9/O
                         net (fo=1, routed)           0.476    16.412    Ifetc32_1/r_reg[27][23]_4
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    16.536 r  Ifetc32_1/r[0][21]_i_5/O
                         net (fo=1, routed)           0.401    16.938    Ifetc32_1/r[0][21]_i_5_n_1
    SLICE_X33Y14         LUT6 (Prop_lut6_I2_O)        0.124    17.062 f  Ifetc32_1/r[0][21]_i_3/O
                         net (fo=7, routed)           1.137    18.199    Ifetc32_1/ALU_Result[21]
    SLICE_X33Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.323 f  Ifetc32_1/ram_i_80/O
                         net (fo=1, routed)           1.235    19.557    executs32_1/r_reg[27][23]_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I5_O)        0.124    19.681 f  executs32_1/ram_i_32/O
                         net (fo=1, routed)           0.264    19.946    executs32_1/ram_i_32_n_1
    SLICE_X33Y24         LUT4 (Prop_lut4_I1_O)        0.124    20.070 r  executs32_1/ram_i_18/O
                         net (fo=2, routed)           0.880    20.950    executs32_1/MemWrite
    SLICE_X37Y34         LUT5 (Prop_lut5_I0_O)        0.124    21.074 r  executs32_1/ram_i_2/O
                         net (fo=15, routed)          4.444    25.518    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y4          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.478    26.213    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.213    
                         clock uncertainty           -0.175    26.038    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.506    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.506    
                         arrival time                         -25.518    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.762ns  (logic 5.520ns (26.587%)  route 15.242ns (73.413%))
  Logic Levels:           16  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 26.225 - 21.739 ) 
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.600     4.765    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.219 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.449     8.668    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.792 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         1.675    10.468    decode32_1/douta[8]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.592 r  decode32_1/write_data_reg[12]_i_13/O
                         net (fo=1, routed)           0.000    10.592    decode32_1/write_data_reg[12]_i_13_n_1
    SLICE_X29Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    10.837 r  decode32_1/write_data_reg[12]_i_5/O
                         net (fo=1, routed)           0.784    11.620    decode32_1/write_data_reg[12]_i_5_n_1
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.298    11.918 r  decode32_1/write_data_reg[12]_i_1/O
                         net (fo=2, routed)           1.014    12.933    Ifetc32_1/D[12]
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.057 r  Ifetc32_1/ram_i_102/O
                         net (fo=8, routed)           0.896    13.952    Ifetc32_1/r_reg[0][24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.124    14.076 r  Ifetc32_1/ram_i_192/O
                         net (fo=1, routed)           0.000    14.076    decode32_1/r_reg[27][15]_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.608 r  decode32_1/ram_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.608    decode32_1/ram_i_164_n_1
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.722 r  decode32_1/r_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.722    decode32_1/r_reg[0][19]_i_13_n_1
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.056 f  decode32_1/r_reg[0][27]_i_17/O[1]
                         net (fo=1, routed)           0.577    15.633    executs32_1/data2[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I2_O)        0.303    15.936 r  executs32_1/r[0][21]_i_9/O
                         net (fo=1, routed)           0.476    16.412    Ifetc32_1/r_reg[27][23]_4
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    16.536 r  Ifetc32_1/r[0][21]_i_5/O
                         net (fo=1, routed)           0.401    16.938    Ifetc32_1/r[0][21]_i_5_n_1
    SLICE_X33Y14         LUT6 (Prop_lut6_I2_O)        0.124    17.062 f  Ifetc32_1/r[0][21]_i_3/O
                         net (fo=7, routed)           1.137    18.199    Ifetc32_1/ALU_Result[21]
    SLICE_X33Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.323 f  Ifetc32_1/ram_i_80/O
                         net (fo=1, routed)           1.235    19.557    executs32_1/r_reg[27][23]_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I5_O)        0.124    19.681 f  executs32_1/ram_i_32/O
                         net (fo=1, routed)           0.264    19.946    executs32_1/ram_i_32_n_1
    SLICE_X33Y24         LUT4 (Prop_lut4_I1_O)        0.124    20.070 r  executs32_1/ram_i_18/O
                         net (fo=2, routed)           0.880    20.950    executs32_1/MemWrite
    SLICE_X37Y34         LUT5 (Prop_lut5_I0_O)        0.124    21.074 r  executs32_1/ram_i_2/O
                         net (fo=15, routed)          4.453    25.527    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.490    26.225    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.225    
                         clock uncertainty           -0.175    26.050    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.518    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.518    
                         arrival time                         -25.527    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.761ns  (logic 5.520ns (26.589%)  route 15.241ns (73.411%))
  Logic Levels:           16  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 26.224 - 21.739 ) 
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.600     4.765    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.219 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.449     8.668    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.792 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         1.675    10.468    decode32_1/douta[8]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.592 r  decode32_1/write_data_reg[12]_i_13/O
                         net (fo=1, routed)           0.000    10.592    decode32_1/write_data_reg[12]_i_13_n_1
    SLICE_X29Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    10.837 r  decode32_1/write_data_reg[12]_i_5/O
                         net (fo=1, routed)           0.784    11.620    decode32_1/write_data_reg[12]_i_5_n_1
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.298    11.918 r  decode32_1/write_data_reg[12]_i_1/O
                         net (fo=2, routed)           1.014    12.933    Ifetc32_1/D[12]
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.057 r  Ifetc32_1/ram_i_102/O
                         net (fo=8, routed)           0.896    13.952    Ifetc32_1/r_reg[0][24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.124    14.076 r  Ifetc32_1/ram_i_192/O
                         net (fo=1, routed)           0.000    14.076    decode32_1/r_reg[27][15]_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.608 r  decode32_1/ram_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.608    decode32_1/ram_i_164_n_1
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.722 r  decode32_1/r_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.722    decode32_1/r_reg[0][19]_i_13_n_1
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.056 f  decode32_1/r_reg[0][27]_i_17/O[1]
                         net (fo=1, routed)           0.577    15.633    executs32_1/data2[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I2_O)        0.303    15.936 r  executs32_1/r[0][21]_i_9/O
                         net (fo=1, routed)           0.476    16.412    Ifetc32_1/r_reg[27][23]_4
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    16.536 r  Ifetc32_1/r[0][21]_i_5/O
                         net (fo=1, routed)           0.401    16.938    Ifetc32_1/r[0][21]_i_5_n_1
    SLICE_X33Y14         LUT6 (Prop_lut6_I2_O)        0.124    17.062 f  Ifetc32_1/r[0][21]_i_3/O
                         net (fo=7, routed)           1.137    18.199    Ifetc32_1/ALU_Result[21]
    SLICE_X33Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.323 f  Ifetc32_1/ram_i_80/O
                         net (fo=1, routed)           1.235    19.557    executs32_1/r_reg[27][23]_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I5_O)        0.124    19.681 f  executs32_1/ram_i_32/O
                         net (fo=1, routed)           0.264    19.946    executs32_1/ram_i_32_n_1
    SLICE_X33Y24         LUT4 (Prop_lut4_I1_O)        0.124    20.070 r  executs32_1/ram_i_18/O
                         net (fo=2, routed)           0.880    20.950    executs32_1/MemWrite
    SLICE_X37Y34         LUT5 (Prop_lut5_I0_O)        0.124    21.074 r  executs32_1/ram_i_2/O
                         net (fo=15, routed)          4.452    25.526    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.489    26.224    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.224    
                         clock uncertainty           -0.175    26.049    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.517    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.517    
                         arrival time                         -25.526    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.717ns  (logic 5.520ns (26.645%)  route 15.197ns (73.355%))
  Logic Levels:           16  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 26.214 - 21.739 ) 
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.600     4.765    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.219 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.449     8.668    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.792 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         1.675    10.468    decode32_1/douta[8]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.592 r  decode32_1/write_data_reg[12]_i_13/O
                         net (fo=1, routed)           0.000    10.592    decode32_1/write_data_reg[12]_i_13_n_1
    SLICE_X29Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    10.837 r  decode32_1/write_data_reg[12]_i_5/O
                         net (fo=1, routed)           0.784    11.620    decode32_1/write_data_reg[12]_i_5_n_1
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.298    11.918 r  decode32_1/write_data_reg[12]_i_1/O
                         net (fo=2, routed)           1.014    12.933    Ifetc32_1/D[12]
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.057 r  Ifetc32_1/ram_i_102/O
                         net (fo=8, routed)           0.896    13.952    Ifetc32_1/r_reg[0][24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.124    14.076 r  Ifetc32_1/ram_i_192/O
                         net (fo=1, routed)           0.000    14.076    decode32_1/r_reg[27][15]_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.608 r  decode32_1/ram_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.608    decode32_1/ram_i_164_n_1
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.722 r  decode32_1/r_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.722    decode32_1/r_reg[0][19]_i_13_n_1
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.056 f  decode32_1/r_reg[0][27]_i_17/O[1]
                         net (fo=1, routed)           0.577    15.633    executs32_1/data2[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I2_O)        0.303    15.936 r  executs32_1/r[0][21]_i_9/O
                         net (fo=1, routed)           0.476    16.412    Ifetc32_1/r_reg[27][23]_4
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    16.536 r  Ifetc32_1/r[0][21]_i_5/O
                         net (fo=1, routed)           0.401    16.938    Ifetc32_1/r[0][21]_i_5_n_1
    SLICE_X33Y14         LUT6 (Prop_lut6_I2_O)        0.124    17.062 f  Ifetc32_1/r[0][21]_i_3/O
                         net (fo=7, routed)           1.137    18.199    Ifetc32_1/ALU_Result[21]
    SLICE_X33Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.323 f  Ifetc32_1/ram_i_80/O
                         net (fo=1, routed)           1.235    19.557    executs32_1/r_reg[27][23]_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I5_O)        0.124    19.681 f  executs32_1/ram_i_32/O
                         net (fo=1, routed)           0.264    19.946    executs32_1/ram_i_32_n_1
    SLICE_X33Y24         LUT4 (Prop_lut4_I1_O)        0.124    20.070 r  executs32_1/ram_i_18/O
                         net (fo=2, routed)           0.880    20.950    executs32_1/MemWrite
    SLICE_X37Y34         LUT5 (Prop_lut5_I0_O)        0.124    21.074 r  executs32_1/ram_i_2/O
                         net (fo=15, routed)          4.408    25.482    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y4          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.479    26.214    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.214    
                         clock uncertainty           -0.175    26.039    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.507    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.507    
                         arrival time                         -25.482    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.683ns  (logic 5.520ns (26.688%)  route 15.163ns (73.312%))
  Logic Levels:           16  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 26.223 - 21.739 ) 
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.600     4.765    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.219 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.449     8.668    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.792 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         1.675    10.468    decode32_1/douta[8]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.592 r  decode32_1/write_data_reg[12]_i_13/O
                         net (fo=1, routed)           0.000    10.592    decode32_1/write_data_reg[12]_i_13_n_1
    SLICE_X29Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    10.837 r  decode32_1/write_data_reg[12]_i_5/O
                         net (fo=1, routed)           0.784    11.620    decode32_1/write_data_reg[12]_i_5_n_1
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.298    11.918 r  decode32_1/write_data_reg[12]_i_1/O
                         net (fo=2, routed)           1.014    12.933    Ifetc32_1/D[12]
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.057 r  Ifetc32_1/ram_i_102/O
                         net (fo=8, routed)           0.896    13.952    Ifetc32_1/r_reg[0][24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.124    14.076 r  Ifetc32_1/ram_i_192/O
                         net (fo=1, routed)           0.000    14.076    decode32_1/r_reg[27][15]_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.608 r  decode32_1/ram_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.608    decode32_1/ram_i_164_n_1
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.722 r  decode32_1/r_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.722    decode32_1/r_reg[0][19]_i_13_n_1
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.056 f  decode32_1/r_reg[0][27]_i_17/O[1]
                         net (fo=1, routed)           0.577    15.633    executs32_1/data2[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I2_O)        0.303    15.936 r  executs32_1/r[0][21]_i_9/O
                         net (fo=1, routed)           0.476    16.412    Ifetc32_1/r_reg[27][23]_4
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    16.536 r  Ifetc32_1/r[0][21]_i_5/O
                         net (fo=1, routed)           0.401    16.938    Ifetc32_1/r[0][21]_i_5_n_1
    SLICE_X33Y14         LUT6 (Prop_lut6_I2_O)        0.124    17.062 f  Ifetc32_1/r[0][21]_i_3/O
                         net (fo=7, routed)           1.137    18.199    Ifetc32_1/ALU_Result[21]
    SLICE_X33Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.323 f  Ifetc32_1/ram_i_80/O
                         net (fo=1, routed)           1.235    19.557    executs32_1/r_reg[27][23]_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I5_O)        0.124    19.681 f  executs32_1/ram_i_32/O
                         net (fo=1, routed)           0.264    19.946    executs32_1/ram_i_32_n_1
    SLICE_X33Y24         LUT4 (Prop_lut4_I1_O)        0.124    20.070 r  executs32_1/ram_i_18/O
                         net (fo=2, routed)           0.880    20.950    executs32_1/MemWrite
    SLICE_X37Y34         LUT5 (Prop_lut5_I0_O)        0.124    21.074 r  executs32_1/ram_i_2/O
                         net (fo=15, routed)          4.374    25.448    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y2          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.488    26.223    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.223    
                         clock uncertainty           -0.175    26.048    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.516    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.516    
                         arrival time                         -25.448    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.652ns  (logic 5.520ns (26.729%)  route 15.132ns (73.271%))
  Logic Levels:           16  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 26.221 - 21.739 ) 
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.600     4.765    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.219 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.449     8.668    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.792 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         1.675    10.468    decode32_1/douta[8]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.592 r  decode32_1/write_data_reg[12]_i_13/O
                         net (fo=1, routed)           0.000    10.592    decode32_1/write_data_reg[12]_i_13_n_1
    SLICE_X29Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    10.837 r  decode32_1/write_data_reg[12]_i_5/O
                         net (fo=1, routed)           0.784    11.620    decode32_1/write_data_reg[12]_i_5_n_1
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.298    11.918 r  decode32_1/write_data_reg[12]_i_1/O
                         net (fo=2, routed)           1.014    12.933    Ifetc32_1/D[12]
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.057 r  Ifetc32_1/ram_i_102/O
                         net (fo=8, routed)           0.896    13.952    Ifetc32_1/r_reg[0][24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.124    14.076 r  Ifetc32_1/ram_i_192/O
                         net (fo=1, routed)           0.000    14.076    decode32_1/r_reg[27][15]_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.608 r  decode32_1/ram_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.608    decode32_1/ram_i_164_n_1
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.722 r  decode32_1/r_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.722    decode32_1/r_reg[0][19]_i_13_n_1
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.056 f  decode32_1/r_reg[0][27]_i_17/O[1]
                         net (fo=1, routed)           0.577    15.633    executs32_1/data2[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I2_O)        0.303    15.936 r  executs32_1/r[0][21]_i_9/O
                         net (fo=1, routed)           0.476    16.412    Ifetc32_1/r_reg[27][23]_4
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    16.536 r  Ifetc32_1/r[0][21]_i_5/O
                         net (fo=1, routed)           0.401    16.938    Ifetc32_1/r[0][21]_i_5_n_1
    SLICE_X33Y14         LUT6 (Prop_lut6_I2_O)        0.124    17.062 f  Ifetc32_1/r[0][21]_i_3/O
                         net (fo=7, routed)           1.137    18.199    Ifetc32_1/ALU_Result[21]
    SLICE_X33Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.323 f  Ifetc32_1/ram_i_80/O
                         net (fo=1, routed)           1.235    19.557    executs32_1/r_reg[27][23]_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I5_O)        0.124    19.681 f  executs32_1/ram_i_32/O
                         net (fo=1, routed)           0.264    19.946    executs32_1/ram_i_32_n_1
    SLICE_X33Y24         LUT4 (Prop_lut4_I1_O)        0.124    20.070 r  executs32_1/ram_i_18/O
                         net (fo=2, routed)           0.880    20.950    executs32_1/MemWrite
    SLICE_X37Y34         LUT5 (Prop_lut5_I0_O)        0.124    21.074 r  executs32_1/ram_i_2/O
                         net (fo=15, routed)          4.343    25.417    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.486    26.221    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.221    
                         clock uncertainty           -0.175    26.046    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.514    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.514    
                         arrival time                         -25.417    
  -------------------------------------------------------------------
                         slack                                  0.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.312ns  (logic 0.146ns (46.760%)  route 0.166ns (53.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 22.563 - 21.739 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 22.295 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.556    22.295    Ifetc32_1/clk_out1
    SLICE_X37Y18         FDCE                                         r  Ifetc32_1/PC_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.146    22.441 r  Ifetc32_1/PC_reg[0]/Q
                         net (fo=4, routed)           0.166    22.607    Ifetc32_1/PC[0]
    SLICE_X37Y17         FDRE                                         r  Ifetc32_1/link_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.824    22.563    Ifetc32_1/clk_out1
    SLICE_X37Y17         FDRE                                         r  Ifetc32_1/link_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.250    22.313    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.077    22.390    Ifetc32_1/link_addr_reg[0]
  -------------------------------------------------------------------
                         required time                        -22.390    
                         arrival time                          22.607    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[27]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.839%)  route 0.116ns (31.161%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns = ( 22.555 - 21.739 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 22.289 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.550    22.289    Ifetc32_1/clk_out1
    SLICE_X36Y25         FDCE                                         r  Ifetc32_1/PC_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.146    22.435 r  Ifetc32_1/PC_reg[27]/Q
                         net (fo=3, routed)           0.116    22.551    Ifetc32_1/PC[27]
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    22.661 r  Ifetc32_1/link_addr_reg[28]_i_1/O[2]
                         net (fo=2, routed)           0.000    22.661    Ifetc32_1/link_addr_reg[28]_i_1_n_6
    SLICE_X38Y25         FDRE                                         r  Ifetc32_1/link_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.816    22.555    Ifetc32_1/clk_out1
    SLICE_X38Y25         FDRE                                         r  Ifetc32_1/link_addr_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.250    22.305    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.134    22.439    Ifetc32_1/link_addr_reg[27]
  -------------------------------------------------------------------
                         required time                        -22.439    
                         arrival time                          22.661    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.388ns  (logic 0.261ns (67.300%)  route 0.127ns (32.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 22.556 - 21.739 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 22.290 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.551    22.290    Ifetc32_1/clk_out1
    SLICE_X36Y23         FDCE                                         r  Ifetc32_1/PC_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.146    22.436 r  Ifetc32_1/PC_reg[17]/Q
                         net (fo=3, routed)           0.127    22.563    Ifetc32_1/PC[17]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    22.678 r  Ifetc32_1/link_addr_reg[20]_i_1/O[0]
                         net (fo=2, routed)           0.000    22.678    Ifetc32_1/link_addr_reg[20]_i_1_n_8
    SLICE_X38Y23         FDRE                                         r  Ifetc32_1/link_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.817    22.556    Ifetc32_1/clk_out1
    SLICE_X38Y23         FDRE                                         r  Ifetc32_1/link_addr_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.250    22.306    
    SLICE_X38Y23         FDRE (Hold_fdre_C_D)         0.134    22.440    Ifetc32_1/link_addr_reg[17]
  -------------------------------------------------------------------
                         required time                        -22.440    
                         arrival time                          22.678    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.391ns  (logic 0.261ns (66.751%)  route 0.130ns (33.249%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 22.560 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.554    22.293    Ifetc32_1/clk_out1
    SLICE_X37Y20         FDCE                                         r  Ifetc32_1/PC_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDCE (Prop_fdce_C_Q)         0.146    22.439 r  Ifetc32_1/PC_reg[5]/Q
                         net (fo=4, routed)           0.130    22.569    Ifetc32_1/PC[5]
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    22.684 r  Ifetc32_1/link_addr_reg[8]_i_1/O[0]
                         net (fo=2, routed)           0.000    22.684    Ifetc32_1/link_addr_reg[8]_i_1_n_8
    SLICE_X38Y20         FDRE                                         r  Ifetc32_1/link_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.821    22.560    Ifetc32_1/clk_out1
    SLICE_X38Y20         FDRE                                         r  Ifetc32_1/link_addr_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.250    22.310    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.134    22.444    Ifetc32_1/link_addr_reg[5]
  -------------------------------------------------------------------
                         required time                        -22.444    
                         arrival time                          22.684    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.391ns  (logic 0.257ns (65.795%)  route 0.134ns (34.205%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 22.558 - 21.739 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 22.292 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.553    22.292    Ifetc32_1/clk_out1
    SLICE_X37Y22         FDCE                                         r  Ifetc32_1/PC_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.146    22.438 r  Ifetc32_1/PC_reg[14]/Q
                         net (fo=4, routed)           0.134    22.571    Ifetc32_1/PC[14]
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    22.682 r  Ifetc32_1/link_addr_reg[16]_i_1/O[1]
                         net (fo=2, routed)           0.000    22.682    Ifetc32_1/link_addr_reg[16]_i_1_n_7
    SLICE_X38Y22         FDRE                                         r  Ifetc32_1/link_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.819    22.558    Ifetc32_1/clk_out1
    SLICE_X38Y22         FDRE                                         r  Ifetc32_1/link_addr_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.250    22.308    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.134    22.442    Ifetc32_1/link_addr_reg[14]
  -------------------------------------------------------------------
                         required time                        -22.442    
                         arrival time                          22.682    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.395ns  (logic 0.256ns (64.816%)  route 0.139ns (35.184%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 22.561 - 21.739 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 22.295 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.556    22.295    Ifetc32_1/clk_out1
    SLICE_X39Y18         FDCE                                         r  Ifetc32_1/PC_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.146    22.441 r  Ifetc32_1/PC_reg[3]/Q
                         net (fo=4, routed)           0.139    22.580    Ifetc32_1/PC[3]
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    22.690 r  Ifetc32_1/link_addr_reg[4]_i_1/O[2]
                         net (fo=2, routed)           0.000    22.690    Ifetc32_1/link_addr_reg[4]_i_1_n_6
    SLICE_X38Y19         FDRE                                         r  Ifetc32_1/link_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.822    22.561    Ifetc32_1/clk_out1
    SLICE_X38Y19         FDRE                                         r  Ifetc32_1/link_addr_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.250    22.311    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.134    22.445    Ifetc32_1/link_addr_reg[3]
  -------------------------------------------------------------------
                         required time                        -22.445    
                         arrival time                          22.690    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[27]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.408ns  (logic 0.292ns (71.589%)  route 0.116ns (28.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns = ( 22.555 - 21.739 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 22.289 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.550    22.289    Ifetc32_1/clk_out1
    SLICE_X36Y25         FDCE                                         r  Ifetc32_1/PC_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.146    22.435 r  Ifetc32_1/PC_reg[27]/Q
                         net (fo=3, routed)           0.116    22.551    Ifetc32_1/PC[27]
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    22.697 r  Ifetc32_1/link_addr_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.000    22.697    Ifetc32_1/link_addr_reg[28]_i_1_n_5
    SLICE_X38Y25         FDRE                                         r  Ifetc32_1/link_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.816    22.555    Ifetc32_1/clk_out1
    SLICE_X38Y25         FDRE                                         r  Ifetc32_1/link_addr_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.250    22.305    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.134    22.439    Ifetc32_1/link_addr_reg[28]
  -------------------------------------------------------------------
                         required time                        -22.439    
                         arrival time                          22.697    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.418ns  (logic 0.255ns (61.003%)  route 0.163ns (38.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 22.556 - 21.739 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 22.290 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.551    22.290    Ifetc32_1/clk_out1
    SLICE_X36Y23         FDCE                                         r  Ifetc32_1/PC_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.146    22.436 r  Ifetc32_1/PC_reg[20]/Q
                         net (fo=3, routed)           0.163    22.599    Ifetc32_1/PC[20]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    22.708 r  Ifetc32_1/link_addr_reg[20]_i_1/O[3]
                         net (fo=2, routed)           0.000    22.708    Ifetc32_1/link_addr_reg[20]_i_1_n_5
    SLICE_X38Y23         FDRE                                         r  Ifetc32_1/link_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.817    22.556    Ifetc32_1/clk_out1
    SLICE_X38Y23         FDRE                                         r  Ifetc32_1/link_addr_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.250    22.306    
    SLICE_X38Y23         FDRE (Hold_fdre_C_D)         0.134    22.440    Ifetc32_1/link_addr_reg[20]
  -------------------------------------------------------------------
                         required time                        -22.440    
                         arrival time                          22.708    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.423ns  (logic 0.296ns (70.007%)  route 0.127ns (29.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 22.556 - 21.739 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 22.290 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.551    22.290    Ifetc32_1/clk_out1
    SLICE_X36Y23         FDCE                                         r  Ifetc32_1/PC_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.146    22.436 r  Ifetc32_1/PC_reg[17]/Q
                         net (fo=3, routed)           0.127    22.563    Ifetc32_1/PC[17]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    22.713 r  Ifetc32_1/link_addr_reg[20]_i_1/O[1]
                         net (fo=2, routed)           0.000    22.713    Ifetc32_1/link_addr_reg[20]_i_1_n_7
    SLICE_X38Y23         FDRE                                         r  Ifetc32_1/link_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.817    22.556    Ifetc32_1/clk_out1
    SLICE_X38Y23         FDRE                                         r  Ifetc32_1/link_addr_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.250    22.306    
    SLICE_X38Y23         FDRE (Hold_fdre_C_D)         0.134    22.440    Ifetc32_1/link_addr_reg[18]
  -------------------------------------------------------------------
                         required time                        -22.440    
                         arrival time                          22.713    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.426ns  (logic 0.296ns (69.482%)  route 0.130ns (30.518%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 22.560 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.554    22.293    Ifetc32_1/clk_out1
    SLICE_X37Y20         FDCE                                         r  Ifetc32_1/PC_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDCE (Prop_fdce_C_Q)         0.146    22.439 r  Ifetc32_1/PC_reg[5]/Q
                         net (fo=4, routed)           0.130    22.569    Ifetc32_1/PC[5]
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    22.719 r  Ifetc32_1/link_addr_reg[8]_i_1/O[1]
                         net (fo=2, routed)           0.000    22.719    Ifetc32_1/link_addr_reg[8]_i_1_n_7
    SLICE_X38Y20         FDRE                                         r  Ifetc32_1/link_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.821    22.560    Ifetc32_1/clk_out1
    SLICE_X38Y20         FDRE                                         r  Ifetc32_1/link_addr_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.250    22.310    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.134    22.444    Ifetc32_1/link_addr_reg[6]
  -------------------------------------------------------------------
                         required time                        -22.444    
                         arrival time                          22.719    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y0      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y0      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y0      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y0      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y7      dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y7      dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       43.478      169.882    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X15Y32     dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X33Y21     decode32_1/r_reg[0][25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y27     decode32_1/r_reg[0][26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X48Y30     decode32_1/r_reg[0][27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X45Y12     decode32_1/r_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X49Y30     decode32_1/r_reg[3][27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X56Y16     decode32_1/r_reg[3][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X52Y14     decode32_1/r_reg[3][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X33Y16     decode32_1/r_reg[3][8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y15     decode32_1/r_reg[0][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X35Y34     dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y29     decode32_1/r_reg[0][29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y21     Ifetc32_1/link_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y21     Ifetc32_1/link_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y21     Ifetc32_1/link_addr_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y29     decode32_1/r_reg[0][31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y19     decode32_1/r_reg[10][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y22     Ifetc32_1/link_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y22     Ifetc32_1/link_addr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y22     Ifetc32_1/link_addr_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.355ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.244ns (23.914%)  route 3.958ns (76.086%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 101.442 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.518     2.079 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.046     3.125    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.152     3.277 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.306     3.583    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.326     3.909 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.786     4.695    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124     4.819 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.830     5.649    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.773 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.990     6.763    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X32Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442   101.442    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.080   101.522    
                         clock uncertainty           -0.199   101.324    
    SLICE_X32Y38         FDCE (Setup_fdce_C_CE)      -0.205   101.119    uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                        101.119    
                         arrival time                          -6.763    
  -------------------------------------------------------------------
                         slack                                 94.355    

Slack (MET) :             94.355ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.244ns (23.914%)  route 3.958ns (76.086%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 101.442 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.518     2.079 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.046     3.125    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.152     3.277 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.306     3.583    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.326     3.909 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.786     4.695    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124     4.819 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.830     5.649    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.773 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.990     6.763    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X32Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442   101.442    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism              0.080   101.522    
                         clock uncertainty           -0.199   101.324    
    SLICE_X32Y38         FDCE (Setup_fdce_C_CE)      -0.205   101.119    uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                        101.119    
                         arrival time                          -6.763    
  -------------------------------------------------------------------
                         slack                                 94.355    

Slack (MET) :             94.550ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 1.244ns (24.854%)  route 3.761ns (75.146%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 101.440 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.518     2.079 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.046     3.125    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.152     3.277 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.306     3.583    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.326     3.909 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.786     4.695    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124     4.819 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.830     5.649    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.773 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.793     6.567    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X33Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.440   101.440    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism              0.080   101.520    
                         clock uncertainty           -0.199   101.322    
    SLICE_X33Y35         FDCE (Setup_fdce_C_CE)      -0.205   101.117    uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                        101.117    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                 94.550    

Slack (MET) :             94.550ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 1.244ns (24.854%)  route 3.761ns (75.146%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 101.440 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.518     2.079 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.046     3.125    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.152     3.277 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.306     3.583    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.326     3.909 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.786     4.695    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124     4.819 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.830     5.649    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.773 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.793     6.567    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X33Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.440   101.440    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism              0.080   101.520    
                         clock uncertainty           -0.199   101.322    
    SLICE_X33Y35         FDCE (Setup_fdce_C_CE)      -0.205   101.117    uart_bmpg_1/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                        101.117    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                 94.550    

Slack (MET) :             94.690ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 1.182ns (22.972%)  route 3.963ns (77.028%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 101.439 - 100.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.562     1.562    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDCE (Prop_fdce_C_Q)         0.456     2.018 r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/Q
                         net (fo=32, routed)          1.710     3.728    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[0]
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.152     3.880 f  uart_bmpg_1/inst/upg_inst/s_axi_wdata[5]_i_6/O
                         net (fo=1, routed)           1.111     4.991    uart_bmpg_1/inst/upg_inst/s_axi_wdata[5]_i_6_n_0
    SLICE_X35Y36         LUT4 (Prop_lut4_I3_O)        0.326     5.317 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[5]_i_4/O
                         net (fo=2, routed)           0.414     5.731    uart_bmpg_1/inst/upg_inst/s_axi_wdata[5]_i_4_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.855 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           0.729     6.584    uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124     6.708 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     6.708    uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X34Y36         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.439   101.439    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.080   101.519    
                         clock uncertainty           -0.199   101.321    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.077   101.398    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.398    
                         arrival time                          -6.708    
  -------------------------------------------------------------------
                         slack                                 94.690    

Slack (MET) :             94.741ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.244ns (25.575%)  route 3.620ns (74.425%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 101.439 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.518     2.079 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.046     3.125    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.152     3.277 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.306     3.583    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.326     3.909 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.786     4.695    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124     4.819 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.328     5.147    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.271 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           1.154     6.425    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X34Y36         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.439   101.439    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.095   101.534    
                         clock uncertainty           -0.199   101.336    
    SLICE_X34Y36         FDRE (Setup_fdre_C_CE)      -0.169   101.167    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.167    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                 94.741    

Slack (MET) :             94.742ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 1.244ns (26.230%)  route 3.499ns (73.770%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.518     2.079 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.046     3.125    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.152     3.277 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.306     3.583    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.326     3.909 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.786     4.695    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124     4.819 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.830     5.649    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.773 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.531     6.304    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X37Y37         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441   101.441    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y37         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.008   101.449    
                         clock uncertainty           -0.199   101.251    
    SLICE_X37Y37         FDCE (Setup_fdce_C_CE)      -0.205   101.046    uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                        101.046    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                 94.742    

Slack (MET) :             94.742ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 1.244ns (26.230%)  route 3.499ns (73.770%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.518     2.079 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.046     3.125    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.152     3.277 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.306     3.583    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.326     3.909 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.786     4.695    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124     4.819 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.830     5.649    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.773 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.531     6.304    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X37Y37         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441   101.441    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y37         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.008   101.449    
                         clock uncertainty           -0.199   101.251    
    SLICE_X37Y37         FDCE (Setup_fdce_C_CE)      -0.205   101.046    uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                        101.046    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                 94.742    

Slack (MET) :             94.767ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.244ns (25.568%)  route 3.621ns (74.432%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.518     2.079 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.046     3.125    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.152     3.277 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.306     3.583    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.326     3.909 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.786     4.695    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124     4.819 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.830     5.649    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.773 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.654     6.427    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X34Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441   101.441    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.120   101.561    
                         clock uncertainty           -0.199   101.363    
    SLICE_X34Y38         FDCE (Setup_fdce_C_CE)      -0.169   101.194    uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                        101.194    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                 94.767    

Slack (MET) :             94.767ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.244ns (25.568%)  route 3.621ns (74.432%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.518     2.079 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.046     3.125    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X35Y36         LUT2 (Prop_lut2_I0_O)        0.152     3.277 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.306     3.583    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.326     3.909 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.786     4.695    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124     4.819 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.830     5.649    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.124     5.773 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.654     6.427    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X34Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441   101.441    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.120   101.561    
                         clock uncertainty           -0.199   101.363    
    SLICE_X34Y38         FDCE (Setup_fdce_C_CE)      -0.169   101.194    uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                        101.194    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                 94.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.312%)  route 0.192ns (57.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561     0.561    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y39         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.192     0.894    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X30Y40         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831     0.831    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y40         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.234     0.597    
    SLICE_X30Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.780    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/s_axi_awvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.056%)  route 0.276ns (56.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561     0.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_awvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     0.725 f  uart_bmpg_1/inst/upg_inst/s_axi_awvalid_reg/Q
                         net (fo=4, routed)           0.276     1.001    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_awvalid
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.046 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_i_1/O
                         net (fo=1, routed)           0.000     1.046    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_i_1_n_0
    SLICE_X35Y40         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y40         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism             -0.005     0.825    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.092     0.917    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/s_axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.761%)  route 0.334ns (64.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     0.562    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  uart_bmpg_1/inst/upg_inst/s_axi_araddr_reg[3]/Q
                         net (fo=2, routed)           0.334     1.037    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[1]
    SLICE_X34Y40         LUT5 (Prop_lut5_I2_O)        0.045     1.082 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1/O
                         net (fo=1, routed)           0.000     1.082    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0
    SLICE_X34Y40         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y40         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.121     0.946    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/s_axi_awvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.209ns (41.757%)  route 0.292ns (58.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561     0.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_awvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  uart_bmpg_1/inst/upg_inst/s_axi_awvalid_reg/Q
                         net (fo=4, routed)           0.292     1.016    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wvalid
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.061 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.061    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_5
    SLICE_X35Y40         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y40         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.092     0.917    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/initFlag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.214%)  route 0.314ns (62.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     0.562    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y40         FDCE                                         r  uart_bmpg_1/inst/upg_inst/initFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.141     0.703 f  uart_bmpg_1/inst/upg_inst/initFlag_reg/Q
                         net (fo=10, routed)          0.314     1.016    uart_bmpg_1/inst/upg_inst/initFlag
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.061 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.061    uart_bmpg_1/inst/upg_inst/s_axi_wdata[1]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.091     0.916    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.582%)  route 0.098ns (34.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     0.562    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X31Y41         FDSE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDSE (Prop_fdse_C_Q)         0.141     0.703 f  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/Q
                         net (fo=6, routed)           0.098     0.800    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[4]
    SLICE_X30Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.845 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_i_1/O
                         net (fo=1, routed)           0.000     0.845    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/fifo_full_p1
    SLICE_X30Y41         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831     0.831    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X30Y41         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism             -0.256     0.575    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.121     0.696    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.123%)  route 0.100ns (34.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     0.562    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X31Y41         FDSE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDSE (Prop_fdse_C_Q)         0.141     0.703 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/Q
                         net (fo=6, routed)           0.100     0.802    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[4]
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.045     0.847 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[1]_i_1/O
                         net (fo=1, routed)           0.000     0.847    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[1]
    SLICE_X30Y41         FDSE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831     0.831    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X30Y41         FDSE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X30Y41         FDSE (Hold_fdse_C_D)         0.121     0.696    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/uart_rdat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561     0.561    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y39         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.102     0.804    uart_bmpg_1/inst/upg_inst/s_axi_rdata[3]
    SLICE_X33Y39         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[3]/C
                         clock pessimism             -0.253     0.577    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.072     0.649    uart_bmpg_1/inst/upg_inst/uart_rdat_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/uart_rdat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     0.562    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y40         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=1, routed)           0.100     0.803    uart_bmpg_1/inst/upg_inst/s_axi_rdata[2]
    SLICE_X33Y39         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[2]/C
                         clock pessimism             -0.253     0.577    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.070     0.647    uart_bmpg_1/inst/upg_inst/uart_rdat_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/uart_rdat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561     0.561    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y39         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/Q
                         net (fo=1, routed)           0.102     0.804    uart_bmpg_1/inst/upg_inst/s_axi_rdata[6]
    SLICE_X32Y39         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[6]/C
                         clock pessimism             -0.253     0.577    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.070     0.647    uart_bmpg_1/inst/upg_inst/uart_rdat_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y40     uart_bmpg_1/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X32Y38     uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y37     uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y37     uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y38     uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y38     uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X32Y38     uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y35     uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y40     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y40     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y40     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y40     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y40     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y40     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y40     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y40     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y35     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y35     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y37     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y40     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y40     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y40     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y40     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y40     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y40     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y40     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y40     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y37     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8    clock1/clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          613  Failing Endpoints,  Worst Slack       -1.858ns,  Total Violation     -360.947ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.858ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.772ns  (logic 0.634ns (8.157%)  route 7.138ns (91.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 308.645 - 304.348 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 301.556 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556   301.556    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518   302.074 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.807   304.881    Ifetc32_1/upg_done_o
    SLICE_X38Y34         LUT4 (Prop_lut4_I2_O)        0.116   304.997 r  Ifetc32_1/instmem_i_11/O
                         net (fo=15, routed)          4.332   309.329    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.491   308.645    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.560    
                         clock uncertainty           -0.319   308.241    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770   307.471    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.471    
                         arrival time                        -309.329    
  -------------------------------------------------------------------
                         slack                                 -1.858    

Slack (VIOLATED) :        -1.853ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.772ns  (logic 0.634ns (8.157%)  route 7.138ns (91.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 308.650 - 304.348 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 301.556 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556   301.556    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518   302.074 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.807   304.881    Ifetc32_1/upg_done_o
    SLICE_X38Y34         LUT4 (Prop_lut4_I2_O)        0.116   304.997 r  Ifetc32_1/instmem_i_11/O
                         net (fo=15, routed)          4.332   309.329    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y0          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.496   308.650    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.565    
                         clock uncertainty           -0.319   308.246    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770   307.476    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.476    
                         arrival time                        -309.329    
  -------------------------------------------------------------------
                         slack                                 -1.853    

Slack (VIOLATED) :        -1.837ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.744ns  (logic 0.634ns (8.186%)  route 7.110ns (91.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 308.638 - 304.348 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 301.556 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556   301.556    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518   302.074 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.807   304.881    Ifetc32_1/upg_done_o
    SLICE_X38Y34         LUT4 (Prop_lut4_I2_O)        0.116   304.997 r  Ifetc32_1/instmem_i_11/O
                         net (fo=15, routed)          4.304   309.301    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.484   308.638    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.553    
                         clock uncertainty           -0.319   308.234    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770   307.464    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.464    
                         arrival time                        -309.301    
  -------------------------------------------------------------------
                         slack                                 -1.837    

Slack (VIOLATED) :        -1.698ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.614ns  (logic 0.634ns (8.327%)  route 6.980ns (91.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 308.647 - 304.348 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 301.556 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556   301.556    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518   302.074 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.807   304.881    Ifetc32_1/upg_done_o
    SLICE_X38Y34         LUT4 (Prop_lut4_I2_O)        0.116   304.997 r  Ifetc32_1/instmem_i_11/O
                         net (fo=15, routed)          4.173   309.171    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y7          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.493   308.647    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.562    
                         clock uncertainty           -0.319   308.243    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770   307.473    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.473    
                         arrival time                        -309.171    
  -------------------------------------------------------------------
                         slack                                 -1.698    

Slack (VIOLATED) :        -1.602ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.523ns  (logic 0.634ns (8.428%)  route 6.889ns (91.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 308.651 - 304.348 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 301.556 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556   301.556    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518   302.074 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.807   304.881    Ifetc32_1/upg_done_o
    SLICE_X38Y34         LUT4 (Prop_lut4_I2_O)        0.116   304.997 r  Ifetc32_1/instmem_i_11/O
                         net (fo=15, routed)          4.082   309.079    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y9          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.497   308.651    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.566    
                         clock uncertainty           -0.319   308.247    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.770   307.477    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.477    
                         arrival time                        -309.079    
  -------------------------------------------------------------------
                         slack                                 -1.602    

Slack (VIOLATED) :        -1.563ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.469ns  (logic 0.634ns (8.488%)  route 6.835ns (91.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 308.637 - 304.348 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 301.556 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556   301.556    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518   302.074 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.807   304.881    Ifetc32_1/upg_done_o
    SLICE_X38Y34         LUT4 (Prop_lut4_I2_O)        0.116   304.997 r  Ifetc32_1/instmem_i_11/O
                         net (fo=15, routed)          4.029   309.026    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y10         RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.483   308.637    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.552    
                         clock uncertainty           -0.319   308.233    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.770   307.463    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.463    
                         arrival time                        -309.026    
  -------------------------------------------------------------------
                         slack                                 -1.563    

Slack (VIOLATED) :        -1.525ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.430ns  (logic 0.634ns (8.533%)  route 6.796ns (91.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 308.635 - 304.348 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 301.556 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556   301.556    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518   302.074 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.807   304.881    Ifetc32_1/upg_done_o
    SLICE_X38Y34         LUT4 (Prop_lut4_I2_O)        0.116   304.997 r  Ifetc32_1/instmem_i_11/O
                         net (fo=15, routed)          3.989   308.986    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.481   308.635    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.550    
                         clock uncertainty           -0.319   308.231    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770   307.461    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.461    
                         arrival time                        -308.986    
  -------------------------------------------------------------------
                         slack                                 -1.525    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.434ns  (logic 0.634ns (8.528%)  route 6.800ns (91.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 308.649 - 304.348 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 301.556 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556   301.556    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518   302.074 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.807   304.881    Ifetc32_1/upg_done_o
    SLICE_X38Y34         LUT4 (Prop_lut4_I2_O)        0.116   304.997 r  Ifetc32_1/instmem_i_11/O
                         net (fo=15, routed)          3.994   308.991    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.495   308.649    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.564    
                         clock uncertainty           -0.319   308.245    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770   307.475    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.475    
                         arrival time                        -308.991    
  -------------------------------------------------------------------
                         slack                                 -1.516    

Slack (VIOLATED) :        -1.500ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.419ns  (logic 0.634ns (8.546%)  route 6.785ns (91.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 308.650 - 304.348 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 301.556 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556   301.556    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518   302.074 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.807   304.881    Ifetc32_1/upg_done_o
    SLICE_X38Y34         LUT4 (Prop_lut4_I2_O)        0.116   304.997 r  Ifetc32_1/instmem_i_11/O
                         net (fo=15, routed)          3.978   308.975    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y16         RAMB18E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.496   308.650    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y16         RAMB18E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085   308.565    
                         clock uncertainty           -0.319   308.246    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.770   307.476    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        307.476    
                         arrival time                        -308.975    
  -------------------------------------------------------------------
                         slack                                 -1.500    

Slack (VIOLATED) :        -1.494ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.406ns  (logic 0.634ns (8.560%)  route 6.772ns (91.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 308.643 - 304.348 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 301.556 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556   301.556    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518   302.074 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.807   304.881    Ifetc32_1/upg_done_o
    SLICE_X38Y34         LUT4 (Prop_lut4_I2_O)        0.116   304.997 r  Ifetc32_1/instmem_i_11/O
                         net (fo=15, routed)          3.966   308.963    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.489   308.643    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.558    
                         clock uncertainty           -0.319   308.239    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770   307.469    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.469    
                         arrival time                        -308.963    
  -------------------------------------------------------------------
                         slack                                 -1.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.209ns (8.142%)  route 2.358ns (91.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557     0.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164     0.721 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.725     1.445    Ifetc32_1/upg_done_o
    SLICE_X31Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.490 r  Ifetc32_1/instmem_i_10/O
                         net (fo=15, routed)          1.633     3.123    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y0          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.116     1.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.172 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.308     1.479    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.508 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.879     2.387    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.434    
                         clock uncertainty            0.319     2.753    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.936    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.209ns (8.120%)  route 2.365ns (91.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557     0.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164     0.721 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.725     1.445    Ifetc32_1/upg_done_o
    SLICE_X31Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.490 r  Ifetc32_1/instmem_i_10/O
                         net (fo=15, routed)          1.640     3.131    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.116     1.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.172 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.308     1.479    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.508 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.873     2.381    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.428    
                         clock uncertainty            0.319     2.747    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.930    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.209ns (8.072%)  route 2.380ns (91.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557     0.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164     0.721 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.725     1.445    Ifetc32_1/upg_done_o
    SLICE_X31Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.490 r  Ifetc32_1/instmem_i_10/O
                         net (fo=15, routed)          1.655     3.146    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y0          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.116     1.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.172 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.308     1.479    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.508 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.878     2.386    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.433    
                         clock uncertainty            0.319     2.752    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.935    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.671ns  (logic 0.209ns (7.825%)  route 2.462ns (92.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 502.455 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 500.557 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557   500.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164   500.721 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.784   501.505    executs32_1/upg_done_o
    SLICE_X41Y20         LUT4 (Prop_lut4_I3_O)        0.045   501.550 r  executs32_1/ram_i_12/O
                         net (fo=15, routed)          1.678   503.228    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y10         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.116   501.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.171 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.482    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.589 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.866   502.455    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047   502.502    
                         clock uncertainty            0.319   502.820    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183   503.003    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -503.003    
                         arrival time                         503.228    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.209ns (8.055%)  route 2.386ns (91.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557     0.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164     0.721 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.725     1.445    Ifetc32_1/upg_done_o
    SLICE_X31Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.490 r  Ifetc32_1/instmem_i_10/O
                         net (fo=15, routed)          1.661     3.151    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.116     1.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.172 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.308     1.479    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.508 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.867     2.375    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.422    
                         clock uncertainty            0.319     2.741    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.924    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.209ns (8.005%)  route 2.402ns (91.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557     0.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164     0.721 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.725     1.445    Ifetc32_1/upg_done_o
    SLICE_X31Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.490 r  Ifetc32_1/instmem_i_10/O
                         net (fo=15, routed)          1.677     3.168    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.116     1.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.172 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.308     1.479    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.508 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.870     2.378    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.425    
                         clock uncertainty            0.319     2.744    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.927    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.209ns (7.973%)  route 2.412ns (92.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557     0.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164     0.721 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.516     1.237    Ifetc32_1/upg_done_o
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.045     1.282 r  Ifetc32_1/instmem_i_3/O
                         net (fo=8, routed)           1.896     3.178    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    RAMB36_X1Y10         RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.116     1.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.172 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.308     1.479    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.508 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.876     2.384    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.431    
                         clock uncertainty            0.319     2.750    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.933    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.209ns (7.960%)  route 2.417ns (92.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557     0.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164     0.721 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.725     1.445    Ifetc32_1/upg_done_o
    SLICE_X31Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.490 r  Ifetc32_1/instmem_i_10/O
                         net (fo=15, routed)          1.692     3.182    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.116     1.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.172 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.308     1.479    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.508 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.877     2.385    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.432    
                         clock uncertainty            0.319     2.751    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.934    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.209ns (7.950%)  route 2.420ns (92.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557     0.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164     0.721 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.725     1.445    Ifetc32_1/upg_done_o
    SLICE_X31Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.490 r  Ifetc32_1/instmem_i_10/O
                         net (fo=15, routed)          1.695     3.186    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y7          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.116     1.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.172 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.308     1.479    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.508 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.877     2.385    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.432    
                         clock uncertainty            0.319     2.751    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.934    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.642ns  (logic 0.212ns (8.026%)  route 2.430ns (91.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns = ( 502.458 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 500.557 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557   500.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164   500.721 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.725   501.445    Ifetc32_1/upg_done_o
    SLICE_X31Y20         LUT4 (Prop_lut4_I3_O)        0.048   501.493 r  Ifetc32_1/ram_i_10/O
                         net (fo=15, routed)          1.705   503.198    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y3          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.116   501.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.171 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.482    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.589 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.869   502.458    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.505    
                         clock uncertainty            0.319   502.823    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.121   502.944    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.944    
                         arrival time                         503.198    
  -------------------------------------------------------------------
                         slack                                  0.254    





