{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1499116750588 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trabalho-final EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"trabalho-final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1499116750591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499116750619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499116750619 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1499116750828 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1499116750839 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499116751382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499116751382 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1499116751382 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chair/Documents/UnB/CD/trabalho-final/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499116751391 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chair/Documents/UnB/CD/trabalho-final/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499116751391 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chair/Documents/UnB/CD/trabalho-final/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499116751391 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1499116751391 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEC\[7\] " "Pin DEC\[7\] not assigned to an exact location on the device" {  } { { "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" { DEC[7] } } } { "Decoder_3x8.bdf" "" { Schematic "/home/chair/Documents/UnB/CD/trabalho-final/Decoder_3x8.bdf" { { 72 136 312 88 "DEC" "" } } } } { "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DEC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chair/Documents/UnB/CD/trabalho-final/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499116751447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEC\[6\] " "Pin DEC\[6\] not assigned to an exact location on the device" {  } { { "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" { DEC[6] } } } { "Decoder_3x8.bdf" "" { Schematic "/home/chair/Documents/UnB/CD/trabalho-final/Decoder_3x8.bdf" { { 72 136 312 88 "DEC" "" } } } } { "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DEC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chair/Documents/UnB/CD/trabalho-final/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499116751447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEC\[5\] " "Pin DEC\[5\] not assigned to an exact location on the device" {  } { { "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" { DEC[5] } } } { "Decoder_3x8.bdf" "" { Schematic "/home/chair/Documents/UnB/CD/trabalho-final/Decoder_3x8.bdf" { { 72 136 312 88 "DEC" "" } } } } { "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DEC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chair/Documents/UnB/CD/trabalho-final/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499116751447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEC\[4\] " "Pin DEC\[4\] not assigned to an exact location on the device" {  } { { "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" { DEC[4] } } } { "Decoder_3x8.bdf" "" { Schematic "/home/chair/Documents/UnB/CD/trabalho-final/Decoder_3x8.bdf" { { 72 136 312 88 "DEC" "" } } } } { "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DEC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chair/Documents/UnB/CD/trabalho-final/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499116751447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEC\[3\] " "Pin DEC\[3\] not assigned to an exact location on the device" {  } { { "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" { DEC[3] } } } { "Decoder_3x8.bdf" "" { Schematic "/home/chair/Documents/UnB/CD/trabalho-final/Decoder_3x8.bdf" { { 72 136 312 88 "DEC" "" } } } } { "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DEC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chair/Documents/UnB/CD/trabalho-final/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499116751447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEC\[2\] " "Pin DEC\[2\] not assigned to an exact location on the device" {  } { { "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" { DEC[2] } } } { "Decoder_3x8.bdf" "" { Schematic "/home/chair/Documents/UnB/CD/trabalho-final/Decoder_3x8.bdf" { { 72 136 312 88 "DEC" "" } } } } { "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DEC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chair/Documents/UnB/CD/trabalho-final/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499116751447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEC\[1\] " "Pin DEC\[1\] not assigned to an exact location on the device" {  } { { "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" { DEC[1] } } } { "Decoder_3x8.bdf" "" { Schematic "/home/chair/Documents/UnB/CD/trabalho-final/Decoder_3x8.bdf" { { 72 136 312 88 "DEC" "" } } } } { "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DEC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chair/Documents/UnB/CD/trabalho-final/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499116751447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEC\[0\] " "Pin DEC\[0\] not assigned to an exact location on the device" {  } { { "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" { DEC[0] } } } { "Decoder_3x8.bdf" "" { Schematic "/home/chair/Documents/UnB/CD/trabalho-final/Decoder_3x8.bdf" { { 72 136 312 88 "DEC" "" } } } } { "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DEC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chair/Documents/UnB/CD/trabalho-final/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499116751447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Pin C not assigned to an exact location on the device" {  } { { "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" { C } } } { "Decoder_3x8.bdf" "" { Schematic "/home/chair/Documents/UnB/CD/trabalho-final/Decoder_3x8.bdf" { { 328 -400 -232 344 "C" "" } } } } { "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chair/Documents/UnB/CD/trabalho-final/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499116751447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A " "Pin A not assigned to an exact location on the device" {  } { { "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" { A } } } { "Decoder_3x8.bdf" "" { Schematic "/home/chair/Documents/UnB/CD/trabalho-final/Decoder_3x8.bdf" { { 120 -432 -264 136 "A" "" } } } } { "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chair/Documents/UnB/CD/trabalho-final/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499116751447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B " "Pin B not assigned to an exact location on the device" {  } { { "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chair/altera/13.0/quartus/linux64/pin_planner.ppl" { B } } } { "Decoder_3x8.bdf" "" { Schematic "/home/chair/Documents/UnB/CD/trabalho-final/Decoder_3x8.bdf" { { 232 -424 -256 248 "B" "" } } } } { "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chair/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chair/Documents/UnB/CD/trabalho-final/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499116751447 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1499116751447 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "trabalho-final.sdc " "Synopsys Design Constraints File file not found: 'trabalho-final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1499116751564 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1499116751564 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1499116751565 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1499116751565 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1499116751569 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1499116751572 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1499116751573 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1499116751573 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499116751574 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499116751575 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1499116751575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1499116751575 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1499116751575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1499116751576 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1499116751576 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1499116751576 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 3 8 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 3 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1499116751578 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1499116751578 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1499116751578 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499116751580 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499116751580 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499116751580 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499116751580 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499116751580 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499116751580 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499116751580 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499116751580 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1499116751580 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1499116751580 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499116751589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1499116752997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499116753115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1499116753123 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1499116753330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499116753331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1499116753381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "/home/chair/Documents/UnB/CD/trabalho-final/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1499116754280 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1499116754280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499116754348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1499116754350 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1499116754350 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1499116754350 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1499116754362 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1499116754366 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEC\[7\] 0 " "Pin \"DEC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499116754367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEC\[6\] 0 " "Pin \"DEC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499116754367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEC\[5\] 0 " "Pin \"DEC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499116754367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEC\[4\] 0 " "Pin \"DEC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499116754367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEC\[3\] 0 " "Pin \"DEC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499116754367 ""} { "Info" "IDAT_NO_