// -----------------------------------------------------------------------------
// Simulation: Final_QR_Engine
// -----------------------------------------------------------------------------

// testbench
// -----------------------------------------------------------------------------
./testfixture.v

// design files
// -----------------------------------------------------------------------------
./QR_Engine_pr.v
/home/raid7_2/user12/r12009/CVSD/final/Final_project_vfiles/sram_256x8/sram_256x8.v
// SRAM.v
/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/Verilog/tsmc13_neg.v
