$date
	Thu Oct 31 18:43:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module nbitcounter_tb $end
$var wire 8 ! count [7:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module mycounter $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var parameter 32 $ N $end
$var reg 8 % count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 $
$end
#0
$dumpvars
b0 %
1#
0"
b0 !
$end
#10
0#
#15
1"
#20
b1 !
b1 %
0"
#25
1"
#30
b10 !
b10 %
0"
#35
1"
#40
b11 !
b11 %
0"
#45
1"
#50
b100 !
b100 %
0"
#55
1"
#60
b101 !
b101 %
0"
#65
1"
#70
b110 !
b110 %
0"
#75
1"
#80
b111 !
b111 %
0"
#85
1"
#90
b1000 !
b1000 %
0"
#95
1"
#100
b1001 !
b1001 %
0"
