--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml ALU.twx ALU.ncd -o ALU.twr ALU.pcf -ucf ALU.ucf

Design file:              ALU.ncd
Physical constraint file: ALU.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
b1          |    2.494(R)|    0.275(R)|mclk_BUFGP        |   0.000|
b2          |    2.318(R)|    0.051(R)|mclk_BUFGP        |   0.000|
b3          |    2.483(R)|   -0.322(R)|mclk_BUFGP        |   0.000|
switch<0>   |    1.207(R)|    0.297(R)|mclk_BUFGP        |   0.000|
switch<1>   |    1.310(R)|    0.345(R)|mclk_BUFGP        |   0.000|
switch<2>   |    1.526(R)|    0.399(R)|mclk_BUFGP        |   0.000|
switch<3>   |    0.794(R)|    0.722(R)|mclk_BUFGP        |   0.000|
switch<4>   |    1.040(R)|    0.645(R)|mclk_BUFGP        |   0.000|
switch<5>   |    0.859(R)|    0.660(R)|mclk_BUFGP        |   0.000|
switch<6>   |    0.827(R)|    0.794(R)|mclk_BUFGP        |   0.000|
switch<7>   |    1.322(R)|    0.389(R)|mclk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
W<0>        |   13.760(R)|mclk_BUFGP        |   0.000|
W<1>        |   13.815(R)|mclk_BUFGP        |   0.000|
W<2>        |   13.693(R)|mclk_BUFGP        |   0.000|
W<3>        |   14.962(R)|mclk_BUFGP        |   0.000|
W<4>        |   13.874(R)|mclk_BUFGP        |   0.000|
W<5>        |   14.161(R)|mclk_BUFGP        |   0.000|
W<6>        |   14.048(R)|mclk_BUFGP        |   0.000|
W<7>        |   14.259(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+


Analysis completed Mon Sep 04 21:51:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 177 MB



