

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Oct 11 20:55:56 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrixmul_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 13.33 ns | 10.014 ns |   1.67 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |       10|       11| 0.133 us | 0.147 us |    9|    9| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       10|       10|         3|          1|          1|     9|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      2|      -|      -|    -|
|Expression       |        -|      0|      0|    249|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      0|     45|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    180|    -|
|Register         |        -|      -|    159|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      2|    159|    474|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     66|  28800|  14400|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      3|   ~0  |      3|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |matrixmul_mux_32_bkb_U1  |matrixmul_mux_32_bkb  |        0|      0|  0|  15|    0|
    |matrixmul_mux_32_bkb_U2  |matrixmul_mux_32_bkb  |        0|      0|  0|  15|    0|
    |matrixmul_mux_32_bkb_U3  |matrixmul_mux_32_bkb  |        0|      0|  0|  15|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  45|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulcud_U4  |matrixmul_mac_mulcud  | i0 + i1 * i2 |
    |matrixmul_mac_muldEe_U5  |matrixmul_mac_muldEe  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_651_p2                     |     *    |      0|  0|  41|           8|           8|
    |add_ln63_fu_247_p2                |     +    |      0|  0|  13|           4|           1|
    |i_fu_527_p2                       |     +    |      0|  0|  10|           2|           1|
    |j_fu_515_p2                       |     +    |      0|  0|  10|           2|           1|
    |ap_condition_130                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln63_fu_533_p2               |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln65_fu_521_p2               |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln70_fu_241_p2               |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln75_fu_287_p2               |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln77_fu_344_p2               |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |b_copy_0_2_5_fu_438_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_6_fu_446_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_7_fu_454_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_9_fu_462_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_fu_430_p3              |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_5_fu_398_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_6_fu_406_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_7_fu_414_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_9_fu_422_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_fu_390_p3              |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_5_fu_358_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_6_fu_366_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_7_fu_374_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_9_fu_382_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_fu_350_p3              |  select  |      0|  0|   8|           1|           8|
    |select_ln63_fu_233_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln65_fu_225_p3             |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 249|          49|         149|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |a_blk_n                                   |   9|          2|    1|          2|
    |ap_NS_fsm                                 |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                   |   9|          2|    1|          2|
    |ap_phi_mux_i18_phi_fu_159_p6              |  15|          3|    2|          6|
    |ap_phi_mux_i_03_phi_fu_201_p6             |  15|          3|    2|          6|
    |ap_phi_mux_icmp_ln6517_phi_fu_173_p6      |  15|          3|    1|          3|
    |ap_phi_mux_indvar_flatten2_phi_fu_215_p6  |  15|          3|    4|         12|
    |ap_phi_mux_j_016_phi_fu_187_p6            |  15|          3|    2|          6|
    |b_blk_n                                   |   9|          2|    1|          2|
    |i18_reg_155                               |   9|          2|    2|          4|
    |i_03_reg_197                              |   9|          2|    2|          4|
    |icmp_ln6517_reg_169                       |   9|          2|    1|          2|
    |indvar_flatten2_reg_211                   |   9|          2|    4|          8|
    |j_016_reg_183                             |   9|          2|    2|          4|
    |res_blk_n                                 |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 180|         38|   28|         68|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |a_row_0_1_reg_761                |   8|   0|    8|          0|
    |a_row_0_fu_116                   |   8|   0|    8|          0|
    |a_row_1_1_fu_112                 |   8|   0|    8|          0|
    |a_row_2_1_fu_108                 |   8|   0|    8|          0|
    |add_ln63_reg_756                 |   4|   0|    4|          0|
    |add_ln82_reg_793                 |  16|   0|   16|          0|
    |ap_CS_fsm                        |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |b_copy_0_2_1_fu_96               |   8|   0|    8|          0|
    |b_copy_0_2_2_fu_100              |   8|   0|    8|          0|
    |b_copy_0_2_3_fu_104              |   8|   0|    8|          0|
    |b_copy_1_2_1_fu_84               |   8|   0|    8|          0|
    |b_copy_1_2_2_fu_88               |   8|   0|    8|          0|
    |b_copy_1_2_3_fu_92               |   8|   0|    8|          0|
    |b_copy_2_2_1_fu_72               |   8|   0|    8|          0|
    |b_copy_2_2_2_fu_76               |   8|   0|    8|          0|
    |b_copy_2_2_3_fu_80               |   8|   0|    8|          0|
    |i18_reg_155                      |   2|   0|    2|          0|
    |i_03_reg_197                     |   2|   0|    2|          0|
    |i_reg_779                        |   2|   0|    2|          0|
    |icmp_ln63_reg_784                |   1|   0|    1|          0|
    |icmp_ln63_reg_784_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln6517_reg_169              |   1|   0|    1|          0|
    |icmp_ln65_reg_774                |   1|   0|    1|          0|
    |icmp_ln70_reg_752                |   1|   0|    1|          0|
    |indvar_flatten2_reg_211          |   4|   0|    4|          0|
    |j_016_reg_183                    |   2|   0|    2|          0|
    |j_reg_769                        |   2|   0|    2|          0|
    |select_ln63_reg_747              |   2|   0|    2|          0|
    |select_ln65_reg_740              |   2|   0|    2|          0|
    |tmp_1_reg_788                    |   8|   0|    8|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 159|   0|  159|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_dout      |  in |   24|   ap_fifo  |       a      |    pointer   |
|a_empty_n   |  in |    1|   ap_fifo  |       a      |    pointer   |
|a_read      | out |    1|   ap_fifo  |       a      |    pointer   |
|b_dout      |  in |   24|   ap_fifo  |       b      |    pointer   |
|b_empty_n   |  in |    1|   ap_fifo  |       b      |    pointer   |
|b_read      | out |    1|   ap_fifo  |       b      |    pointer   |
|res_din     | out |   16|   ap_fifo  |      res     |    pointer   |
|res_full_n  |  in |    1|   ap_fifo  |      res     |    pointer   |
|res_write   | out |    1|   ap_fifo  |      res     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

