# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ip_core_pll_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work rtl_work 
# Modifying C:/modeltech64_2020.4/win64/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_pll/rtl {D:/git-repository/fpga_training/ip_core_pll/rtl/top.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:18:58 on Aug 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/ip_core_pll/rtl" D:/git-repository/fpga_training/ip_core_pll/rtl/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:18:58 on Aug 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_pll/rtl {D:/git-repository/fpga_training/ip_core_pll/rtl/led_ctrl.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:18:58 on Aug 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/ip_core_pll/rtl" D:/git-repository/fpga_training/ip_core_pll/rtl/led_ctrl.v 
# -- Compiling module led_ctrl
# 
# Top level modules:
# 	led_ctrl
# End time: 17:18:58 on Aug 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_pll/rtl {D:/git-repository/fpga_training/ip_core_pll/rtl/flash_led.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:18:58 on Aug 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/ip_core_pll/rtl" D:/git-repository/fpga_training/ip_core_pll/rtl/flash_led.v 
# -- Compiling module flash_led
# 
# Top level modules:
# 	flash_led
# End time: 17:18:58 on Aug 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_pll/rtl {D:/git-repository/fpga_training/ip_core_pll/rtl/clk_div.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:18:58 on Aug 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/ip_core_pll/rtl" D:/git-repository/fpga_training/ip_core_pll/rtl/clk_div.v 
# -- Compiling module clk_div
# 
# Top level modules:
# 	clk_div
# End time: 17:18:59 on Aug 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_pll/prj {D:/git-repository/fpga_training/ip_core_pll/prj/clk_gen.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:18:59 on Aug 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/ip_core_pll/prj" D:/git-repository/fpga_training/ip_core_pll/prj/clk_gen.v 
# -- Compiling module clk_gen
# 
# Top level modules:
# 	clk_gen
# End time: 17:18:59 on Aug 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_pll/prj/db {D:/git-repository/fpga_training/ip_core_pll/prj/db/clk_gen_altpll1.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:18:59 on Aug 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/ip_core_pll/prj/db" D:/git-repository/fpga_training/ip_core_pll/prj/db/clk_gen_altpll1.v 
# -- Compiling module clk_gen_altpll1
# 
# Top level modules:
# 	clk_gen_altpll1
# End time: 17:18:59 on Aug 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_pll/prj/../sim {D:/git-repository/fpga_training/ip_core_pll/prj/../sim/top_tb.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:18:59 on Aug 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/ip_core_pll/prj/../sim" D:/git-repository/fpga_training/ip_core_pll/prj/../sim/top_tb.v 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 17:18:59 on Aug 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 17:18:59 on Aug 26,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading work.clk_gen(fast)
# Loading altera_mf_ver.altpll(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.MF_cycloneiii_pll(fast)
# Loading altera_mf_ver.cda_m_cntr(fast)
# Loading altera_mf_ver.cda_n_cntr(fast)
# Loading altera_mf_ver.cda_scale_cntr(fast)
# Loading altera_mf_ver.pll_iobuf(fast)
# Loading work.led_ctrl(fast)
# Loading work.clk_div(fast)
# Loading work.clk_div(fast__1)
# Loading work.flash_led(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: top_tb.top_inst.clk_gen_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 100000  Instance: top_tb.top_inst.clk_gen_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $finish    : D:/git-repository/fpga_training/ip_core_pll/prj/../sim/top_tb.v(27)
#    Time: 1010 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at D:/git-repository/fpga_training/ip_core_pll/prj/../sim/top_tb.v line 27
# End time: 10:37:48 on Aug 27,2024, Elapsed time: 17:18:49
# Errors: 0, Warnings: 0
