{"vcs1":{"timestamp_begin":1738054627.953216924, "rt":0.24, "ut":0.12, "st":0.08}}
{"vcselab":{"timestamp_begin":1738054628.272896013, "rt":0.24, "ut":0.16, "st":0.07}}
{"link":{"timestamp_begin":1738054628.576175865, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738054627.720680666}
{"VCS_COMP_START_TIME": 1738054627.720680666}
{"VCS_COMP_END_TIME": 1738054628.789055764}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150348}}
