***********
* HASWELL *
***********
UNHALTED_REFERENCE_CYCLES
CPU_CLK_THREAD_UNHALTED:REF_XCLK
CPU_CLK_UNHALTED:THREAD_P
INST_RETIRED
L1D:REPLACEMENT
L2_LINES_IN
L2_LINES_IN:ANY
L2_TRANS:L2_WB
L2_TRANS:L1D_WB
LLC_MISSES
ICACHE:MISSES
RESOURCE_STALLS
RESOURCE_STALLS:RS
RESOURCE_STALLS:ROB
UOPS_ISSUED:ANY
UOPS_RETIRED:ALL
UOPS_EXECUTED_PORT:PORT_0
UOPS_EXECUTED_PORT:PORT_1
UOPS_EXECUTED_PORT:PORT_2
UOPS_EXECUTED_PORT:PORT_3
UOPS_EXECUTED_PORT:PORT_4
UOPS_EXECUTED_PORT:PORT_5
UOPS_EXECUTED_PORT:PORT_6
UOPS_EXECUTED_PORT:PORT_7
MEM_LOAD_UOPS_RETIRED:HIT_LFB
MEM_LOAD_UOPS_RETIRED:L1_HIT
MEM_LOAD_UOPS_RETIRED:L2_HIT
MEM_LOAD_UOPS_RETIRED:L3_HIT
DTLB_LOAD_MISSES:MISS_CAUSES_A_WALK
DTLB_LOAD_MISSES:STLB_HIT
DTLB_STORE_MISSES:MISS_CAUSES_A_WALK
DTLB_STORE_MISSES:STLB_HIT
MEM_UOPS_RETIRED:STLB_MISS_LOADS
MEM_UOPS_RETIRED:STLB_MISS_STORES
LONGEST_LAT_CACHE:REFERENCE
LONGEST_LAT_CACHE:MISS
L2_LINES_OUT:DEMAND_DIRTY
L2_RQSTS:ALL_DEMAND_DATA_RD
L2_RQSTS:ALL_PF
L2_RQSTS:MISS
MEM_LOAD_UOPS_RETIRED:L1_HIT
MEM_LOAD_UOPS_RETIRED:L2_HIT
MEM_LOAD_UOPS_RETIRED:L3_HIT
MEM_LOAD_UOPS_RETIRED:L1_MISS
MEM_LOAD_UOPS_RETIRED:L2_MISS
MEM_LOAD_UOPS_RETIRED:L3_MISS
MEM_LOAD_UOPS_RETIRED:HIT_LFB

**************
* IVY_BRIDGE *
**************
UNHALTED_REFERENCE_CYCLES
CPU_CLK_UNHALTED:REF_P
CPU_CLK_UNHALTED:THREAD_P
INST_RETIRED
L1D:REPLACEMENT
L2_LINES_IN
L2_LINES_IN:ANY
RESOURCE_STALLS
RESOURCE_STALLS:RS
RESOURCE_STALLS:ROB
ARITH:FPU_DIV
ARITH:FPU_DIV_ACTIVE
UOPS_ISSUED:ANY
UOPS_RETIRED:ALL
UOPS_DISPATCHED_PORT:PORT_0
UOPS_DISPATCHED_PORT:PORT_1
UOPS_DISPATCHED_PORT:PORT_2
UOPS_DISPATCHED_PORT:PORT_3
UOPS_DISPATCHED_PORT:PORT_4
UOPS_DISPATCHED_PORT:PORT_5

****************
* SANDY_BRIDGE *
****************
UNHALTED_REFERENCE_CYCLES
CPU_CLK_UNHALTED:REF_P
CPU_CLK_UNHALTED:THREAD_P
INST_RETIRED
L1D:REPLACEMENT
L1D:M_EVICT
L2_LINES_IN
L2_LINES_IN:ANY
RESOURCE_STALLS
RESOURCE_STALLS:RS
RESOURCE_STALLS:ROB
ARITH:FPU_DIV
ARITH:FPU_DIV_ACTIVE
L2_RQSTS:CODE_RD_MISS
L2_RQSTS:PF_MISS
L2_RQSTS:RFO_MISS
L2_L1D_WB_RQSTS:ALL
L2_L1D_WB_RQSTS:MISS
LLC_MISSES
DTLB_LOAD_MISSES:CAUSES_A_WALK
DTLB_LOAD_MISSES:MISS_CAUSES_A_WALK
DTLB_LOAD_MISSES:STLB_HIT
DTLB_STORE_MISSES:CAUSES_A_WALK
DTLB_STORE_MISSES:MISS_CAUSES_A_WALK
DTLB_STORE_MISSES:STLB_HIT
MEM_UOPS_RETIRED:STLB_MISS_LOADS
MEM_UOPS_RETIRED:STLB_MISS_STORES
HW_PRE_REQ:L1D_MISS
FP_COMP_OPS_EXE:SSE_FP_PACKED_DOUBLE
FP_COMP_OPS_EXE:SSE_FP_SCALAR_SINGLE
FP_COMP_OPS_EXE:SSE_PACKED_SINGLE
FP_COMP_OPS_EXE:SSE_SCALAR_DOUBLE
FP_COMP_OPS_EXE:X87
UNC_M_CAS_COUNT_0:RD
UNC_M_CAS_COUNT_0:WR
UNC_M_CAS_COUNT_1:RD
UNC_M_CAS_COUNT_1:WR
UNC_M_CAS_COUNT_2:RD
UNC_M_CAS_COUNT_2:WR
UNC_M_CAS_COUNT_3:RD
UNC_M_CAS_COUNT_3:WR
UOPS_ISSUED:ANY
UOPS_RETIRED:ALL
UOPS_DISPATCHED_PORT:PORT_0
UOPS_DISPATCHED_PORT:PORT_1
UOPS_DISPATCHED_PORT:PORT_2
UOPS_DISPATCHED_PORT:PORT_3
UOPS_DISPATCHED_PORT:PORT_4
UOPS_DISPATCHED_PORT:PORT_5
MEM_LOAD_UOPS_RETIRED:HIT_LFB
MEM_LOAD_UOPS_RETIRED:L1_HIT
MEM_LOAD_UOPS_RETIRED:L2_HIT
MEM_LOAD_UOPS_RETIRED:L3_HIT
L2_TRANS:L2_WB
L3_LAT_CACHE:MISS
L3_LAT_CACHE:REFERENCE
BR_MISP_EXEC:ALL_BRANCHES
BR_INST_RETIRED:CONDITIONAL
BR_INST_RETIRED:ALL_BRANCHES
BR_MISP_RETIRED:ALL_BRANCHES
BR_MISP_RETIRED:NOT_TAKEN
BR_MISP_RETIRED:TAKEN
L2_LINES_OUT:DIRTY_ANY
L2_RQSTS:ALL_DEMAND_DATA_RD
L2_RQSTS:ALL_PF
SIMD_FP_256:PACKED_SINGLE
SIMD_FP_256:PACKED_DOUBLE
FP_ASSIST:ANY
IDQ:MS_UOPS_CYCLES

***********
* NEHALEM *
***********
UNHALTED_REFERENCE_CYCLES
CPU_CLK_UNHALTED:REF_P
INST_RETIRED
L1D:REPL
L2_LINES_IN:ANY
RESOURCE_STALLS
ARITH:CYCLES_DIV_BUSY
L2_RQSTS:CODE_RD_MISS
L2_RQSTS:PF_MISS
L2_RQSTS:RFO_MISS
LLC_MISSES
DTLB_LOAD_MISSES:CAUSES_A_WALK
DTLB_STORE_MISSES:CAUSES_A_WALK
HW_PRE_REQ:L1D_MISS
FP_COMP_OPS_EXE:SSE_FP_PACKED
FP_COMP_OPS_EXE:SSE_FP_SCALAR
L1D:M_EVICT
UNC_L3_MISS:ANY
UNC_QMC_NORMAL_READS:ANY
UNC_QMC_WRITES:FULL_ANY

************
* CORE2_45 *
* CORE2_65 *
************
UNHALTED_REFERENCE_CYCLES
INSTRUCTION_RETIRED
