// Mem file initialization records.
//
// SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
// Vivado v2016.4 (64-bit)
// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// Created on Monday November 01, 2021 - 11:06:44 pm, from:
//
//     Map file     - /mnt/Rogue/projects/Vivado/embedded_systems_lab/embedded_systems_lab.srcs/sources_1/bd/base_soc/base_soc.bmm
//     Data file(s) - /mnt/Rogue/projects/Vivado/embedded_systems_lab/embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'base_soc_i_microblaze_0.base_soc_i_microblaze_0_local_memory_lmb_bram_32K_2_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
