# ecp5_rgmii_v18_with_out_led.lpf
# 顶层端口名与 RTL 一致：OUT[31:0], FPGA_LED[2:0], rst_n

# ==== 时钟频率（当前设计有效网名/端口） ====
FREQUENCY NET "rgmii_pll_core|CLKOP" 125.000000 MHz ;
FREQUENCY NET "rgmii_pll_core|CLKOS2" 25.000000 MHz ;
FREQUENCY PORT "PHY1_RX_CLK" 125.000000 MHz ;
FREQUENCY PORT "PHY2_RX_CLK" 125.000000 MHz ;

# ==== 复位（把原 sys_rst_n_i 改为 rst_n） ====
IOBUF PORT "rst_n" PULLMODE=UP IO_TYPE=LVCMOS25 ;

# ==== LED（三个，LVCMOS25；如需换引脚，修改 SITE） ====
LOCATE COMP "FPGA_LED[0]" SITE "M5" ;
LOCATE COMP "FPGA_LED[1]" SITE "M6" ;
LOCATE COMP "FPGA_LED[2]" SITE "N6" ;
IOBUF PORT "FPGA_LED[0]" IO_TYPE=LVCMOS25 ;
IOBUF PORT "FPGA_LED[1]" IO_TYPE=LVCMOS25 ;
IOBUF PORT "FPGA_LED[2]" IO_TYPE=LVCMOS25 ;

# ==== 32 个通用输出（OUT[31:0]，LVCMOS33；保持你之前那套位点） ====
LOCATE COMP "OUT[0]"  SITE "A15" ;
LOCATE COMP "OUT[1]"  SITE "B14" ;
LOCATE COMP "OUT[2]"  SITE "A14" ;
LOCATE COMP "OUT[3]"  SITE "B13" ;
LOCATE COMP "OUT[4]"  SITE "A13" ;
LOCATE COMP "OUT[5]"  SITE "B12" ;
LOCATE COMP "OUT[6]"  SITE "A12" ;
LOCATE COMP "OUT[7]"  SITE "B11" ;
LOCATE COMP "OUT[8]"  SITE "A11" ;
LOCATE COMP "OUT[9]"  SITE "B10" ;
LOCATE COMP "OUT[10]" SITE "A10" ;
LOCATE COMP "OUT[11]" SITE "B9"  ;
LOCATE COMP "OUT[12]" SITE "A9"  ;
LOCATE COMP "OUT[13]" SITE "B8"  ;
LOCATE COMP "OUT[14]" SITE "A8"  ;
LOCATE COMP "OUT[15]" SITE "B7"  ;
LOCATE COMP "OUT[16]" SITE "A7"  ;
LOCATE COMP "OUT[17]" SITE "B6"  ;
LOCATE COMP "OUT[18]" SITE "A6"  ;
LOCATE COMP "OUT[19]" SITE "B5"  ;
LOCATE COMP "OUT[20]" SITE "A5"  ;
LOCATE COMP "OUT[21]" SITE "B4"  ;
LOCATE COMP "OUT[22]" SITE "A4"  ;
LOCATE COMP "OUT[23]" SITE "B3"  ;
LOCATE COMP "OUT[24]" SITE "C8"  ;
LOCATE COMP "OUT[25]" SITE "D8"  ;
LOCATE COMP "OUT[26]" SITE "C7"  ;
LOCATE COMP "OUT[27]" SITE "D7"  ;
LOCATE COMP "OUT[28]" SITE "C6"  ;
LOCATE COMP "OUT[29]" SITE "D6"  ;
LOCATE COMP "OUT[30]" SITE "C5"  ;
LOCATE COMP "OUT[31]" SITE "D5"  ;

IOBUF PORT "OUT[0]"  IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[1]"  IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[2]"  IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[3]"  IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[4]"  IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[5]"  IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[6]"  IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[7]"  IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[8]"  IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[9]"  IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[10]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[11]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[12]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[13]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[14]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[15]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[16]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[17]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[18]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[19]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[20]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[21]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[22]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[23]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[24]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[25]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[26]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[27]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[28]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[29]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[30]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[31]" IO_TYPE=LVCMOS33 ;

# ==== 说明 ====
# 1) 若顶层 RTL 里端口名不同，请保持 RTL 与此 LPF 的名字一致（二者必须完全相同）。
# 2) 时钟名使用网表里的 "rgmii_pll_core|CLKOP/CLKOS2"；若你改名为 u_pll.clk_125m 等，请把 FREQUENCY NET 也同步修改。
