****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 20:22:38 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_tap_idcode_reg_reg_13_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_idcode_reg_reg_12_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                           Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (propagated)                                                                           -0.0112     -0.0112

  i_img2_jtag_tap_idcode_reg_reg_13_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0104      0.9300    0.0000     -0.0112 r    (23.70,7.06)      s, n
  i_img2_jtag_tap_idcode_reg_reg_13_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0042      0.9120    0.0279      0.0167 f    (23.45,7.06)      s, n
  i_img2_jtag_tap_idcode_reg[13] (net)                               1      0.0009
  copt_h_inst_1278/I (BUFFSKND3BWP16P90CPD)                                             0.0042      0.9300    0.0000      0.0168 f    (22.77,6.48)
  copt_h_inst_1278/Z (BUFFSKND3BWP16P90CPD)                                             0.0044      0.9120    0.0111      0.0278 f    (22.99,6.48)
  copt_net_181 (net)                                                 1      0.0015
  U430/A1 (INR2D1BWP16P90CPD)                                                           0.0044      0.9300    0.0001      0.0279 f    (19.61,3.57)
  U430/ZN (INR2D1BWP16P90CPD)                                                           0.0057      0.9120    0.0094      0.0373 f    (19.47,3.60)
  n281 (net)                                                         1      0.0009
  i_img2_jtag_tap_idcode_reg_reg_12_/D (DFCNQD1BWP16P90CPDILVT)                         0.0057      0.9300    0.0000      0.0373 f    (19.87,4.72)      s, n
  data arrival time                                                                                                       0.0373

  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (propagated)                                                                           -0.0033     -0.0033
  clock reconvergence pessimism                                                                              -0.0077     -0.0110
  i_img2_jtag_tap_idcode_reg_reg_12_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0104      1.0700    0.0000     -0.0110 r    (21.54,4.75)      s, n
  clock uncertainty                                                                                           0.0430      0.0320
  library hold time                                                                                 1.0000    0.0053      0.0373
  data required time                                                                                                      0.0373
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.0373
  data arrival time                                                                                                      -0.0373
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.0000



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                           Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (ideal)                                                                                 0.0000      0.0000
  input external delay                                                                                        0.5000      0.5000

  tdi (in)                                                                              0.0039      0.9120    0.0008      0.5008 r    (61.75,13.65)
  tdi (net)                                                          1      0.0012
  FTB_1__42/I (BUFFSKPD2BWP16P90CPD)                                                    0.0039      0.9300    0.0000      0.5009 r    (58.95,12.82)     s
  FTB_1__42/Z (BUFFSKPD2BWP16P90CPD)                                                    0.0214      0.9120    0.0191      0.5199 r    (59.12,12.82)     s
  aps_rename_1_ (net)                                                7      0.0139
  FTB_2__43/I (BUFFD12BWP16P90CPDULVT)                                                  0.0215      0.9300    0.0006      0.5205 r    (59.20,16.85)     s
  FTB_2__43/Z (BUFFD12BWP16P90CPDULVT)                                                  0.0201      0.9120    0.0193      0.5398 r    (59.99,16.85)     s
  dbg_datm_si[0] (net)                                               1      0.1002
  dbg_datm_si[0] (out)                                                                  0.0202      0.9300    0.0024      0.5423 r    (61.75,17.01)
  data arrival time                                                                                                       0.5423

  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (ideal)                                                                                 0.0000      0.0000
  clock reconvergence pessimism                                                                              -0.0000      0.0000
  clock uncertainty                                                                                           0.0430      0.0430
  output external delay                                                                                      -0.5000     -0.4570
  data required time                                                                                                     -0.4570
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.4570
  data arrival time                                                                                                      -0.5423
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.9993



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0295      0.9120    0.0119      0.5119 r    (61.75,11.49)
  trstn (net)                                                           25      0.0361
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CDN (DFCNQD1BWP16P90CPD)                        0.0315      0.9300    0.0017      0.5137 r    (58.24,15.75)     s, n
  data arrival time                                                                                                           0.5137

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0057     -0.0057
  clock reconvergence pessimism                                                                                  -0.0000     -0.0057
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                         0.0159      1.0700    0.0000     -0.0057 r    (59.07,15.70)     s, n
  clock uncertainty                                                                                               0.0430      0.0373
  library hold time                                                                                     1.0000    0.0242      0.0615
  data required time                                                                                                          0.0615
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0615
  data arrival time                                                                                                          -0.5137
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4522



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0124     -0.0124

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0188      0.9300    0.0000     -0.0124 r    (56.82,23.18)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0074      0.9120    0.0314      0.0191 f    (56.57,23.18)     s, n
  n419 (net)                                                             2      0.0025
  HFSINV_12_29/I (INVSKPD2BWP16P90CPD)                                                      0.0074      0.9300    0.0001      0.0192 f    (59.01,22.03)
  HFSINV_12_29/ZN (INVSKPD2BWP16P90CPD)                                                     0.0130      0.9120    0.0106      0.0298 r    (59.03,22.03)
  HFSNET_19 (net)                                                        1      0.0080
  HFSINV_7_28/I (INVD12BWP16P90CPDULVT)                                                     0.0130      0.9300    0.0002      0.0300 r    (59.92,21.46)
  HFSINV_7_28/ZN (INVD12BWP16P90CPDULVT)                                                    0.0190      0.9120    0.0135      0.0435 f    (59.91,21.46)
  dbg_resetn_flevel[0] (net)                                             1      0.1008
  dbg_resetn_flevel[0] (out)                                                                0.0197      0.9300    0.0044      0.0479 f    (61.75,16.77)
  data arrival time                                                                                                           0.0479

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0430      0.0430
  output external delay                                                                                          -0.5000     -0.4570
  data required time                                                                                                         -0.4570
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4570
  data arrival time                                                                                                          -0.0479
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5049



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_41_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_40_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0101     -0.0101

  i_img2_jtag_pnp_jpnp_shift_reg_reg_41_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0173      0.9300    0.0000     -0.0101 r    (29.73,26.64)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_41_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0070      0.9420    0.0545      0.0444 f    (29.48,26.64)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[41] (net)                               1      0.0007
  copt_h_inst_1290/I (BUFFSKPD3BWP16P90CPD)                                                 0.0070      0.9300    0.0001      0.0445 f    (30.18,26.64)
  copt_h_inst_1290/Z (BUFFSKPD3BWP16P90CPD)                                                 0.0080      0.9420    0.0195      0.0640 f    (29.95,26.64)
  copt_net_193 (net)                                                     1      0.0010
  U368/A1 (INR2D1BWP16P90CPD)                                                               0.0080      0.9300    0.0002      0.0642 f    (27.80,25.46)
  U368/ZN (INR2D1BWP16P90CPD)                                                               0.0158      0.9420    0.0214      0.0856 f    (27.66,25.49)
  n341 (net)                                                             1      0.0016
  i_img2_jtag_pnp_jpnp_shift_reg_reg_40_/D (DFCNQD1BWP16P90CPDILVT)                         0.0158      0.9300    0.0003      0.0859 f    (22.30,28.40)     s, n
  data arrival time                                                                                                           0.0859

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0009     -0.0009
  clock reconvergence pessimism                                                                                  -0.0059     -0.0068
  i_img2_jtag_pnp_jpnp_shift_reg_reg_40_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0229      1.0700    0.0000     -0.0068 r    (23.97,28.37)     s, n
  clock uncertainty                                                                                               0.0530      0.0462
  library hold time                                                                                     1.0000    0.0151      0.0613
  data required time                                                                                                          0.0613
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0613
  data arrival time                                                                                                          -0.0859
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0246



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0078      0.9420    0.0016      0.5016 r    (61.75,13.65)
  tdi (net)                                                              1      0.0011
  FTB_1__42/I (BUFFSKPD2BWP16P90CPD)                                                        0.0078      0.9300    0.0002      0.5017 r    (58.95,12.82)     s
  FTB_1__42/Z (BUFFSKPD2BWP16P90CPD)                                                        0.0369      0.9420    0.0361      0.5379 r    (59.12,12.82)     s
  aps_rename_1_ (net)                                                    7      0.0135
  FTB_2__43/I (BUFFD12BWP16P90CPDULVT)                                                      0.0373      0.9300    0.0018      0.5396 r    (59.20,16.85)     s
  FTB_2__43/Z (BUFFD12BWP16P90CPDULVT)                                                      0.0301      0.9420    0.0319      0.5715 r    (59.99,16.85)     s
  dbg_datm_si[0] (net)                                                   1      0.1002
  dbg_datm_si[0] (out)                                                                      0.0352      0.9300    0.0140      0.5855 r    (61.75,17.01)
  data arrival time                                                                                                           0.5855

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.5855
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0325



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0505      0.9420    0.0189      0.5189 r    (61.75,11.49)
  trstn (net)                                                           25      0.0362
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CDN (DFCNQD1BWP16P90CPD)                        0.0584      0.9300    0.0042      0.5231 r    (58.24,15.75)     s, n
  data arrival time                                                                                                           0.5231

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0114     -0.0114
  clock reconvergence pessimism                                                                                  -0.0000     -0.0114
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                         0.0250      1.0700    0.0000     -0.0114 r    (59.07,15.70)     s, n
  clock uncertainty                                                                                               0.0530      0.0416
  library hold time                                                                                     1.0000    0.0576      0.0992
  data required time                                                                                                          0.0992
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0992
  data arrival time                                                                                                          -0.5231
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4239



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0136     -0.0136

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0295      0.9300    0.0000     -0.0136 r    (56.82,23.18)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0123      0.9420    0.0611      0.0475 f    (56.57,23.18)     s, n
  n419 (net)                                                             2      0.0024
  HFSINV_12_29/I (INVSKPD2BWP16P90CPD)                                                      0.0123      0.9300    0.0004      0.0479 f    (59.01,22.03)
  HFSINV_12_29/ZN (INVSKPD2BWP16P90CPD)                                                     0.0223      0.9420    0.0182      0.0661 r    (59.03,22.03)
  HFSNET_19 (net)                                                        1      0.0080
  HFSINV_7_28/I (INVD12BWP16P90CPDULVT)                                                     0.0223      0.9300    0.0011      0.0672 r    (59.92,21.46)
  HFSINV_7_28/ZN (INVD12BWP16P90CPDULVT)                                                    0.0310      0.9420    0.0231      0.0903 f    (59.91,21.46)
  dbg_resetn_flevel[0] (net)                                             1      0.1007
  dbg_resetn_flevel[0] (out)                                                                0.0400      0.9300    0.0182      0.1085 f    (61.75,16.77)
  data arrival time                                                                                                           0.1085

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.1085
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5555



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_41_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_40_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0071     -0.0071

  i_img2_jtag_pnp_jpnp_shift_reg_reg_41_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0141      0.9300    0.0000     -0.0071 r    (29.73,26.64)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_41_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0054      0.9270    0.0387      0.0316 f    (29.48,26.64)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[41] (net)                               1      0.0008
  copt_h_inst_1290/I (BUFFSKPD3BWP16P90CPD)                                                 0.0054      0.9300    0.0000      0.0316 f    (30.18,26.64)
  copt_h_inst_1290/Z (BUFFSKPD3BWP16P90CPD)                                                 0.0055      0.9270    0.0134      0.0450 f    (29.95,26.64)
  copt_net_193 (net)                                                     1      0.0011
  U368/A1 (INR2D1BWP16P90CPD)                                                               0.0055      0.9300    0.0001      0.0451 f    (27.80,25.46)
  U368/ZN (INR2D1BWP16P90CPD)                                                               0.0116      0.9270    0.0146      0.0597 f    (27.66,25.49)
  n341 (net)                                                             1      0.0017
  i_img2_jtag_pnp_jpnp_shift_reg_reg_40_/D (DFCNQD1BWP16P90CPDILVT)                         0.0116      0.9300    0.0002      0.0599 f    (22.30,28.40)     s, n
  data arrival time                                                                                                           0.0599

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0017     -0.0017
  clock reconvergence pessimism                                                                                  -0.0039     -0.0056
  i_img2_jtag_pnp_jpnp_shift_reg_reg_40_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0163      1.0700    0.0000     -0.0056 r    (23.97,28.37)     s, n
  clock uncertainty                                                                                               0.0480      0.0424
  library hold time                                                                                     1.0000    0.0099      0.0523
  data required time                                                                                                          0.0523
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0523
  data arrival time                                                                                                          -0.0599
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0076



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0055      0.9270    0.0011      0.5011 r    (61.75,13.65)
  tdi (net)                                                              1      0.0012
  FTB_1__42/I (BUFFSKPD2BWP16P90CPD)                                                        0.0056      0.9300    0.0001      0.5012 r    (58.95,12.82)     s
  FTB_1__42/Z (BUFFSKPD2BWP16P90CPD)                                                        0.0274      0.9270    0.0253      0.5265 r    (59.12,12.82)     s
  aps_rename_1_ (net)                                                    7      0.0138
  FTB_2__43/I (BUFFD12BWP16P90CPDULVT)                                                      0.0276      0.9300    0.0011      0.5276 r    (59.20,16.85)     s
  FTB_2__43/Z (BUFFD12BWP16P90CPDULVT)                                                      0.0248      0.9270    0.0249      0.5525 r    (59.99,16.85)     s
  dbg_datm_si[0] (net)                                                   1      0.1002
  dbg_datm_si[0] (out)                                                                      0.0264      0.9300    0.0072      0.5598 r    (61.75,17.01)
  data arrival time                                                                                                           0.5598

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.5598
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0117



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0376      0.9270    0.0142      0.5142 r    (61.75,11.49)
  trstn (net)                                                           25      0.0365
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CDN (DFCNQD1BWP16P90CPD)                        0.0427      0.9300    0.0029      0.5171 r    (58.24,15.75)     s, n
  data arrival time                                                                                                           0.5171

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0072     -0.0072
  clock reconvergence pessimism                                                                                  -0.0000     -0.0072
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                         0.0200      1.0700    0.0000     -0.0072 r    (59.07,15.70)     s, n
  clock uncertainty                                                                                               0.0480      0.0408
  library hold time                                                                                     1.0000    0.0362      0.0770
  data required time                                                                                                          0.0771
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0771
  data arrival time                                                                                                          -0.5171
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4400



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0100     -0.0100

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0235      0.9300    0.0000     -0.0100 r    (56.82,23.18)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0099      0.9270    0.0436      0.0337 f    (56.57,23.18)     s, n
  n419 (net)                                                             2      0.0025
  HFSINV_12_29/I (INVSKPD2BWP16P90CPD)                                                      0.0099      0.9300    0.0002      0.0339 f    (59.01,22.03)
  HFSINV_12_29/ZN (INVSKPD2BWP16P90CPD)                                                     0.0165      0.9270    0.0134      0.0473 r    (59.03,22.03)
  HFSNET_19 (net)                                                        1      0.0080
  HFSINV_7_28/I (INVD12BWP16P90CPDULVT)                                                     0.0165      0.9300    0.0006      0.0479 r    (59.92,21.46)
  HFSINV_7_28/ZN (INVD12BWP16P90CPDULVT)                                                    0.0253      0.9270    0.0180      0.0658 f    (59.91,21.46)
  dbg_resetn_flevel[0] (net)                                             1      0.1008
  dbg_resetn_flevel[0] (out)                                                                0.0284      0.9300    0.0103      0.0761 f    (61.75,16.77)
  data arrival time                                                                                                           0.0761

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.0761
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5281


1
