
## References

1. [Characterizing Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures](https://arxiv.org/pdf/1810.04610), [[backup](../pdf/Intel-1810.04610v3.pdf)]
2. [Automatic Generation of Models of Microarchitectures](https://uops.info/dissertation.pdf)
3. [Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD, and VIA CPUs](https://agner.org/optimize/instruction_tables.pdf)
4. [The microarchitecture of Intel, AMD, and VIA CPUs](https://agner.org/optimize/microarchitecture.pdf)
5. [Intel 64 and IA-32 Architectures Optimization Reference Manual](https://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-optimization-manual.html), [[backup](../pdf/Intel-64-ia-32-architectures-optimization-manual.pdf)]
6. [Copying Accelerated Video Decode Frame Buffers](https://web.archive.org/web/20120210023754/https://software.intel.com/en-us/articles/copying-accelerated-video-decode-frame-buffers)
