#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Sep 16 18:38:45 2023
# Process ID: 9540
# Current directory: c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33528 C:\MicroZed_projects\board_demo\board_demo_MicroZed_7020_hw\board_demo_MicroZed_7020_hw.xpr
# Log file: c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/vivado.log
# Journal file: c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw\vivado.jou
# Running On: VIKTOR-PC, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 24, Host memory: 34109 MB
#-----------------------------------------------------------
start_gui
open_project C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Runs 36-271] Incremental checkpoint part, xc7z010clg400-1, does not match run part, xc7z020clg400-1.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2553.738 ; gain = 385.141
open_bd_design {C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding component instance block -- xilinx.com:module_ref:clock_generator:1.0 - clock_generator_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_NOT_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_AND_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_AND_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_NOT_1
Adding component instance block -- xilinx.com:module_ref:write_generator:1.0 - write_generator
Adding component instance block -- xilinx.com:module_ref:write_to_uart:1.0 - write_to_uart
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_HIGH_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Successfully read diagram <system> from block design file <C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2626.340 ; gain = 72.602
update_compile_order -fileset sources_1
source "c:/Users/vniko/Google Drive/Work/Arduino/KiCad files/MicroZed_carrier_board/bd_create_ports_script_7020.tcl"
# create_bd_port -dir O -type data J3_26;
# connect_bd_net [get_bd_pins /xlslice_1/Dout] [get_bd_ports /J3_26]
# create_bd_port -dir O -type data J3_42;
# connect_bd_net [get_bd_pins /xlslice_1/Dout] [get_bd_ports /J3_42]
# create_bd_port -dir O -type data J3_43;
# connect_bd_net [get_bd_pins /xlslice_2/Dout] [get_bd_ports /J3_43]
# create_bd_port -dir O -type data J3_44;
# connect_bd_net [get_bd_pins /xlslice_1/Dout] [get_bd_ports /J3_44]
# create_bd_port -dir O -type data J3_45;
# connect_bd_net [get_bd_pins /xlslice_2/Dout] [get_bd_ports /J3_45]
# create_bd_port -dir O -type data J3_48;
# connect_bd_net [get_bd_pins /xlslice_1/Dout] [get_bd_ports /J3_48]
# create_bd_port -dir O -type data J3_49;
# connect_bd_net [get_bd_pins /xlslice_2/Dout] [get_bd_ports /J3_49]
# create_bd_port -dir O -type data J3_52;
# connect_bd_net [get_bd_pins /xlslice_1/Dout] [get_bd_ports /J3_52]
# create_bd_port -dir O -type data J4_18;
# connect_bd_net [get_bd_pins /xlslice_1/Dout] [get_bd_ports /J4_18]
# create_bd_port -dir O -type data J4_19;
# connect_bd_net [get_bd_pins /xlslice_2/Dout] [get_bd_ports /J4_19]
# create_bd_port -dir O -type data J4_34;
# connect_bd_net [get_bd_pins /xlslice_1/Dout] [get_bd_ports /J4_34]
# create_bd_port -dir O -type data J4_35;
# connect_bd_net [get_bd_pins /xlslice_2/Dout] [get_bd_ports /J4_35]
# create_bd_port -dir O -type data J4_36;
# connect_bd_net [get_bd_pins /xlslice_1/Dout] [get_bd_ports /J4_36]
# create_bd_port -dir O -type data J4_37;
# connect_bd_net [get_bd_pins /xlslice_2/Dout] [get_bd_ports /J4_37]
# create_bd_port -dir O -type data J4_38;
# connect_bd_net [get_bd_pins /xlslice_1/Dout] [get_bd_ports /J4_38]
regenerate_bd_layout -routing
save_bd_design
Wrote  : <C:\MicroZed_projects\board_demo\board_demo_MicroZed_7020_hw\board_demo_MicroZed_7020_hw.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/synth_1/system_wrapper.dcp
launch_runs synth_1 -jobs 16
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_1/S_AXI/Reg> is not assigned into address space </write_to_uart/M_AXI>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces -of_objects /processing_system7_0 -filter {path == /processing_system7_0/Data}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
Wrote  : <C:\MicroZed_projects\board_demo\board_demo_MicroZed_7020_hw\board_demo_MicroZed_7020_hw.srcs\sources_1\bd\system\system.bd> 
Verilog Output written to : c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/system/synth/system.v
Verilog Output written to : c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/system/hdl/system_wrapper.v
Exporting to file c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/system/synth/system.hwdef
[Sat Sep 16 18:43:50 2023] Launched synth_1...
Run output will be captured here: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Sep 16 18:44:50 2023] Launched impl_1...
Run output will be captured here: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Sep 16 18:45:53 2023] Launched impl_1...
Run output will be captured here: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -jobs 16
[Sat Sep 16 18:47:59 2023] Launched synth_1...
Run output will be captured here: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/synth_1/runme.log
[Sat Sep 16 18:47:59 2023] Launched impl_1...
Run output will be captured here: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -jobs 16
[Sat Sep 16 18:51:41 2023] Launched synth_1...
Run output will be captured here: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/synth_1/runme.log
[Sat Sep 16 18:51:41 2023] Launched impl_1...
Run output will be captured here: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -jobs 16
[Sat Sep 16 18:54:21 2023] Launched synth_1...
Run output will be captured here: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/synth_1/runme.log
[Sat Sep 16 18:54:21 2023] Launched impl_1...
Run output will be captured here: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Sep 16 18:56:02 2023] Launched impl_1...
Run output will be captured here: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/system_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/system_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/system_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Sep 16 19:00:35 2023] Launched synth_1...
Run output will be captured here: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/synth_1/runme.log
[Sat Sep 16 19:00:35 2023] Launched impl_1...
Run output will be captured here: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/system_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/system_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/system_wrapper.xsa
reset_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 16 19:19:46 2023...
