===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.6445 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.4191 ( 13.7%)    0.4191 ( 15.8%)  FIR Parser
    2.0208 ( 66.2%)    1.6310 ( 61.7%)  'firrtl.circuit' Pipeline
    1.0613 ( 34.8%)    1.0613 ( 40.1%)    LowerFIRRTLTypes
    0.8130 ( 26.6%)    0.4240 ( 16.0%)    'firrtl.module' Pipeline
    0.1064 (  3.5%)    0.0588 (  2.2%)      ExpandWhens
    0.1322 (  4.3%)    0.0708 (  2.7%)      CSE
    0.0036 (  0.1%)    0.0026 (  0.1%)        (A) DominanceInfo
    0.5744 ( 18.8%)    0.2944 ( 11.1%)      SimpleCanonicalizer
    0.0408 (  1.3%)    0.0408 (  1.5%)    IMConstProp
    0.0145 (  0.5%)    0.0145 (  0.5%)    BlackBoxReader
    0.0166 (  0.5%)    0.0158 (  0.6%)    'firrtl.module' Pipeline
    0.0166 (  0.5%)    0.0158 (  0.6%)      CheckWidths
    0.1276 (  4.2%)    0.1276 (  4.8%)  LowerFIRRTLToHW
    0.0300 (  1.0%)    0.0300 (  1.1%)  HWMemSimImpl
    0.2014 (  6.6%)    0.1856 (  7.0%)  'hw.module' Pipeline
    0.0432 (  1.4%)    0.0398 (  1.5%)    HWCleanup
    0.0851 (  2.8%)    0.0775 (  2.9%)    CSE
    0.0036 (  0.1%)    0.0035 (  0.1%)      (A) DominanceInfo
    0.0731 (  2.4%)    0.0682 (  2.6%)    SimpleCanonicalizer
    0.0706 (  2.3%)    0.0706 (  2.7%)  HWLegalizeNames
    0.0255 (  0.8%)    0.0219 (  0.8%)  'hw.module' Pipeline
    0.0255 (  0.8%)    0.0219 (  0.8%)    PrettifyVerilog
    0.0898 (  2.9%)    0.0898 (  3.4%)  Output
    0.0009 (  0.0%)    0.0009 (  0.0%)  Rest
    3.0537 (100.0%)    2.6445 (100.0%)  Total

{
  totalTime: 2.66,
  maxMemory: 90173440
}
