<html>
<head>
<title>Electronics and electrical design checklist</title>
<style>
#content {
	max-width: 720px;
	box-shadow: 5px 5px #DDD;
	background-color: #FDFDFD;
	color: #222;
	margin-left: auto;
	margin-right: auto;
	padding: 2em;
	padding-top: .7em;
}

body {
	background-color: #EEEEEF;
}

li > div {
	max-width: 500px;
	margin-top: .5em;
	margin-bottom: .5em;
	padding-top: calc(.5em - 1px);
	padding-bottom: calc(.5em - 1px);
	border-top: 1px solid #222;
	border-bottom: 1px solid #222;
}

li > button, li > span {
	border: none;
	background-color: inherit;
	font-family: inherit;
	font-size: inherit;
	color: #ababa8;
}

li > button {
	cursor: pointer;
}
</style>
</head>
<body>

<div id="content">
<h1>Electronics and electrical design checklist</h1>

<p>
Compiled and edited by Henrik Enggaard Hansen. <a href="https://github.com/henrikh/pcb-checklist">Feedback and suggestions at Github.</a>
</p>

<ol>
<li>Procedure
	<ul>
		<li>Is there a method of tracking versions/revisions?
			<ul>
				<li>For system</li>
				<li>For schematics</li>
				<li>For PCBs</li>
				<li>For software</li>
			</ul>
		</li>
		<li>Is source version control used? (Git, SVN etc.) #software</li>
		<li>Is offsite backup used?</li>
		<li>Are design decisions documented?
			<ul>
				<li>Within or separate from the schematics/drawings/code?</li>
			</ul>
		</li>
	</ul>
</li>
<li>System
	<ul>
		<li>What should have ESD protection? #ESD</li>
		<li>Are amplifier circuits stable?</li>
		<li>Are oscillators stable?</li>
		<li>What kind of interfaces and connections are necessary?
			<ul>
				<li>For humans?</li>
				<li>For computers / control software?</li>
				<li>For power?</li>
			</ul>
		</li>
		<li>Are there status LEDs
			<ul>
				<li>Power</li>
				<li>Programmable</li>
			</ul>
		</li>
		<li>Subsystems
			<ul>
				<li>Are multiple boards needed?</li>
				<li>How are subsystems connected?</li>
				<li>Have harnesses/wiring/connectors been identified?
					<ul>
						<li>Have pin-outs been defined and specified?</li>
						<li>What is the max current draw?</li>
					</ul>
				</li>
				<li>Should any subsystems be default off? #power</li>
			</ul>
		</li>
		<li>Watchdog and reset
			<ul>
				<li>Can the watchdog be bypassed? #testing</li>
				<li>Can it be overruled? #testing</li>
				<li>Can it be emulated? #testing</li>
				<li>What interval is necessary? #safety</li>
				<li>Is the worst case behavior documented?</li>
				<li>Should reset be pulled to default on or off?</li>
			</ul>
		</li>
		<li>System characteristics
			<ul>
				<li>Is there a power budget?</li>
				<li>Estimated power dissipation of each subsystem?</li>
				<li>Estimated current draw of each subsystem?</li>
				<li>Estimated expected operating temperature?</li>
			</ul>
		</li>
		<li>Power
			<ul>
				<li>How is power provided?</li>
				<li>Is power-up well-defined?
					<div>Some subsystems might need to be unpowered before other subsystems are powered, e.g. LED drivers unpowered until the software has booted.<br />
					Certain components such as complex microprocessors, FPGAs and other complex ICs need special power sequencing to operate correctly; consult datasheets for details.</li>
				<li>Is power-down well-defined?</li>
				<li>Should any subsystems be isolated?</li>
				<li>Which voltage levels are needed?</li>
				<li>Which current draws are needed?</li>
				<li>Is there a shared power supply?
					<ul>
						<li>Can it deliver sufficient power for all connected subsystems?</li>
					</ul>
				</li>
				<li>Is the ground connection made first in hot-plugging connectors?</li>
				<li>Is a separate earth necessary?</li>
			</ul>
		</li>
		<li>Testing
			<ul>
				<li>Test points on PCB for critical circuits?</li>
				<li>Test points on PCB for hard-to-reach nets?</li>
				<li>Test pads for flying probe/bed-of-nails/pogos setups?</li>
				<li>Has a test procedure been written?</li>
				<li>Are special connectors needed for testing?</li>
				<li>Are special peripheral circuitry needed for testing?</li>
				<li>Is special equipment needed for testing?</li>
				<li>Should there be in-circuit testing?
					<ul>
						<li>Voltage monitoring?</li>
						<li>Current monitoring?</li>
						<li>Temperature monitoring?</li>
						<li>Peripheral device behavior</li>
					</ul>
				</li>
				<li>Is there event logging?
					<ul>
						<li>Voltage monitoring?</li>
						<li>Current monitoring?</li>
						<li>Temperature monitoring?</li>
						<li>Connections/disconnects?</li>
						<li>Peripheral device states?</li>
					</ul>
				</li>
			</ul>
		</li>
		<li>Maintainability
			<ul>
				<li>Is disassembly easy?</li>
				<li>Is reassembly easy?</li>
			</ul>
		</li>
		<li>Safety
			<ul>
				<li>Fuses
					<ul>
						<li>Appropriately sized?</li>
						<li>Fast enough for the load?</li>
						<li>Replaceable when board is assembled</li>
						<li>Replaceable when devices is assembled</li>
						<li>Storage for spare fuse?</li>
					</ul>
				</li>
				<li>Is signal and power avoided in same connector?
					<div>Wide Band Laboratory Fire, Fermi National Accelerator Laboratory, 1987.<br />A misjoined connector resulted in several amps being drawn through cables rated for only 1&nbsp;A. A fire started from this. Source: <a href="http://www.tvsfpe.org/_images/zamirowski_&_tess_-_wide_band_fire.pdf">Wide Band Laboratory Fire</a></div>
				</li>
			</ul>
		</li>
		<li>Failure mode analysis
			<ul>
				<li>Loss of ground pins on connector</li>
				<li>Effect of lost connection
					<ul>
						<li>Between subsystems</li>
						<li>To computer</li>
					</ul>
				</li>
				<li>Effects of voltage transients and high voltages on FETs</li>
				<li>Expected failure modes of failed semiconductors
					<ul>
						<li>Expected effects of failed semiconductors</li>
					</ul>
				</li>
				<li>Are component ratings derated by expected operating temperature/voltage/current?</li>
				<li>Environmental tolerance
					<ul>
						<li>Vibration</li>
						<li>Heating</li>
						<li>Radiation</li>
						<li>Humidity</li>
						<li>Magnetism</li>
					</ul>
				</li>
			</ul>
		</li>
	</ul>
</li>
<li>Components
	<ul>
		<li>Are the necessary components in stock?
			<ul>
				<li>With a margin for defects/failures/loss?</li>
				<li>With a margin for spill from PnP machine?</li>
			</ul>
		</li>
		<li>Are voltage ratings of components sufficient? #schematic #electrical</li>
		<li>Are any components expected for obsoletion?</li>
		<li>Are there multiple sources?</li>
		<li>Are there alternate manufacturers?</li>
		<li>Are suitable alternatives identified?</li>
		<li>Have errata sheets been checked? #schematic #components</li>
		<li>Is reset active-high or active-low?</li>
		<li>Do any pins need biasing / pull-up / pull-down?</li>
	</ul>
</li>
<li>Floorplan
	<ul>
		<li>Are mechanical constraints defined?
			<ul>
				<li>Mounting</li>
				<li>Board size/shape</li>
				<li>Connector placement</li>
				<li>Human interface placement</li>
			</ul>
		</li>
		<li>Can components be oriented in roughly the same way / consistency in layout?</li>
		<li>Are unreliable components easily accessible?</li>
		<li>Are interactive components placed in a logical manner? (Consistent orientation of buttons? Consistent rotation of potentiometers?)</li>
		<li>Are temperature sensitive components placed away from hot components?</li>
	</ul>
</li>
<li>Schematic
	<ul>
		<li>Symbols
			<ul>
				<li>Are explicit and informative</li>
				<li>Mark internal pull-up/-down</li>
				<li>Mark internal termination</li>
				<li>Reflect the functionality or logical structure of the component</li>
				<li>Pins are assigned the correct type (passive, power, in, out etc.)</li>
				<li>Are active-high and active-low marked consistently?</li>
			</ul>
		</li>
		<li>Are reset pins pulled to high/low?</li>
		<li>Is reset filtered?</li>
		<li>Are there test points?</li>
		<li>Are all pins on all ICs handled?</li>
		<li>Is there break-out of extra pins from ICs?</li>
		<li>Have necessary test points been added?</li>
		<li>Are mating connectors on different boards matched in pin-out?</li>
		<li>Have necessary inputs been ESD protected? #ESD</li>
		<li>Are polarized components protected/ensured against from reverse voltage?</li>
		<li>Pull-up on all open-collector?</li>
		<li>Are resistors operating within their specified voltage range?</li>
		<li>Is a low impedance source driving tantalum capacitors? (Can result in premature failure)</li>
		<li>Multipart components are identified and utilized</li>
		<li>Are component references ordered by schematic layout?</li>
		<li>Is there a ground connection point (for probes etc.)</li>
		<li>Busses
			<ul>
				<li>I2C
					<ul>
						<li>Pull-up on SDA an SCL
							<div>I2C is open-drain and thus needs pull-up. References: <a href="https://www.ti.com/lit/an/slva689/slva689.pdf">Texas Instruments, Application Report, I2C Bus Pullup Resistor Calculation</a></div>
						</li>
					</ul>
				</li>
			</ul>
		</li>
		<li>Power
			<ul>
					<li>Are the appropriate power nets connected? (Vcc, Vss, Vdd)</li>
					<li>Is there sufficient bulk capacitance?</li>
			</ul>
		</li>
		<li>Signal integrity
			<ul>
				<li>Is there sufficient decoupling?</li>
				<li>Is there filtering between analog and digital commons?</li>
			</ul>
		</li>
		<li>Documentation and notes
			<ul>
				<li>Unpopulated parts are clearly marked</li>
				<li>Are destinations noted if they go to other sheets</li>
				<li>Are connections marked with expected current draw?</li>
				<li>Has special PCB requirements been noted? #schematic #pcb
					<ul>
						<li>Impedance?</li>
						<li>Ground planes?</li>
						<li>References to data sheet's recommendations</li>
					</ul>
				</li>
			</ul>
		</li>
		<li>Drafting
			<ul>
				<li>Text and notes don't overlap wires and symbols</li>
				<li>Do all components have reference and value?
					<ul>
						<li>Are values in a uniform format</li>
						<li>Are references using standard designators?</li>
					</ul>
				</li>
				<li>Are all junctions dotted?</li>
				<li>Are no-connects marked?</li>
			</ul>
		</li>
		<li>Sheets
			<ul>
				<li>Sheets are consistently sized</li>
				<li>Readable when printed</li>
				<li>Logical layout should through top-bottom, left-right</li>
				<li>Header/block
					<ul>
						<li>Name of author</li>
						<li>Name of reviewer</li>
						<li>List of revisions and changes</li>
						<li>Date</li>
						<li>Revision</li>
						<li>Company / organization</li>
						<li>Sheet/drawing number</li>
					</ul>
				</li>
			</ul>
		</li>
		<li>Op amps
			<ul>
				<li>Maximum delays and slew rate of comparators</li>
				<li>Expected over-drive response for unintended input inversion</li>
				<li>Expected common mode voltage on op amps</li>
			</ul>
		</li>
		<li>Final
			<ul>
				<li>Has DRC passed?</li>
			</ul>
		</li>
	</ul>
</li>
<li>Printed circuit board
	<ul>
	<li>Manufacturing
		<ul>
			<li>Are gold fingers needed?</li>
			<li>How is the PCB panelized?</li>
			<li>What stack-up is needed?</li>
			<li>Which finish is necessary?</li>
			<li>What thickness of finish?</li>
			<li>Is there a bill of materials?</li>
			<li>Ability for blind or buried vias?</li>
			<li>Are solder paste openings the proper size?</li>
			<li>Are manufacturing tolerances honored?
				<ul>
					<li>Solder mask</li>
					<li>Silk screen</li>
					<li>Traces</li>
					<li>Holes</li>
				</ul>
			</li>
			<li>Are all manufacturing requirements noted on the layout file?
				<ul>
					<li>Finish, holes, thickness, solder mask</li>
				</ul>
			</li>
			<li>Panelization
				<ul>
					<li>Panelized PCB fits test rig</li>
				</ul>
			</li>
			<li>Assembly
				<ul>
					<li>Is there enough space for the minimum bending radius of the wire harnessing?</li>
					<li>Are fiducials needed for assembly?</li>
					<li>Is there a recommended/necessary order for mounting components on the board?</li>
					<li>Will mounting certain components make it impossible to mount others?</li>
					<li>Is there an assembly order for subsystems?</li>
					<li>Is there a testing order for subsystems?</li>
				</ul>
			</li>
			<li>Board inspection</li>
		</ul>
	</li>
	<li>Footprints
		<ul>
			<li>Is pin 1 marked in a consistent manner?</li>
			<li>Is polarized component polarity marked in a consistent manner?</li>
			<li>Are high-density chips marked with pin numbers?</li>
			<li>Are there tick-marks for every 5/10 pin on high pin count?</li>
			<li>Are there square pins on components? Are the holes big enough?</li>
			<li>Have the footprint dimensions been cross-checked with recommended footprint for the specific component?</li>
			<li>Are the footprints from the data sheet defined as top view or bottom view?</li>
		</ul>
	</li>
	<li>Placement
		<ul>
			<li>Are jumpers accessible?</li>
			<li>Are debug connectors accessible?</li>
			<li>Filter resistors closer to the source?</li>
			<li>Termination resistors closer to the target?</li>
		</ul>
	</li>
	<li>Clearance
		<ul>
			<li>Around mounting holes?</li>
			<li>For IC extraction tools?</li>
			<li>Are all keep-out areas honored?</li>
			<li>For programming tools</li>
			<li>For assembly tools (wrenches, screwdrivers etc.)</li>
			<li>For probes?</li>
		</ul>
	</li>
	<li>Mechanical
		<ul>
			<li>Is there spacing for an assembly run marking?</li>
			<li>Is there clearance for connectors?</li>
			<li>Are there mounting holes?</li>
			<li>Should mounting holes be electrically isolated?</li>
			<li>Are hole diameters compensating for plating?</li>
			<li>Is the outline of the board defined?</li>
			<li>Is the mechanical enclosure defined?</li>
			<li>Is there enough space for the mating connectors? #clearance #connectors</li>
			<li>Is there enough vertical space for components?</li>
			<li>Is there a drill legend?</li>
			<li>Are internal corners rounded? Can they be milled?</li>
		</ul>
	</li>
	<li>Electrical
		<ul>
			<li>What stack-up is needed?</li>
			<li>Polarized components are oriented correctly</li>
			<li>All traces are routed?</li>
			<li>Are decoupling capacitors placed close to power pins of ICs?</li>
			<li>Are analog and digital commons joined at only one point?</li>
			<li>Does ERC pass?</li>
			<li>Are isolation barriers large enough? #mechanical #power #safety</li>
			<li>Are the appropriate power nets connected? (Vcc, Vss, Vdd)</li>
		</ul>
	</li>
	<li>Signal integrity
		<ul>
			<li>Are digital signals routed over separate (digital) ground planes?</li>
			<li>Do high-speed signals avoid gaps in ground planes?</li>
			<li>Are stubs minimized for high-speed signals?</li>
			<li>Are differential pair spacing based upon impedance matching?</li>
			<li>Are transmission lines terminated with an appropriate impedance?</li>
			<li>Are crystal connections short?</li>
			<li>Are there filters on A/D pins?</li>
			<li>Drivers / receivers placed close to connectors?</li>
			<li>EMI / RFI close to entry / exit of shielded areas?</li>
			<li>Are traces avoided under sensitive components?</li>
			<li>Are traces avoided under noisy components?</li>
			<li>Are vias avoided under metal-film resistors?</li>
		</ul>
	</li>
	<li>Copper pour
		<ul>
			<li>GND / power pins are connected and checked?</li>
			<li>No pour between adjacent pins on ICs?
				<div>These can be mistaken for shorts during inspection. A keep-out zone between pins can fix this without adjusting the pour clearances.</div></li>
			<li>Has all layers been checked?</li>
			<li>Are there thermal reliefs at appropriate places?</li>
			<li>Do they introduce ground loops?</li>
		</ul>
	</li>
	<li>Traces
		<ul>
			<li>Are trace-pad connections sufficiently obtuse (angle 90 deg or more)?</li>
			<li>Are the trace widths sufficient for the current draw and max heating?</li>
			<li>No connections between adjacent pins on ICs?
				<div>These can be mistaken for shorts during inspection.</div></li>
			<li>Are vias for internal power traces big enough?</li>
			<li>Is there enough space for heatsinks? #mechanical #thermal</li>
		</ul>
	</li>
	<li>Thermal
		<ul>
			<li>Are temperature sensitive components placed away from hot components?</li>
			<li>Are there thermal vias in thermal pads?</li>
		</ul>
	</li>
	<li>Silk screen
		<ul>
			<li>Notes and documentation
				<ul>
					<li>Is there a revision number?</li>
					<li>Is there a date?</li>
					<li>Is there blank space for a serial/assembly number?</li>
					<li>Are connector pin-outs labeled?</li>
					<li>Are test point labeled?</li>
					<li>Fuse size and type marked on PCB</li>
					<li>Are functional groups marked?</li>
					<li>Are high-density chips marked with pin numbers?</li>
					<li>Are terminals marked with functions?</li>
				</ul>
			</li>
			<li>Drafting
				<ul>
					<li>No silk screen on pads</li>
					<li>All text is readable from at most two directions</li>
					<li>Will the silk screen be legible?</li>
					<li>Are component references order by PCB layout?</li>
					<li>Is there a coordinate system?</li>
				</ul>
			</li>
		</ul>
	</li>
	<li>Final
		<ul>
			<li>Does ERC pass?</li>
			<li>Are there any superfluous vias?</li>
			<li>Does LVS pass?
				<div>
				<em>Layout Versus Schematic</em> is a check to confirm that the board layout actually implements the schematic. That is: Are the traces actually connecting the proper components? Resources: <a href="https://en.wikipedia.org/wiki/Layout_Versus_Schematic">Wikipedia</a>.
				</div>
			</li>
		</ul>
	</li>
	<li>Header/block
		<ul>
			<li>Name of author</li>
			<li>Name of reviewer</li>
			<li>List of revisions and changes</li>
			<li>Date</li>
			<li>Revision</li>
			<li>Company / organization</li>
			<li>Sheet/drawing number</li>
		</ul>
	</li>
	</ul>
</li>
<li>Wired harnessing
	<ul>
	<li>Wire gauge compatible with termination</li>
	<li>Cable ties and lacing cord is noted</li>
	<li>Length and color is noted</li>
	<li>Avoid signal and power in same connector</li>
	<li>Avoid current flow to remote sources through earth</li>
	<li>Wire termination is noted
		<ul>
			<li>Heat shrink tubing</li>
			<li>Solder</li>
			<li>Crimp force</li>
		</ul>
	</li>
	</ul>
</li>
<li>Software
	<ul>
		<li>Is automated software testing used? #software #procedure</li>
		<li>Are setup, hold and access times correct for external memories?</li>
		<li>Are loops checked for termination conditions?</li>
		<li>Is power up and power down handled correctly?</li>
		<li>Are unused interrupts handled? (Either restart or damage control)</li>
		<li>Is unused ROM spaces filled with traps or restart instructions?</li>
		<li>Is there a difference between warm and cold reset?
			<ul>
				<li>How does the devices behave if only the software is reset?</li>
			</ul>
		</li>
		<li>Is memory integrity checked?</li>
		<li>Is memory integrity guaranteed?</li>
		<li>Are buffer overflows handled?</li>
		<li>Are data formats and structures versioned?
			<ul>
				<li>Do they include a version number or identifier?</li>
			</ul>
		</li>
		<li>Software characteristics
			<ul>
				<li>CPU utilization</li>
				<li>Memory utilization</li>
				<li>Interrupt response time</li>
				<li>Interrupt execution time</li>
			</ul>
		</li>
	</ul>
</li>
<li>Documentation
	<ul>
		<li>Usage instructions</li>
		<li>Assembly instructions</li>
		<li>Troubleshooting instructions</li>
		<li>Component list</li>
		<li>Schematic diagrams</li>
		<li>PCB explanation</li>
		<li>Design decisions</li>
	</ul>
</li>
</ol>

<h2>Other checklists</h2>

<ul>
	<li><a href="https://github.com/jnoss/pcb-checklist">jnoss' PCB checklist</a></li>
	<li><a href="https://electronics.stackexchange.com/questions/6773/good-checklist-for-pcb-design-to-be-used-by-the-ee-not-by-the-pcb-designer">Stack Exchange: Good checklist for PCB design to be used by the EE (not by the PCB designer)</a></li>
	<li><a href="http://www.electronic-products-design.com/geek-area/electronics/pcb-design/general-pcb-design/a-good-pcb-design-checklist">IBEX: Good PCB Design Checklist</a></li>
	<li><a href="https://volersystems.com/v-2010/91-pcb-layout-checklist/">Voler systems: PCB Layout Checklist</a></li>
	<li><a href="http://www.jldsystems.com/pdf/Electronics%20Design%20Checklist.pdf">JLD sytstems' Electronics Design Checklist</a></li>
</ul>
</div>

<script>
explanation_divs = document.querySelectorAll("li > div");

for (el of explanation_divs) {
	why_element = document.createElement("button");
	why_element.classList.add("expandButton");

	var Nlinks = el.querySelectorAll("a").length;
	var button_text = "[+] Why?";
	if(Nlinks > 0) {
		if(Nlinks == 1) {
			button_text += " (1 link)";
		}
		else {
			button_text += " (" + Nlinks.toString() + " links)";
		}
	}

	why_element.innerText = button_text;

	el.parentNode.insertBefore(why_element, el);
	el.style.display = "none";
}

main_div = document.getElementById("content");
main_div.addEventListener("click", function(event) {
	if (event.target.classList.contains("expandButton")) {
		var explanation_div = event.target.parentElement.querySelector("div");
		if(explanation_div.style.display == "none") {
			explanation_div.style.display = "block";
			event.target.innerText = event.target.innerText.replace("[+]","[-]");
		}
		else {
			explanation_div.style.display = "none";
			event.target.innerText = event.target.innerText.replace("[-]","[+]");
		}
	}
});

</script>

</body>
</html>