Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb  4 08:50:58 2020
| Host         : DESKTOP-1GCDH6O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab2_top_timing_summary_routed.rpt -pb lab2_top_timing_summary_routed.pb -rpx lab2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: seg1/clk_en_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sens/clk1_counter_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sens/clk1_counter_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sens/clk1_counter_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 49 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.810        0.000                      0                   92        0.116        0.000                      0                   92        3.000        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_fpga                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.810        0.000                      0                   92        0.213        0.000                      0                   92       19.500        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       35.813        0.000                      0                   92        0.213        0.000                      0                   92       19.500        0.000                       0                    51  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.810        0.000                      0                   92        0.116        0.000                      0                   92  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.810        0.000                      0                   92        0.116        0.000                      0                   92  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.810ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.890ns (25.081%)  route 2.658ns (74.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.839     2.654    seg1/counter[15]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[13]/C
                         clock pessimism              0.578    39.085    
                         clock uncertainty           -0.098    38.988    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    38.464    seg1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                 35.810    

Slack (MET) :             35.810ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.890ns (25.081%)  route 2.658ns (74.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.839     2.654    seg1/counter[15]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[14]/C
                         clock pessimism              0.578    39.085    
                         clock uncertainty           -0.098    38.988    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    38.464    seg1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                 35.810    

Slack (MET) :             35.810ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.890ns (25.081%)  route 2.658ns (74.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.839     2.654    seg1/counter[15]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[15]/C
                         clock pessimism              0.578    39.085    
                         clock uncertainty           -0.098    38.988    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    38.464    seg1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                 35.810    

Slack (MET) :             35.960ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.294%)  route 2.495ns (73.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.675     2.490    seg1/counter[15]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[1]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.098    38.974    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    38.450    seg1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 35.960    

Slack (MET) :             35.960ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.294%)  route 2.495ns (73.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.675     2.490    seg1/counter[15]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[2]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.098    38.974    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    38.450    seg1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 35.960    

Slack (MET) :             35.960ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.294%)  route 2.495ns (73.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.675     2.490    seg1/counter[15]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[3]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.098    38.974    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    38.450    seg1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 35.960    

Slack (MET) :             35.960ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.294%)  route 2.495ns (73.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.675     2.490    seg1/counter[15]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[4]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.098    38.974    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    38.450    seg1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 35.960    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.890ns (26.051%)  route 2.526ns (73.949%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.707     2.522    seg1/counter[15]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.501    38.506    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[10]/C
                         clock pessimism              0.600    39.105    
                         clock uncertainty           -0.098    39.008    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    38.484    seg1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.890ns (26.051%)  route 2.526ns (73.949%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.707     2.522    seg1/counter[15]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.501    38.506    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[11]/C
                         clock pessimism              0.600    39.105    
                         clock uncertainty           -0.098    39.008    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    38.484    seg1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.890ns (26.051%)  route 2.526ns (73.949%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.707     2.522    seg1/counter[15]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.501    38.506    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
                         clock pessimism              0.600    39.105    
                         clock uncertainty           -0.098    39.008    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    38.484    seg1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 35.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.587    -0.594    vga_color_logic/vga/CLK
    SLICE_X5Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_color_logic/vga/vcounter_reg[3]/Q
                         net (fo=7, routed)           0.132    -0.321    vga_color_logic/vga/vcounter_reg_n_0_[3]
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.045    -0.276 r  vga_color_logic/vga/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    vga_color_logic/vga/plusOp__0[4]
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.856    -0.834    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.489    vga_color_logic/vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.587    -0.594    vga_color_logic/vga/CLK
    SLICE_X5Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_color_logic/vga/vcounter_reg[3]/Q
                         net (fo=7, routed)           0.131    -0.322    vga_color_logic/vga/vcounter_reg_n_0_[3]
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.045    -0.277 r  vga_color_logic/vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    vga_color_logic/vga/plusOp__0[5]
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.856    -0.834    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.091    -0.490    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.595    -0.586    sens/CLK
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  sens/clk1_counter_reg[1]/Q
                         net (fo=5, routed)           0.137    -0.285    sens/clk1_counter[1]
    SLICE_X64Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.240 r  sens/clk1_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    sens/clk1_counter[1]_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.866    -0.824    sens/CLK
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[1]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.121    -0.465    sens/clk1_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.292%)  route 0.150ns (41.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.590    -0.591    vga_color_logic/vga/CLK
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_color_logic/vga/hcounter_reg[5]/Q
                         net (fo=7, routed)           0.150    -0.278    vga_color_logic/vga/hcounter_reg_n_0_[5]
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.045    -0.233 r  vga_color_logic/vga/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_color_logic/vga/plusOp[5]
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121    -0.470    vga_color_logic/vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.461%)  route 0.185ns (46.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.592    vga_color_logic/vga/CLK
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.244    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X2Y33          LUT5 (Prop_lut5_I1_O)        0.048    -0.196 r  vga_color_logic/vga/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    vga_color_logic/vga/plusOp[4]
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131    -0.446    vga_color_logic/vga/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.947%)  route 0.194ns (51.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X4Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[6]/Q
                         net (fo=11, routed)          0.194    -0.260    vga_color_logic/vga/vcounter_reg_n_0_[6]
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.045    -0.215 r  vga_color_logic/vga/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    vga_color_logic/vga/plusOp__0[7]
    SLICE_X3Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X3Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.274    -0.558    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092    -0.466    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.590    -0.591    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_color_logic/vga/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.179    -0.271    vga_color_logic/vga/hcounter_reg_n_0_[1]
    SLICE_X1Y33          LUT3 (Prop_lut3_I1_O)        0.042    -0.229 r  vga_color_logic/vga/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_color_logic/vga/plusOp[2]
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.107    -0.484    vga_color_logic/vga/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg1/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.581    -0.600    seg1/clk_out1
    SLICE_X61Y25         FDRE                                         r  seg1/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  seg1/SEL_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.279    seg1/SEL[0]
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.042    -0.237 r  seg1/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    seg1/SEL[1]_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  seg1/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.848    -0.842    seg1/clk_out1
    SLICE_X61Y25         FDRE                                         r  seg1/SEL_reg[1]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.107    -0.493    seg1/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.106%)  route 0.185ns (46.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.592    vga_color_logic/vga/CLK
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.244    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.045    -0.199 r  vga_color_logic/vga/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    vga_color_logic/vga/plusOp[3]
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[3]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120    -0.457    vga_color_logic/vga/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.595    -0.586    sens/CLK
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  sens/clk1_counter_reg[0]/Q
                         net (fo=5, routed)           0.186    -0.236    sens/clk1_counter[0]
    SLICE_X64Y45         LUT5 (Prop_lut5_I0_O)        0.043    -0.193 r  sens/clk1_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    sens/clk1_counter[3]_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.866    -0.824    sens/CLK
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[3]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.131    -0.455    sens/clk1_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_main/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y25     seg1/SEL_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y25     seg1/SEL_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y25     seg1/clk_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y23     seg1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     seg1/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     seg1/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     seg1/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y26     seg1/counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y23     seg1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y26     seg1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y26     seg1/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y26     seg1/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y23     seg1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y23     seg1/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y23     seg1/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y23     seg1/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y45     sens/clk1_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y45     sens/clk1_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y25     seg1/SEL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y25     seg1/SEL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y25     seg1/SEL_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y25     seg1/SEL_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y25     seg1/clk_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y25     seg1/clk_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y23     seg1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y23     seg1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     seg1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     seg1/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_main/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.813ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.890ns (25.081%)  route 2.658ns (74.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.839     2.654    seg1/counter[15]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[13]/C
                         clock pessimism              0.578    39.085    
                         clock uncertainty           -0.094    38.991    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    38.467    seg1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                 35.813    

Slack (MET) :             35.813ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.890ns (25.081%)  route 2.658ns (74.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.839     2.654    seg1/counter[15]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[14]/C
                         clock pessimism              0.578    39.085    
                         clock uncertainty           -0.094    38.991    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    38.467    seg1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                 35.813    

Slack (MET) :             35.813ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.890ns (25.081%)  route 2.658ns (74.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.839     2.654    seg1/counter[15]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[15]/C
                         clock pessimism              0.578    39.085    
                         clock uncertainty           -0.094    38.991    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    38.467    seg1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                 35.813    

Slack (MET) :             35.963ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.294%)  route 2.495ns (73.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.675     2.490    seg1/counter[15]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[1]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.094    38.977    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    38.453    seg1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.453    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 35.963    

Slack (MET) :             35.963ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.294%)  route 2.495ns (73.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.675     2.490    seg1/counter[15]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[2]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.094    38.977    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    38.453    seg1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.453    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 35.963    

Slack (MET) :             35.963ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.294%)  route 2.495ns (73.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.675     2.490    seg1/counter[15]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[3]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.094    38.977    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    38.453    seg1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.453    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 35.963    

Slack (MET) :             35.963ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.294%)  route 2.495ns (73.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.675     2.490    seg1/counter[15]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[4]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.094    38.977    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    38.453    seg1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.453    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 35.963    

Slack (MET) :             35.965ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.890ns (26.051%)  route 2.526ns (73.949%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.707     2.522    seg1/counter[15]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.501    38.506    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[10]/C
                         clock pessimism              0.600    39.105    
                         clock uncertainty           -0.094    39.011    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    38.487    seg1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 35.965    

Slack (MET) :             35.965ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.890ns (26.051%)  route 2.526ns (73.949%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.707     2.522    seg1/counter[15]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.501    38.506    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[11]/C
                         clock pessimism              0.600    39.105    
                         clock uncertainty           -0.094    39.011    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    38.487    seg1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 35.965    

Slack (MET) :             35.965ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.890ns (26.051%)  route 2.526ns (73.949%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.707     2.522    seg1/counter[15]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.501    38.506    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
                         clock pessimism              0.600    39.105    
                         clock uncertainty           -0.094    39.011    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    38.487    seg1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 35.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.587    -0.594    vga_color_logic/vga/CLK
    SLICE_X5Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_color_logic/vga/vcounter_reg[3]/Q
                         net (fo=7, routed)           0.132    -0.321    vga_color_logic/vga/vcounter_reg_n_0_[3]
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.045    -0.276 r  vga_color_logic/vga/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    vga_color_logic/vga/plusOp__0[4]
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.856    -0.834    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.489    vga_color_logic/vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.587    -0.594    vga_color_logic/vga/CLK
    SLICE_X5Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_color_logic/vga/vcounter_reg[3]/Q
                         net (fo=7, routed)           0.131    -0.322    vga_color_logic/vga/vcounter_reg_n_0_[3]
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.045    -0.277 r  vga_color_logic/vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    vga_color_logic/vga/plusOp__0[5]
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.856    -0.834    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.091    -0.490    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.595    -0.586    sens/CLK
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  sens/clk1_counter_reg[1]/Q
                         net (fo=5, routed)           0.137    -0.285    sens/clk1_counter[1]
    SLICE_X64Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.240 r  sens/clk1_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    sens/clk1_counter[1]_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.866    -0.824    sens/CLK
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[1]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.121    -0.465    sens/clk1_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.292%)  route 0.150ns (41.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.590    -0.591    vga_color_logic/vga/CLK
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_color_logic/vga/hcounter_reg[5]/Q
                         net (fo=7, routed)           0.150    -0.278    vga_color_logic/vga/hcounter_reg_n_0_[5]
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.045    -0.233 r  vga_color_logic/vga/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_color_logic/vga/plusOp[5]
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121    -0.470    vga_color_logic/vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.461%)  route 0.185ns (46.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.592    vga_color_logic/vga/CLK
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.244    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X2Y33          LUT5 (Prop_lut5_I1_O)        0.048    -0.196 r  vga_color_logic/vga/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    vga_color_logic/vga/plusOp[4]
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131    -0.446    vga_color_logic/vga/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.947%)  route 0.194ns (51.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X4Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[6]/Q
                         net (fo=11, routed)          0.194    -0.260    vga_color_logic/vga/vcounter_reg_n_0_[6]
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.045    -0.215 r  vga_color_logic/vga/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    vga_color_logic/vga/plusOp__0[7]
    SLICE_X3Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X3Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.274    -0.558    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092    -0.466    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.590    -0.591    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_color_logic/vga/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.179    -0.271    vga_color_logic/vga/hcounter_reg_n_0_[1]
    SLICE_X1Y33          LUT3 (Prop_lut3_I1_O)        0.042    -0.229 r  vga_color_logic/vga/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_color_logic/vga/plusOp[2]
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.107    -0.484    vga_color_logic/vga/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg1/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.581    -0.600    seg1/clk_out1
    SLICE_X61Y25         FDRE                                         r  seg1/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  seg1/SEL_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.279    seg1/SEL[0]
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.042    -0.237 r  seg1/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    seg1/SEL[1]_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  seg1/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.848    -0.842    seg1/clk_out1
    SLICE_X61Y25         FDRE                                         r  seg1/SEL_reg[1]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.107    -0.493    seg1/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.106%)  route 0.185ns (46.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.592    vga_color_logic/vga/CLK
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.244    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.045    -0.199 r  vga_color_logic/vga/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    vga_color_logic/vga/plusOp[3]
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[3]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120    -0.457    vga_color_logic/vga/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.595    -0.586    sens/CLK
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  sens/clk1_counter_reg[0]/Q
                         net (fo=5, routed)           0.186    -0.236    sens/clk1_counter[0]
    SLICE_X64Y45         LUT5 (Prop_lut5_I0_O)        0.043    -0.193 r  sens/clk1_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    sens/clk1_counter[3]_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.866    -0.824    sens/CLK
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[3]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.131    -0.455    sens/clk1_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_main/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y25     seg1/SEL_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y25     seg1/SEL_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y25     seg1/clk_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y23     seg1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     seg1/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     seg1/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     seg1/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y26     seg1/counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y23     seg1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y26     seg1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y26     seg1/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y26     seg1/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y23     seg1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y23     seg1/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y23     seg1/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y23     seg1/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y45     sens/clk1_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y45     sens/clk1_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y25     seg1/SEL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y25     seg1/SEL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y25     seg1/SEL_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y25     seg1/SEL_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y25     seg1/clk_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y25     seg1/clk_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y23     seg1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y23     seg1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     seg1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     seg1/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_main/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.810ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.890ns (25.081%)  route 2.658ns (74.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.839     2.654    seg1/counter[15]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[13]/C
                         clock pessimism              0.578    39.085    
                         clock uncertainty           -0.098    38.988    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    38.464    seg1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                 35.810    

Slack (MET) :             35.810ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.890ns (25.081%)  route 2.658ns (74.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.839     2.654    seg1/counter[15]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[14]/C
                         clock pessimism              0.578    39.085    
                         clock uncertainty           -0.098    38.988    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    38.464    seg1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                 35.810    

Slack (MET) :             35.810ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.890ns (25.081%)  route 2.658ns (74.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.839     2.654    seg1/counter[15]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[15]/C
                         clock pessimism              0.578    39.085    
                         clock uncertainty           -0.098    38.988    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    38.464    seg1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                 35.810    

Slack (MET) :             35.960ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.294%)  route 2.495ns (73.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.675     2.490    seg1/counter[15]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[1]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.098    38.974    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    38.450    seg1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 35.960    

Slack (MET) :             35.960ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.294%)  route 2.495ns (73.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.675     2.490    seg1/counter[15]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[2]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.098    38.974    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    38.450    seg1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 35.960    

Slack (MET) :             35.960ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.294%)  route 2.495ns (73.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.675     2.490    seg1/counter[15]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[3]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.098    38.974    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    38.450    seg1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 35.960    

Slack (MET) :             35.960ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.294%)  route 2.495ns (73.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.675     2.490    seg1/counter[15]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[4]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.098    38.974    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    38.450    seg1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 35.960    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.890ns (26.051%)  route 2.526ns (73.949%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.707     2.522    seg1/counter[15]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.501    38.506    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[10]/C
                         clock pessimism              0.600    39.105    
                         clock uncertainty           -0.098    39.008    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    38.484    seg1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.890ns (26.051%)  route 2.526ns (73.949%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.707     2.522    seg1/counter[15]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.501    38.506    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[11]/C
                         clock pessimism              0.600    39.105    
                         clock uncertainty           -0.098    39.008    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    38.484    seg1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.890ns (26.051%)  route 2.526ns (73.949%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.707     2.522    seg1/counter[15]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.501    38.506    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
                         clock pessimism              0.600    39.105    
                         clock uncertainty           -0.098    39.008    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    38.484    seg1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 35.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.587    -0.594    vga_color_logic/vga/CLK
    SLICE_X5Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_color_logic/vga/vcounter_reg[3]/Q
                         net (fo=7, routed)           0.132    -0.321    vga_color_logic/vga/vcounter_reg_n_0_[3]
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.045    -0.276 r  vga_color_logic/vga/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    vga_color_logic/vga/plusOp__0[4]
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.856    -0.834    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/C
                         clock pessimism              0.252    -0.581    
                         clock uncertainty            0.098    -0.484    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.392    vga_color_logic/vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.587    -0.594    vga_color_logic/vga/CLK
    SLICE_X5Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_color_logic/vga/vcounter_reg[3]/Q
                         net (fo=7, routed)           0.131    -0.322    vga_color_logic/vga/vcounter_reg_n_0_[3]
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.045    -0.277 r  vga_color_logic/vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    vga_color_logic/vga/plusOp__0[5]
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.856    -0.834    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.252    -0.581    
                         clock uncertainty            0.098    -0.484    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.091    -0.393    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.595    -0.586    sens/CLK
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  sens/clk1_counter_reg[1]/Q
                         net (fo=5, routed)           0.137    -0.285    sens/clk1_counter[1]
    SLICE_X64Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.240 r  sens/clk1_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    sens/clk1_counter[1]_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.866    -0.824    sens/CLK
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[1]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.121    -0.368    sens/clk1_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.292%)  route 0.150ns (41.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.590    -0.591    vga_color_logic/vga/CLK
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_color_logic/vga/hcounter_reg[5]/Q
                         net (fo=7, routed)           0.150    -0.278    vga_color_logic/vga/hcounter_reg_n_0_[5]
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.045    -0.233 r  vga_color_logic/vga/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_color_logic/vga/plusOp[5]
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121    -0.373    vga_color_logic/vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.461%)  route 0.185ns (46.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.592    vga_color_logic/vga/CLK
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.244    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X2Y33          LUT5 (Prop_lut5_I1_O)        0.048    -0.196 r  vga_color_logic/vga/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    vga_color_logic/vga/plusOp[4]
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131    -0.349    vga_color_logic/vga/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.947%)  route 0.194ns (51.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X4Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[6]/Q
                         net (fo=11, routed)          0.194    -0.260    vga_color_logic/vga/vcounter_reg_n_0_[6]
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.045    -0.215 r  vga_color_logic/vga/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    vga_color_logic/vga/plusOp__0[7]
    SLICE_X3Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X3Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.274    -0.558    
                         clock uncertainty            0.098    -0.461    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092    -0.369    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.590    -0.591    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_color_logic/vga/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.179    -0.271    vga_color_logic/vga/hcounter_reg_n_0_[1]
    SLICE_X1Y33          LUT3 (Prop_lut3_I1_O)        0.042    -0.229 r  vga_color_logic/vga/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_color_logic/vga/plusOp[2]
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.107    -0.387    vga_color_logic/vga/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 seg1/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.581    -0.600    seg1/clk_out1
    SLICE_X61Y25         FDRE                                         r  seg1/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  seg1/SEL_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.279    seg1/SEL[0]
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.042    -0.237 r  seg1/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    seg1/SEL[1]_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  seg1/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.848    -0.842    seg1/clk_out1
    SLICE_X61Y25         FDRE                                         r  seg1/SEL_reg[1]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.098    -0.503    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.107    -0.396    seg1/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.106%)  route 0.185ns (46.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.592    vga_color_logic/vga/CLK
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.244    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.045    -0.199 r  vga_color_logic/vga/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    vga_color_logic/vga/plusOp[3]
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[3]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120    -0.360    vga_color_logic/vga/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.595    -0.586    sens/CLK
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  sens/clk1_counter_reg[0]/Q
                         net (fo=5, routed)           0.186    -0.236    sens/clk1_counter[0]
    SLICE_X64Y45         LUT5 (Prop_lut5_I0_O)        0.043    -0.193 r  sens/clk1_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    sens/clk1_counter[3]_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.866    -0.824    sens/CLK
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[3]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.131    -0.358    sens/clk1_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.810ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.890ns (25.081%)  route 2.658ns (74.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.839     2.654    seg1/counter[15]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[13]/C
                         clock pessimism              0.578    39.085    
                         clock uncertainty           -0.098    38.988    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    38.464    seg1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                 35.810    

Slack (MET) :             35.810ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.890ns (25.081%)  route 2.658ns (74.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.839     2.654    seg1/counter[15]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[14]/C
                         clock pessimism              0.578    39.085    
                         clock uncertainty           -0.098    38.988    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    38.464    seg1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                 35.810    

Slack (MET) :             35.810ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.890ns (25.081%)  route 2.658ns (74.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.839     2.654    seg1/counter[15]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y26         FDRE                                         r  seg1/counter_reg[15]/C
                         clock pessimism              0.578    39.085    
                         clock uncertainty           -0.098    38.988    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    38.464    seg1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                 35.810    

Slack (MET) :             35.960ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.294%)  route 2.495ns (73.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.675     2.490    seg1/counter[15]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[1]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.098    38.974    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    38.450    seg1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 35.960    

Slack (MET) :             35.960ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.294%)  route 2.495ns (73.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.675     2.490    seg1/counter[15]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[2]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.098    38.974    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    38.450    seg1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 35.960    

Slack (MET) :             35.960ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.294%)  route 2.495ns (73.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.675     2.490    seg1/counter[15]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[3]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.098    38.974    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    38.450    seg1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 35.960    

Slack (MET) :             35.960ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.294%)  route 2.495ns (73.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.675     2.490    seg1/counter[15]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.503    38.508    seg1/clk_out1
    SLICE_X60Y23         FDRE                                         r  seg1/counter_reg[4]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.098    38.974    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    38.450    seg1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 35.960    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.890ns (26.051%)  route 2.526ns (73.949%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.707     2.522    seg1/counter[15]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.501    38.506    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[10]/C
                         clock pessimism              0.600    39.105    
                         clock uncertainty           -0.098    39.008    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    38.484    seg1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.890ns (26.051%)  route 2.526ns (73.949%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.707     2.522    seg1/counter[15]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.501    38.506    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[11]/C
                         clock pessimism              0.600    39.105    
                         clock uncertainty           -0.098    39.008    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    38.484    seg1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 seg1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.890ns (26.051%)  route 2.526ns (73.949%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.617    -0.895    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  seg1/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     0.433    seg1/counter[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.557 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.405     0.962    seg1/counter[15]_i_4_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.086 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.605     1.691    seg1/counter[15]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.815 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          0.707     2.522    seg1/counter[15]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          1.501    38.506    seg1/clk_out1
    SLICE_X60Y25         FDRE                                         r  seg1/counter_reg[12]/C
                         clock pessimism              0.600    39.105    
                         clock uncertainty           -0.098    39.008    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    38.484    seg1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 35.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.587    -0.594    vga_color_logic/vga/CLK
    SLICE_X5Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_color_logic/vga/vcounter_reg[3]/Q
                         net (fo=7, routed)           0.132    -0.321    vga_color_logic/vga/vcounter_reg_n_0_[3]
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.045    -0.276 r  vga_color_logic/vga/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    vga_color_logic/vga/plusOp__0[4]
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.856    -0.834    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/C
                         clock pessimism              0.252    -0.581    
                         clock uncertainty            0.098    -0.484    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.392    vga_color_logic/vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.587    -0.594    vga_color_logic/vga/CLK
    SLICE_X5Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_color_logic/vga/vcounter_reg[3]/Q
                         net (fo=7, routed)           0.131    -0.322    vga_color_logic/vga/vcounter_reg_n_0_[3]
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.045    -0.277 r  vga_color_logic/vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    vga_color_logic/vga/plusOp__0[5]
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.856    -0.834    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.252    -0.581    
                         clock uncertainty            0.098    -0.484    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.091    -0.393    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.595    -0.586    sens/CLK
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  sens/clk1_counter_reg[1]/Q
                         net (fo=5, routed)           0.137    -0.285    sens/clk1_counter[1]
    SLICE_X64Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.240 r  sens/clk1_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    sens/clk1_counter[1]_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.866    -0.824    sens/CLK
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[1]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.121    -0.368    sens/clk1_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.292%)  route 0.150ns (41.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.590    -0.591    vga_color_logic/vga/CLK
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_color_logic/vga/hcounter_reg[5]/Q
                         net (fo=7, routed)           0.150    -0.278    vga_color_logic/vga/hcounter_reg_n_0_[5]
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.045    -0.233 r  vga_color_logic/vga/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_color_logic/vga/plusOp[5]
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121    -0.373    vga_color_logic/vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.461%)  route 0.185ns (46.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.592    vga_color_logic/vga/CLK
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.244    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X2Y33          LUT5 (Prop_lut5_I1_O)        0.048    -0.196 r  vga_color_logic/vga/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    vga_color_logic/vga/plusOp[4]
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131    -0.349    vga_color_logic/vga/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.947%)  route 0.194ns (51.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X4Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[6]/Q
                         net (fo=11, routed)          0.194    -0.260    vga_color_logic/vga/vcounter_reg_n_0_[6]
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.045    -0.215 r  vga_color_logic/vga/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    vga_color_logic/vga/plusOp__0[7]
    SLICE_X3Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X3Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.274    -0.558    
                         clock uncertainty            0.098    -0.461    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092    -0.369    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.590    -0.591    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_color_logic/vga/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.179    -0.271    vga_color_logic/vga/hcounter_reg_n_0_[1]
    SLICE_X1Y33          LUT3 (Prop_lut3_I1_O)        0.042    -0.229 r  vga_color_logic/vga/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_color_logic/vga/plusOp[2]
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.107    -0.387    vga_color_logic/vga/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 seg1/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.581    -0.600    seg1/clk_out1
    SLICE_X61Y25         FDRE                                         r  seg1/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  seg1/SEL_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.279    seg1/SEL[0]
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.042    -0.237 r  seg1/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    seg1/SEL[1]_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  seg1/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.848    -0.842    seg1/clk_out1
    SLICE_X61Y25         FDRE                                         r  seg1/SEL_reg[1]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.098    -0.503    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.107    -0.396    seg1/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.106%)  route 0.185ns (46.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.592    vga_color_logic/vga/CLK
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.244    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.045    -0.199 r  vga_color_logic/vga/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    vga_color_logic/vga/plusOp[3]
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X2Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[3]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120    -0.360    vga_color_logic/vga/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.595    -0.586    sens/CLK
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  sens/clk1_counter_reg[0]/Q
                         net (fo=5, routed)           0.186    -0.236    sens/clk1_counter[0]
    SLICE_X64Y45         LUT5 (Prop_lut5_I0_O)        0.043    -0.193 r  sens/clk1_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    sens/clk1_counter[3]_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=49, routed)          0.866    -0.824    sens/CLK
    SLICE_X64Y45         FDRE                                         r  sens/clk1_counter_reg[3]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.131    -0.358    sens/clk1_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.165    





