$timescale 1ps $end
$scope module VCDFile $end
$var wire 1 ! clk $end
$var wire 1 " clk1 $end
$var wire 1 # clk2 $end
$var wire 1 $ reg0 $end
$var wire 1 % io_out0 $end
$var wire 1 & reg1 $end
$var wire 1 ' io_out1 $end
$var wire 1 ( reg2 $end
$var wire 1 ) io_out2 $end
$upscope $end
$enddefinitions $end
$dumpvars
$end
#0
0!
0"
0#
b0 $
b0 %
b0 &
b0 '
b0 (
b0 )
#5
0!
#6
0"
#7
0#
#10
1!
b1 $
b1 %
#12
1"
#14
1#
#15
0!
#18
0"
#20
1!
b0 $
b0 %
#21
0#
#24
1"
b1 &
b1 '
#25
0!
#28
1#
b1 (
b1 )
#30
1!
0"
b1 $
b1 %
#35
0!
0#
#36
1"
b0 &
b0 '
#40
1!
b0 $
b0 %
#42
0"
1#
b0 (
b0 )
#45
0!
#48
1"
b1 &
b1 '
#49
0#
#50
1!
b1 $
b1 %
#54
0"
#55
0!
#56
1#
b1 (
b1 )
#60
1!
1"
b0 $
b0 %
b0 &
b0 '
#63
0#
#65
0!
#66
0"
#70
1!
1#
b1 $
b1 %
b0 (
b0 )
#72
1"
b1 &
b1 '
#75
0!
#77
0#
#78
0"
#80
1!
b0 $
b0 %
#84
1"
1#
b0 &
b0 '
b1 (
b1 )
#85
0!
#90
1!
0"
b1 $
b1 %
#91
0#
#95
0!
#96
1"
b1 &
b1 '
#98
1#
b0 (
b0 )
#100
1!
b0 $
b0 %
#102
0"
#105
0!
0#
#108
1"
b0 &
b0 '
#110
1!
b1 $
b1 %
