Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  6 21:36:27 2024
| Host         : Kosana running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (70)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (70)
-------------------------------
 There are 70 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.030        0.000                      0                 1942        0.122        0.000                      0                 1942        2.350        0.000                       0                   497  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.850}        5.700           175.439         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.030        0.000                      0                 1942        0.122        0.000                      0                 1942        2.350        0.000                       0                   497  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 switches_instances[0].switches/sr_ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            switches_instances[3].switches/sr_ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 2.422ns (43.693%)  route 3.121ns (56.307%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 10.144 - 5.700 ) 
    Source Clock Delay      (SCD):    5.023ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.779     5.023    switches_instances[0].switches/sr_ff/clk
    SLICE_X91Y60         FDRE                                         r  switches_instances[0].switches/sr_ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y60         FDRE (Prop_fdre_C_Q)         0.456     5.479 f  switches_instances[0].switches/sr_ff/Q_reg/Q
                         net (fo=20, routed)          0.528     6.007    switches_instances[0].switches/sr_output
    SLICE_X89Y60         LUT1 (Prop_lut1_I0_O)        0.124     6.131 r  switches_instances[0].switches/module_is_fault_INST_0/O
                         net (fo=72, routed)          1.439     7.570    voter/module_is_fault[0]
    SLICE_X93Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.694 r  voter/output[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.694    voter/output[5]_INST_0_i_6_n_0
    SLICE_X93Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     7.911 r  voter/output[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.911    voter/output[5]_INST_0_i_2_n_0
    SLICE_X93Y59         MUXF8 (Prop_muxf8_I1_O)      0.094     8.005 r  voter/output[5]_INST_0/O
                         net (fo=5, routed)           0.710     8.715    switches_instances[3].switches/comp/in_0[5]
    SLICE_X88Y60         LUT6 (Prop_lut6_I3_O)        0.316     9.031 r  switches_instances[3].switches/comp/error_signal_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.031    switches_instances[3].switches/comp/error_signal_INST_0_i_6_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.581 r  switches_instances[3].switches/comp/error_signal_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    switches_instances[3].switches/comp/error_signal_INST_0_i_1_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.820 f  switches_instances[3].switches/comp/error_signal_INST_0/O[2]
                         net (fo=1, routed)           0.444    10.264    switches_instances[3].switches/sr_ff/R
    SLICE_X84Y61         LUT3 (Prop_lut3_I0_O)        0.302    10.566 r  switches_instances[3].switches/sr_ff/Q_i_1/O
                         net (fo=1, routed)           0.000    10.566    switches_instances[3].switches/sr_ff/Q_i_1_n_0
    SLICE_X84Y61         FDRE                                         r  switches_instances[3].switches/sr_ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
    K19                                               0.000     5.700 r  clk (IN)
                         net (fo=0)                   0.000     5.700    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     6.504 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     8.510    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.601 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.543    10.144    switches_instances[3].switches/sr_ff/clk
    SLICE_X84Y61         FDRE                                         r  switches_instances[3].switches/sr_ff/Q_reg/C
                         clock pessimism              0.457    10.601    
                         clock uncertainty           -0.035    10.565    
    SLICE_X84Y61         FDRE (Setup_fdre_C_D)        0.031    10.596    switches_instances[3].switches/sr_ff/Q_reg
  -------------------------------------------------------------------
                         required time                         10.596    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 BRAM_input/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            redudant_filters_instances[0].redudant_filters/other_sections[3].fir_section/p_reg_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 2.454ns (48.455%)  route 2.611ns (51.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 10.299 - 5.700 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.844     5.088    BRAM_input/clk_IBUF_BUFG
    RAMB36_X5Y8          RAMB36E1                                     r  BRAM_input/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     7.542 r  BRAM_input/RAM_reg_1/DOPBDOP[0]
                         net (fo=260, routed)         2.611    10.153    redudant_filters_instances[0].redudant_filters/other_sections[3].fir_section/data_i[17]
    DSP48_X4Y23          DSP48E1                                      r  redudant_filters_instances[0].redudant_filters/other_sections[3].fir_section/p_reg_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
    K19                                               0.000     5.700 r  clk (IN)
                         net (fo=0)                   0.000     5.700    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     6.504 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     8.510    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.601 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.697    10.299    redudant_filters_instances[0].redudant_filters/other_sections[3].fir_section/clk
    DSP48_X4Y23          DSP48E1                                      r  redudant_filters_instances[0].redudant_filters/other_sections[3].fir_section/p_reg_reg/CLK
                         clock pessimism              0.342    10.641    
                         clock uncertainty           -0.035    10.606    
    DSP48_X4Y23          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362    10.243    redudant_filters_instances[0].redudant_filters/other_sections[3].fir_section/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.243    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 BRAM_input/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 2.454ns (48.455%)  route 2.611ns (51.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 10.300 - 5.700 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.844     5.088    BRAM_input/clk_IBUF_BUFG
    RAMB36_X5Y8          RAMB36E1                                     r  BRAM_input/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     7.542 r  BRAM_input/RAM_reg_1/DOPBDOP[0]
                         net (fo=260, routed)         2.611    10.153    redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/data_i[17]
    DSP48_X4Y22          DSP48E1                                      r  redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
    K19                                               0.000     5.700 r  clk (IN)
                         net (fo=0)                   0.000     5.700    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     6.504 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     8.510    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.601 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.698    10.300    redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/clk
    DSP48_X4Y22          DSP48E1                                      r  redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg/CLK
                         clock pessimism              0.342    10.642    
                         clock uncertainty           -0.035    10.606    
    DSP48_X4Y22          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.362    10.244    redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.244    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 BRAM_input/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 2.454ns (48.455%)  route 2.611ns (51.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 10.300 - 5.700 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.844     5.088    BRAM_input/clk_IBUF_BUFG
    RAMB36_X5Y8          RAMB36E1                                     r  BRAM_input/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     7.542 r  BRAM_input/RAM_reg_1/DOPBDOP[0]
                         net (fo=260, routed)         2.611    10.153    redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/data_i[17]
    DSP48_X4Y22          DSP48E1                                      r  redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
    K19                                               0.000     5.700 r  clk (IN)
                         net (fo=0)                   0.000     5.700    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     6.504 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     8.510    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.601 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.698    10.300    redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/clk
    DSP48_X4Y22          DSP48E1                                      r  redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg/CLK
                         clock pessimism              0.342    10.642    
                         clock uncertainty           -0.035    10.606    
    DSP48_X4Y22          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362    10.244    redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.244    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 BRAM_input/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 2.454ns (48.455%)  route 2.611ns (51.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 10.300 - 5.700 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.844     5.088    BRAM_input/clk_IBUF_BUFG
    RAMB36_X5Y8          RAMB36E1                                     r  BRAM_input/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     7.542 r  BRAM_input/RAM_reg_1/DOPBDOP[0]
                         net (fo=260, routed)         2.611    10.153    redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/data_i[17]
    DSP48_X4Y22          DSP48E1                                      r  redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
    K19                                               0.000     5.700 r  clk (IN)
                         net (fo=0)                   0.000     5.700    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     6.504 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     8.510    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.601 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.698    10.300    redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/clk
    DSP48_X4Y22          DSP48E1                                      r  redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg/CLK
                         clock pessimism              0.342    10.642    
                         clock uncertainty           -0.035    10.606    
    DSP48_X4Y22          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362    10.244    redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.244    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 BRAM_input/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            redudant_filters_instances[3].redudant_filters/first_section/p_reg_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 2.454ns (48.546%)  route 2.601ns (51.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns = ( 10.296 - 5.700 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.844     5.088    BRAM_input/clk_IBUF_BUFG
    RAMB36_X5Y8          RAMB36E1                                     r  BRAM_input/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     7.542 r  BRAM_input/RAM_reg_1/DOPBDOP[0]
                         net (fo=260, routed)         2.601    10.143    redudant_filters_instances[3].redudant_filters/first_section/data_i[17]
    DSP48_X3Y23          DSP48E1                                      r  redudant_filters_instances[3].redudant_filters/first_section/p_reg_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
    K19                                               0.000     5.700 r  clk (IN)
                         net (fo=0)                   0.000     5.700    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     6.504 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     8.510    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.601 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.694    10.296    redudant_filters_instances[3].redudant_filters/first_section/clk
    DSP48_X3Y23          DSP48E1                                      r  redudant_filters_instances[3].redudant_filters/first_section/p_reg_reg/CLK
                         clock pessimism              0.342    10.638    
                         clock uncertainty           -0.035    10.602    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    10.240    redudant_filters_instances[3].redudant_filters/first_section/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 BRAM_input/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            redudant_filters_instances[3].redudant_filters/first_section/p_reg_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 2.454ns (48.546%)  route 2.601ns (51.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns = ( 10.296 - 5.700 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.844     5.088    BRAM_input/clk_IBUF_BUFG
    RAMB36_X5Y8          RAMB36E1                                     r  BRAM_input/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     7.542 r  BRAM_input/RAM_reg_1/DOPBDOP[0]
                         net (fo=260, routed)         2.601    10.143    redudant_filters_instances[3].redudant_filters/first_section/data_i[17]
    DSP48_X3Y23          DSP48E1                                      r  redudant_filters_instances[3].redudant_filters/first_section/p_reg_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
    K19                                               0.000     5.700 r  clk (IN)
                         net (fo=0)                   0.000     5.700    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     6.504 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     8.510    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.601 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.694    10.296    redudant_filters_instances[3].redudant_filters/first_section/clk
    DSP48_X3Y23          DSP48E1                                      r  redudant_filters_instances[3].redudant_filters/first_section/p_reg_reg/CLK
                         clock pessimism              0.342    10.638    
                         clock uncertainty           -0.035    10.602    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362    10.240    redudant_filters_instances[3].redudant_filters/first_section/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 BRAM_input/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/p_reg_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 2.454ns (48.586%)  route 2.597ns (51.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 10.297 - 5.700 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.844     5.088    BRAM_input/clk_IBUF_BUFG
    RAMB36_X5Y8          RAMB36E1                                     r  BRAM_input/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     7.542 r  BRAM_input/RAM_reg_1/DOPBDOP[0]
                         net (fo=260, routed)         2.597    10.139    redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/data_i[17]
    DSP48_X3Y22          DSP48E1                                      r  redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/p_reg_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
    K19                                               0.000     5.700 r  clk (IN)
                         net (fo=0)                   0.000     5.700    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     6.504 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     8.510    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.601 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.695    10.297    redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/clk
    DSP48_X3Y22          DSP48E1                                      r  redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/p_reg_reg/CLK
                         clock pessimism              0.342    10.639    
                         clock uncertainty           -0.035    10.604    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362    10.241    redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 BRAM_input/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/p_reg_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 2.454ns (48.586%)  route 2.597ns (51.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 10.297 - 5.700 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.844     5.088    BRAM_input/clk_IBUF_BUFG
    RAMB36_X5Y8          RAMB36E1                                     r  BRAM_input/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     7.542 r  BRAM_input/RAM_reg_1/DOPBDOP[0]
                         net (fo=260, routed)         2.597    10.139    redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/data_i[17]
    DSP48_X3Y22          DSP48E1                                      r  redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/p_reg_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
    K19                                               0.000     5.700 r  clk (IN)
                         net (fo=0)                   0.000     5.700    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     6.504 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     8.510    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.601 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.695    10.297    redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/clk
    DSP48_X3Y22          DSP48E1                                      r  redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/p_reg_reg/CLK
                         clock pessimism              0.342    10.639    
                         clock uncertainty           -0.035    10.604    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362    10.241    redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 BRAM_input/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/p_reg_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 2.454ns (48.586%)  route 2.597ns (51.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 10.297 - 5.700 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.844     5.088    BRAM_input/clk_IBUF_BUFG
    RAMB36_X5Y8          RAMB36E1                                     r  BRAM_input/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     7.542 r  BRAM_input/RAM_reg_1/DOPBDOP[0]
                         net (fo=260, routed)         2.597    10.139    redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/data_i[17]
    DSP48_X3Y22          DSP48E1                                      r  redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/p_reg_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
    K19                                               0.000     5.700 r  clk (IN)
                         net (fo=0)                   0.000     5.700    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     6.504 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     8.510    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.601 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.695    10.297    redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/clk
    DSP48_X3Y22          DSP48E1                                      r  redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/p_reg_reg/CLK
                         clock pessimism              0.342    10.639    
                         clock uncertainty           -0.035    10.604    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362    10.241    redudant_filters_instances[2].redudant_filters/other_sections[4].fir_section/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 output_logic/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            BRAM_output/RAM_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.693%)  route 0.265ns (65.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.582     1.449    output_logic/clk_IBUF_BUFG
    SLICE_X89Y57         FDRE                                         r  output_logic/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  output_logic/cnt_reg[11]/Q
                         net (fo=4, routed)           0.265     1.855    BRAM_output/O29[11]
    RAMB36_X4Y11         RAMB36E1                                     r  BRAM_output/RAM_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.917     2.033    BRAM_output/clk_IBUF_BUFG
    RAMB36_X4Y11         RAMB36E1                                     r  BRAM_output/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.483     1.550    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.733    BRAM_output/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 output_logic/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            BRAM_output/RAM_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.704%)  route 0.277ns (66.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.582     1.449    output_logic/clk_IBUF_BUFG
    SLICE_X89Y57         FDRE                                         r  output_logic/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  output_logic/cnt_reg[8]/Q
                         net (fo=4, routed)           0.277     1.867    BRAM_output/O29[8]
    RAMB36_X4Y11         RAMB36E1                                     r  BRAM_output/RAM_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.917     2.033    BRAM_output/clk_IBUF_BUFG
    RAMB36_X4Y11         RAMB36E1                                     r  BRAM_output/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.483     1.550    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.733    BRAM_output/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 reg_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            reg_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.962%)  route 0.330ns (70.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.589     1.455    clk_IBUF_BUFG
    SLICE_X72Y49         FDRE                                         r  reg_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  reg_s_reg[1]/Q
                         net (fo=1, routed)           0.330     1.926    p_0_out[2]
    SLICE_X80Y55         FDRE                                         r  reg_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.852     1.967    clk_IBUF_BUFG
    SLICE_X80Y55         FDRE                                         r  reg_s_reg[2]/C
                         clock pessimism             -0.248     1.719    
    SLICE_X80Y55         FDRE (Hold_fdre_C_D)         0.070     1.789    reg_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 redudant_filters_instances[3].redudant_filters/b_s_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/p_reg_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.602     1.469    redudant_filters_instances[3].redudant_filters/clk
    SLICE_X93Y63         FDRE                                         r  redudant_filters_instances[3].redudant_filters/b_s_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y63         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  redudant_filters_instances[3].redudant_filters/b_s_reg[3][14]/Q
                         net (fo=1, routed)           0.189     1.798    redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/Q[14]
    DSP48_X3Y24          DSP48E1                                      r  redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/p_reg_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.964     2.079    redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/clk
    DSP48_X3Y24          DSP48E1                                      r  redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/p_reg_reg/CLK
                         clock pessimism             -0.503     1.576    
    DSP48_X3Y24          DSP48E1 (Hold_dsp48e1_CLK_B[14])
                                                      0.082     1.658    redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 redudant_filters_instances[0].redudant_filters/b_s_reg[4][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            redudant_filters_instances[0].redudant_filters/first_section/p_reg_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.896%)  route 0.188ns (57.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.608     1.475    redudant_filters_instances[0].redudant_filters/clk
    SLICE_X103Y53        FDRE                                         r  redudant_filters_instances[0].redudant_filters/b_s_reg[4][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y53        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  redudant_filters_instances[0].redudant_filters/b_s_reg[4][14]/Q
                         net (fo=1, routed)           0.188     1.803    redudant_filters_instances[0].redudant_filters/first_section/Q[14]
    DSP48_X4Y20          DSP48E1                                      r  redudant_filters_instances[0].redudant_filters/first_section/p_reg_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.969     2.084    redudant_filters_instances[0].redudant_filters/first_section/clk
    DSP48_X4Y20          DSP48E1                                      r  redudant_filters_instances[0].redudant_filters/first_section/p_reg_reg/CLK
                         clock pessimism             -0.503     1.581    
    DSP48_X4Y20          DSP48E1 (Hold_dsp48e1_CLK_B[14])
                                                      0.082     1.663    redudant_filters_instances[0].redudant_filters/first_section/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 redudant_filters_instances[0].redudant_filters/b_s_reg[2][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.896%)  route 0.188ns (57.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.607     1.474    redudant_filters_instances[0].redudant_filters/clk
    SLICE_X103Y58        FDRE                                         r  redudant_filters_instances[0].redudant_filters/b_s_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y58        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  redudant_filters_instances[0].redudant_filters/b_s_reg[2][14]/Q
                         net (fo=1, routed)           0.188     1.802    redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/Q[14]
    DSP48_X4Y22          DSP48E1                                      r  redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.968     2.083    redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/clk
    DSP48_X4Y22          DSP48E1                                      r  redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg/CLK
                         clock pessimism             -0.503     1.580    
    DSP48_X4Y22          DSP48E1 (Hold_dsp48e1_CLK_B[14])
                                                      0.082     1.662    redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 redudant_filters_instances[0].redudant_filters/b_s_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.995%)  route 0.187ns (57.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.608     1.475    redudant_filters_instances[0].redudant_filters/clk
    SLICE_X103Y56        FDRE                                         r  redudant_filters_instances[0].redudant_filters/b_s_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y56        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  redudant_filters_instances[0].redudant_filters/b_s_reg[2][7]/Q
                         net (fo=1, routed)           0.187     1.803    redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/Q[7]
    DSP48_X4Y22          DSP48E1                                      r  redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.968     2.083    redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/clk
    DSP48_X4Y22          DSP48E1                                      r  redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg/CLK
                         clock pessimism             -0.503     1.580    
    DSP48_X4Y22          DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                      0.082     1.662    redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 redudant_filters_instances[3].redudant_filters/b_s_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/p_reg_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.602     1.469    redudant_filters_instances[3].redudant_filters/clk
    SLICE_X93Y63         FDRE                                         r  redudant_filters_instances[3].redudant_filters/b_s_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y63         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  redudant_filters_instances[3].redudant_filters/b_s_reg[3][12]/Q
                         net (fo=1, routed)           0.190     1.799    redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/Q[12]
    DSP48_X3Y24          DSP48E1                                      r  redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/p_reg_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.964     2.079    redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/clk
    DSP48_X3Y24          DSP48E1                                      r  redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/p_reg_reg/CLK
                         clock pessimism             -0.503     1.576    
    DSP48_X3Y24          DSP48E1 (Hold_dsp48e1_CLK_B[12])
                                                      0.082     1.658    redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 redudant_filters_instances[3].redudant_filters/b_s_reg[3][16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/p_reg_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.602     1.469    redudant_filters_instances[3].redudant_filters/clk
    SLICE_X93Y64         FDRE                                         r  redudant_filters_instances[3].redudant_filters/b_s_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y64         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  redudant_filters_instances[3].redudant_filters/b_s_reg[3][16]/Q
                         net (fo=1, routed)           0.190     1.799    redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/Q[16]
    DSP48_X3Y24          DSP48E1                                      r  redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/p_reg_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.964     2.079    redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/clk
    DSP48_X3Y24          DSP48E1                                      r  redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/p_reg_reg/CLK
                         clock pessimism             -0.503     1.576    
    DSP48_X3Y24          DSP48E1 (Hold_dsp48e1_CLK_B[16])
                                                      0.082     1.658    redudant_filters_instances[3].redudant_filters/other_sections[1].fir_section/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 redudant_filters_instances[0].redudant_filters/b_s_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            redudant_filters_instances[0].redudant_filters/first_section/p_reg_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.896%)  route 0.188ns (57.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.609     1.476    redudant_filters_instances[0].redudant_filters/clk
    SLICE_X103Y51        FDRE                                         r  redudant_filters_instances[0].redudant_filters/b_s_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  redudant_filters_instances[0].redudant_filters/b_s_reg[4][5]/Q
                         net (fo=1, routed)           0.188     1.804    redudant_filters_instances[0].redudant_filters/first_section/Q[5]
    DSP48_X4Y20          DSP48E1                                      r  redudant_filters_instances[0].redudant_filters/first_section/p_reg_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.969     2.084    redudant_filters_instances[0].redudant_filters/first_section/clk
    DSP48_X4Y20          DSP48E1                                      r  redudant_filters_instances[0].redudant_filters/first_section/p_reg_reg/CLK
                         clock pessimism             -0.503     1.581    
    DSP48_X4Y20          DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                      0.082     1.663    redudant_filters_instances[0].redudant_filters/first_section/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.850 }
Period(ns):         5.700
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.700       2.756      RAMB36_X5Y9     BRAM_input/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.700       2.756      RAMB36_X5Y8     BRAM_input/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.700       2.756      RAMB36_X4Y11    BRAM_output/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.700       2.756      RAMB36_X4Y12    BRAM_output/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.700       3.124      RAMB36_X5Y9     BRAM_input/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.700       3.124      RAMB36_X5Y8     BRAM_input/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.700       3.124      RAMB36_X4Y11    BRAM_output/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.700       3.124      RAMB36_X4Y12    BRAM_output/RAM_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.700       3.545      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.700       3.546      DSP48_X4Y22     redudant_filters_instances[0].redudant_filters/other_sections[2].fir_section/p_reg_reg/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X54Y42    input_logic/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X54Y44    input_logic/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X54Y44    input_logic/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X54Y42    input_logic/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X54Y42    input_logic/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X54Y42    input_logic/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X54Y43    input_logic/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X54Y43    input_logic/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X54Y43    input_logic/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X54Y43    input_logic/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X80Y55    reg_s_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X84Y58    reg_s_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X91Y60    switches_instances[0].switches/sr_ff/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X94Y45    redudant_filters_instances[2].redudant_filters/b_s_reg[3][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X94Y45    redudant_filters_instances[2].redudant_filters/b_s_reg[3][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X94Y45    redudant_filters_instances[2].redudant_filters/b_s_reg[3][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X94Y45    redudant_filters_instances[2].redudant_filters/b_s_reg[3][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X94Y45    redudant_filters_instances[2].redudant_filters/b_s_reg[3][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X94Y45    redudant_filters_instances[2].redudant_filters/b_s_reg[3][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.850       2.350      SLICE_X94Y45    redudant_filters_instances[2].redudant_filters/b_s_reg[3][6]/C



