module adder (A, B, sum);
input [3:0]  a, b, c, d;
OUTPUT [3:0] k;
output [3:0] sum, suma;
assign sum[1:0] = a[1:0] & b[1:0];
assign sum[2] = a[2];
assign sum[3] = b[3];


endmodule
