
*** Running vivado
    with args -log fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1335.750 ; gain = 0.023 ; free physical = 53975 ; free virtual = 57947
Command: read_checkpoint -auto_incremental -incremental /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/utils_1/imports/synth_1/fpga.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/utils_1/imports/synth_1/fpga.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fpga -part xc7a200tfbg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 85716
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_rx.v:89]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_rx.v:91]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_rx.v:93]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_rx.v:95]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_rx.v:97]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_tx.v:85]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_tx.v:87]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_tx.v:89]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_tx.v:91]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_tx.v:93]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:145]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:147]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:137]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:139]
WARNING: [Synth 8-11065] parameter 'MIN_LEN_WIDTH' becomes localparam in 'axis_gmii_tx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/axis_gmii_tx.v:93]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'eth_arb_mux' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_arb_mux.v:90]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_rx.v:80]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_rx.v:82]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_rx.v:84]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_rx.v:86]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_rx.v:88]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_tx.v:79]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_tx.v:81]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_tx.v:83]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_tx.v:85]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_tx.v:87]
WARNING: [Synth 8-11065] parameter 'MAC_CTRL_ENABLE' becomes localparam in 'eth_mac_1g' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g.v:191]
WARNING: [Synth 8-11065] parameter 'TX_USER_WIDTH_INT' becomes localparam in 'eth_mac_1g' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g.v:192]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'ip_arb_mux' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_arb_mux.v:116]
WARNING: [Synth 8-11065] parameter 'STYLE_INT' becomes localparam in 'lfsr' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/lfsr.v:355]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/rtl/mac_ctrl_rx.v:112]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/rtl/mac_ctrl_rx.v:114]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/rtl/mac_ctrl_rx.v:116]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/rtl/mac_ctrl_rx.v:118]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/rtl/mac_ctrl_rx.v:120]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/rtl/mac_ctrl_tx.v:101]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/rtl/mac_ctrl_tx.v:103]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/rtl/mac_ctrl_tx.v:105]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/rtl/mac_ctrl_tx.v:107]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/rtl/mac_ctrl_tx.v:109]
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/priority_encoder.v:48]
WARNING: [Synth 8-11065] parameter 'HEADER_FIFO_ADDR_WIDTH' becomes localparam in 'udp_checksum_gen' with formal parameter declaration list [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_checksum_gen.v:143]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2082.238 ; gain = 376.801 ; free physical = 52970 ; free virtual = 56941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.runs/synth_1/.Xil/Vivado-85665-kavya-Precision-Tower-5810/realtime/clk_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.runs/synth_1/.Xil/Vivado-85665-kavya-Precision-Tower-5810/realtime/clk_div_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/sync_reset.v:35]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/sync_reset.v:35]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga.v:76]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/home/kavya/Downloads/Downloads/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73864]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/home/kavya/Downloads/Downloads/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73864]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/home/kavya/Downloads/Downloads/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73877]
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/home/kavya/Downloads/Downloads/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73877]
INFO: [Synth 8-6157] synthesizing module 'fpga_core' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga_core.v:34]
	Parameter TARGET bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_rgmii_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_rgmii' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgmii_phy_if' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/rgmii_phy_if.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'ssio_ddr_in' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ssio_ddr_in.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [/home/kavya/Downloads/Downloads/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1791]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [/home/kavya/Downloads/Downloads/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1791]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [/home/kavya/Downloads/Downloads/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1857]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [/home/kavya/Downloads/Downloads/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1857]
INFO: [Synth 8-6157] synthesizing module 'iddr' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/iddr.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/home/kavya/Downloads/Downloads/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73742]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [/home/kavya/Downloads/Downloads/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73742]
INFO: [Synth 8-6155] done synthesizing module 'iddr' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/iddr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ssio_ddr_in' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ssio_ddr_in.v:34]
INFO: [Synth 8-6157] synthesizing module 'oddr' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/oddr.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/home/kavya/Downloads/Downloads/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94765]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [/home/kavya/Downloads/Downloads/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94765]
INFO: [Synth 8-6155] done synthesizing module 'oddr' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/oddr.v:34]
INFO: [Synth 8-6157] synthesizing module 'oddr__parameterized0' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/oddr.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oddr__parameterized0' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/oddr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_phy_if' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/rgmii_phy_if.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g.v:34]
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_rx' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/axis_gmii_rx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/axis_gmii_rx.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_rx' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/axis_gmii_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_tx' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/axis_gmii_tx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_CTRL_IN_TUSER bound to: 0 - type: integer 
	Parameter PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/axis_gmii_tx.v:367]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/axis_gmii_tx.v:241]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_tx' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/axis_gmii_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g.v:34]
WARNING: [Synth 8-7071] port 'tx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_tag' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_valid' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_lfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_lfc_resend' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_lfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_lfc_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pfc_resend' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_pfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_pfc_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_lfc_pause_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pause_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pause_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_mcf' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_mcf' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_dst_mcast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_dst_mcast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_dst_ucast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_dst_ucast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_opcode_lfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_opcode_lfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_opcode_pfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_opcode_pfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_forward' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_enable' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_dst' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_quanta' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_refresh' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_dst' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_quanta' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_refresh' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_lfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_pfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7023] instance 'eth_mac_1g_inst' of module 'eth_mac_1g' has 98 connections declared, but only 29 given [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_rgmii' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b0 
	Parameter S_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:34]
WARNING: [Synth 8-7071] port 's_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 'm_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7023] instance 'tx_fifo' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 26 given [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter__parameterized0' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b0 
	Parameter M_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized0' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:34]
WARNING: [Synth 8-7071] port 's_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 'm_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 26 given [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_rgmii_fifo' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:34]
WARNING: [Synth 8-7071] port 'tx_axis_tkeep' of module 'eth_mac_1g_rgmii_fifo' is unconnected for instance 'eth_mac_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga_core.v:283]
WARNING: [Synth 8-7071] port 'rx_axis_tkeep' of module 'eth_mac_1g_rgmii_fifo' is unconnected for instance 'eth_mac_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga_core.v:283]
WARNING: [Synth 8-7071] port 'tx_error_underflow' of module 'eth_mac_1g_rgmii_fifo' is unconnected for instance 'eth_mac_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga_core.v:283]
WARNING: [Synth 8-7023] instance 'eth_mac_inst' of module 'eth_mac_1g_rgmii_fifo' has 36 connections declared, but only 33 given [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga_core.v:283]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_rx' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_rx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_rx' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_rx.v:34]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'eth_axis_rx' is unconnected for instance 'eth_axis_rx_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga_core.v:325]
WARNING: [Synth 8-7071] port 'm_eth_payload_axis_tkeep' of module 'eth_axis_rx' is unconnected for instance 'eth_axis_rx_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga_core.v:325]
WARNING: [Synth 8-7023] instance 'eth_axis_rx_inst' of module 'eth_axis_rx' has 21 connections declared, but only 19 given [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga_core.v:325]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_tx' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_tx' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_tx.v:34]
WARNING: [Synth 8-7071] port 's_eth_payload_axis_tkeep' of module 'eth_axis_tx' is unconnected for instance 'eth_axis_tx_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga_core.v:351]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'eth_axis_tx' is unconnected for instance 'eth_axis_tx_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga_core.v:351]
WARNING: [Synth 8-7023] instance 'eth_axis_tx_inst' of module 'eth_axis_tx' has 20 connections declared, but only 18 given [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga_core.v:351]
INFO: [Synth 8-6157] synthesizing module 'udp_complete' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_complete.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_arb_mux' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/arbiter.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/priority_encoder.v:34]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ip_arb_mux' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_complete' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_complete.v:34]
	Parameter ARP_CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ARP_REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter ARP_REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter ARP_REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_arb_mux' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_arb_mux' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_eth_rx' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_eth_rx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_eth_rx.v:311]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_eth_rx.v:279]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_rx' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_eth_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_eth_tx' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_eth_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_eth_tx.v:237]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_eth_tx.v:209]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_tx' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_eth_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip.v:274]
INFO: [Synth 8-6155] done synthesizing module 'ip' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp.v:34]
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arp_eth_rx' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_rx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_rx' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp_eth_tx' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_tx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_tx' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_tx.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp_cache' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_cache.v:34]
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized0' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arp_cache' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_cache.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arp' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp.v:34]
WARNING: [Synth 8-7071] port 's_eth_payload_axis_tkeep' of module 'arp' is unconnected for instance 'arp_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_complete.v:401]
WARNING: [Synth 8-7071] port 'm_eth_payload_axis_tkeep' of module 'arp' is unconnected for instance 'arp_inst' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_complete.v:401]
WARNING: [Synth 8-7023] instance 'arp_inst' of module 'arp' has 36 connections declared, but only 34 given [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_complete.v:401]
INFO: [Synth 8-6155] done synthesizing module 'ip_complete' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_complete.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp.v:34]
	Parameter CHECKSUM_GEN_ENABLE bound to: 1 - type: integer 
	Parameter CHECKSUM_PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter CHECKSUM_HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_checksum_gen' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_checksum_gen.v:34]
	Parameter PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:34]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:34]
WARNING: [Synth 8-7071] port 'pause_req' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_checksum_gen.v:214]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_checksum_gen.v:214]
WARNING: [Synth 8-7071] port 'status_depth' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_checksum_gen.v:214]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_checksum_gen.v:214]
WARNING: [Synth 8-7023] instance 'payload_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_checksum_gen.v:214]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_checksum_gen.v:450]
INFO: [Synth 8-6155] done synthesizing module 'udp_checksum_gen' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_checksum_gen.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_rx' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_ip_rx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_ip_rx.v:265]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_rx' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_ip_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_tx' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_ip_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_ip_tx.v:240]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_tx' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_ip_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'udp' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp.v:34]
INFO: [Synth 8-6155] done synthesizing module 'udp_complete' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_complete.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized0' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:34]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized0' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:34]
WARNING: [Synth 8-7071] port 'pause_req' of module 'axis_fifo' is unconnected for instance 'udp_payload_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga_core.v:517]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'axis_fifo' is unconnected for instance 'udp_payload_fifo' [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga_core.v:517]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'udp_payload_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga_core.v:517]
INFO: [Synth 8-6155] done synthesizing module 'fpga_core' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga_core.v:34]
INFO: [Synth 8-6155] done synthesizing module 'fpga' (0#1) [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/rtl/fpga.v:10]
WARNING: [Synth 8-6014] Unused sequential element ptp_ts_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/axis_gmii_rx.v:259]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/axis_gmii_tx.v:413]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_tag_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/axis_gmii_tx.v:414]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_valid_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/axis_gmii_tx.v:415]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:423]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:436]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:670]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:423]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:436]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:670]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tdata_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_rx.v:290]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tkeep_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_rx.v:291]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tuser_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_rx.v:292]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tlast_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_rx.v:296]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_rx.v:379]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_rx.v:384]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tdata_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_tx.v:297]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tkeep_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_tx.v:298]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tuser_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_tx.v:299]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tlast_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_tx.v:303]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tkeep_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_tx.v:383]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tkeep_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_axis_tx.v:388]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tkeep_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_arb_mux.v:374]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tid_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_arb_mux.v:376]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tdest_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_arb_mux.v:377]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tkeep_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_arb_mux.v:381]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tid_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_arb_mux.v:383]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tdest_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/ip_arb_mux.v:384]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_arb_mux.v:283]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tid_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_arb_mux.v:285]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tdest_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_arb_mux.v:286]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_arb_mux.v:290]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tid_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_arb_mux.v:292]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tdest_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/eth_arb_mux.v:293]
WARNING: [Synth 8-6014] Unused sequential element busy_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_rx.v:176]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_tx.v:342]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_tx.v:347]
WARNING: [Synth 8-6014] Unused sequential element busy_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/arp_eth_tx.v:165]
WARNING: [Synth 8-6014] Unused sequential element s_frame_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:267]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:311]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:358]
WARNING: [Synth 8-6014] Unused sequential element bad_frame_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:256]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:257]
WARNING: [Synth 8-6014] Unused sequential element s_udp_payload_axis_tready_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/rtl/udp_checksum_gen.v:521]
WARNING: [Synth 8-6014] Unused sequential element s_frame_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:267]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:311]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:358]
WARNING: [Synth 8-6014] Unused sequential element bad_frame_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:256]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/sources_1/imports/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:257]
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pause_req in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pause_req in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[15] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[14] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[13] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[12] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[11] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[10] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[9] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[8] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[7] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[6] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[5] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[4] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[3] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[2] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[1] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[0] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[15] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[14] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[13] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[12] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[11] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[10] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[9] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[8] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[7] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[6] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[5] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[4] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[3] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[2] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[1] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[0] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tkeep[0] in module arp_eth_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[31] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[30] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[29] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[28] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[27] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[26] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[25] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[24] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[23] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[22] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[21] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[20] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[19] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[18] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[17] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[16] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[15] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[14] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[13] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[12] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[11] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[10] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[9] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[8] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[7] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[6] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[5] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[4] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[3] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[2] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[1] in module ip is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2387.855 ; gain = 682.418 ; free physical = 52708 ; free virtual = 56699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2399.730 ; gain = 694.293 ; free physical = 52701 ; free virtual = 56692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2399.730 ; gain = 694.293 ; free physical = 52701 ; free virtual = 56692
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2402.699 ; gain = 0.000 ; free physical = 52737 ; free virtual = 56728
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.gen/sources_1/ip/clk_div/clk_div/clk_div_in_context.xdc] for cell 'clk_mmcm'
Finished Parsing XDC File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.gen/sources_1/ip/clk_div/clk_div/clk_div_in_context.xdc] for cell 'clk_mmcm'
Parsing XDC File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/fpga.xdc]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/fpga.xdc:18]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/fpga.xdc:50]
Finished Parsing XDC File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/eth.xdc]
Finished Parsing XDC File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/eth.xdc]
Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl]
Inserting timing constraints for rgmii_phy_if instance core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst
Finished Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl]
Inserting timing constraints for eth_mac_1g_rgmii instance core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst
Finished Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Inserting timing constraints for ethernet MAC with FIFO instance core_inst/eth_mac_inst
Finished Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/rx_fifo/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sync_reset_inst
Finished Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2536.512 ; gain = 0.000 ; free physical = 52698 ; free virtual = 56693
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2536.512 ; gain = 0.000 ; free physical = 52698 ; free virtual = 56693
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2536.512 ; gain = 831.074 ; free physical = 52654 ; free virtual = 56655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2536.512 ; gain = 831.074 ; free physical = 52654 ; free virtual = 56655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_n. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.gen/sources_1/ip/clk_div/clk_div/clk_div_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_n. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.gen/sources_1/ip/clk_div/clk_div/clk_div_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for clk_p. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.gen/sources_1/ip/clk_div/clk_div/clk_div_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_p. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.gen/sources_1/ip/clk_div/clk_div/clk_div_in_context.xdc, line 8).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/\oddr[0].oddr_inst . (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/tx_mii_select_sync_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/tx_mii_select_sync_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_1_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_1_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_2_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_2_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_3_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_3_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_4_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_4_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/\tx_sync_reg_1_reg[0] . (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/\tx_sync_reg_2_reg[0] . (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/\tx_sync_reg_3_reg[0] . (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/\tx_sync_reg_4_reg[0] . (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync3_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/overflow_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/overflow_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/overflow_sync3_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/good_frame_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/good_frame_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/good_frame_sync3_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/overflow_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/overflow_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/overflow_sync3_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/good_frame_sync1_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/good_frame_sync2_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/good_frame_sync3_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_inst/sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_inst/sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_inst/sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_inst/sync_reg_reg. (constraint file  /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property KEEP_HIERARCHY = SOFT for clk_mmcm. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 2536.512 ; gain = 831.074 ; free physical = 52623 ; free virtual = 56623
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                              000
           STATE_PAYLOAD |                              010 |                              001
         STATE_WAIT_LAST |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'axis_gmii_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
          STATE_PREAMBLE |                              001 |                              001
           STATE_PAYLOAD |                              010 |                              010
              STATE_LAST |                              011 |                              011
               STATE_PAD |                              100 |                              100
               STATE_FCS |                              101 |                              101
               STATE_IFG |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_gmii_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
       STATE_READ_HEADER |                              001 |                              001
         STATE_WAIT_LAST |                              010 |                              100
      STATE_READ_PAYLOAD |                              011 |                              010
 STATE_READ_PAYLOAD_LAST |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip_eth_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0001 |                              000
      STATE_WRITE_HEADER |                             0010 |                              001
     STATE_WRITE_PAYLOAD |                             0100 |                              010
STATE_WRITE_PAYLOAD_LAST |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ip_eth_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
         STATE_ARP_QUERY |                               01 |                               01
       STATE_WAIT_PACKET |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip'
WARNING: [Synth 8-6430] The Block RAM "arp_cache:/ip_addr_mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
       STATE_READ_HEADER |                               01 |                              001
      STATE_READ_PAYLOAD |                               10 |                              010
 STATE_READ_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
      STATE_WRITE_HEADER |                               01 |                              001
     STATE_WRITE_PAYLOAD |                               10 |                              010
STATE_WRITE_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2536.512 ; gain = 831.074 ; free physical = 52679 ; free virtual = 56681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   36 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 12    
	   2 Input   16 Bit       Adders := 13    
	   3 Input   14 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 4     
	   3 Input   13 Bit       Adders := 8     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     14 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 10    
	   2 Input     12 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 167   
	   3 Input      1 Bit         XORs := 44    
	   4 Input      1 Bit         XORs := 20    
	   5 Input      1 Bit         XORs := 20    
	   6 Input      1 Bit         XORs := 20    
	   8 Input      1 Bit         XORs := 14    
	   7 Input      1 Bit         XORs := 12    
	   9 Input      1 Bit         XORs := 10    
	  10 Input      1 Bit         XORs := 6     
	  12 Input      1 Bit         XORs := 6     
	  14 Input      1 Bit         XORs := 4     
	  17 Input      1 Bit         XORs := 8     
	  13 Input      1 Bit         XORs := 4     
	  16 Input      1 Bit         XORs := 12    
	  20 Input      1 Bit         XORs := 8     
	  21 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 10    
	  19 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 4     
	  24 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 4     
	  23 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 4     
+---XORs : 
	               13 Bit    Wide XORs := 48    
+---Registers : 
	               48 Bit    Registers := 32    
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 22    
	               16 Bit    Registers := 52    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 36    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 44    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 256   
+---RAMs : 
	              80K Bit	(8192 X 10 bit)          RAMs := 1     
	              40K Bit	(4096 X 10 bit)          RAMs := 2     
	              24K Bit	(512 X 48 bit)          RAMs := 1     
	              20K Bit	(2048 X 10 bit)          RAMs := 1     
	              16K Bit	(512 X 32 bit)          RAMs := 1     
	              512 Bit	(512 X 1 bit)          RAMs := 1     
	              384 Bit	(8 X 48 bit)          RAMs := 2     
	              256 Bit	(8 X 32 bit)          RAMs := 2     
	              128 Bit	(8 X 16 bit)          RAMs := 7     
	              104 Bit	(8 X 13 bit)          RAMs := 1     
	               64 Bit	(8 X 8 bit)          RAMs := 1     
	               48 Bit	(8 X 6 bit)          RAMs := 1     
	               32 Bit	(8 X 4 bit)          RAMs := 2     
	               24 Bit	(8 X 3 bit)          RAMs := 1     
	               16 Bit	(8 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 21    
	   6 Input   36 Bit        Muxes := 1     
	   3 Input   36 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 14    
	   7 Input   32 Bit        Muxes := 1     
	   5 Input   28 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 14    
	   5 Input   16 Bit        Muxes := 2     
	  21 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 3     
	   7 Input   16 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 25    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 76    
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 4     
	   7 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   7 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 18    
	   4 Input    4 Bit        Muxes := 1     
	  21 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 14    
	   7 Input    3 Bit        Muxes := 3     
	  21 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	  38 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 46    
	   4 Input    2 Bit        Muxes := 6     
	  22 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 389   
	   3 Input    1 Bit        Muxes := 16    
	   7 Input    1 Bit        Muxes := 22    
	  21 Input    1 Bit        Muxes := 25    
	   5 Input    1 Bit        Muxes := 34    
	   4 Input    1 Bit        Muxes := 43    
	   8 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst/ip_addr_mem_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2536.512 ; gain = 831.074 ; free physical = 52634 ; free virtual = 56648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------------------------------+---------------+----------------+
|Module Name | RTL Object                          | Depth x Width | Implemented As | 
+------------+-------------------------------------+---------------+----------------+
|ip_complete | ip_inst/ip_eth_tx_inst/hdr_sum_next | 32x1          | LUT            | 
+------------+-------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                              | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fpga                                                                     | core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|fpga                                                                     | core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | ip_addr_mem_reg                                  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | mac_addr_mem_reg                                 | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/payload_fifo/mem_reg       | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fpga                                                                     | core_inst/udp_payload_fifo/mem_reg               | 8 K x 10(READ_FIRST)   | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
+-------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                              | RTL Object                                    | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | valid_mem_reg                                 | Implied   | 512 x 1              | RAM128X1D x 4  | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M x 3     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M x 2     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M x 6     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M x 6     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M x 3     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M x 3     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M x 3     | 
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl. [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl. [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2536.512 ; gain = 831.074 ; free physical = 52628 ; free virtual = 56642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 2536.512 ; gain = 831.074 ; free physical = 52603 ; free virtual = 56617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                              | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fpga                                                                     | core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|fpga                                                                     | core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | ip_addr_mem_reg                                  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | mac_addr_mem_reg                                 | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/payload_fifo/mem_reg       | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fpga                                                                     | core_inst/udp_payload_fifo/mem_reg               | 8 K x 10(READ_FIRST)   | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
+-------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                              | RTL Object                                    | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | valid_mem_reg                                 | Implied   | 512 x 1              | RAM128X1D x 4  | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M x 3     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M x 2     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M x 6     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M x 6     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M x 3     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M x 3     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M x 3     | 
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 2536.512 ; gain = 831.074 ; free physical = 52618 ; free virtual = 56632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 2536.512 ; gain = 831.074 ; free physical = 52628 ; free virtual = 56642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 2536.512 ; gain = 831.074 ; free physical = 52628 ; free virtual = 56642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 2536.512 ; gain = 831.074 ; free physical = 52628 ; free virtual = 56642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 2536.512 ; gain = 831.074 ; free physical = 52628 ; free virtual = 56642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 2536.512 ; gain = 831.074 ; free physical = 52628 ; free virtual = 56642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 2536.512 ; gain = 831.074 ; free physical = 52628 ; free virtual = 56642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_div       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |clk_div    |     1|
|2     |BUFIO      |     1|
|3     |BUFR       |     1|
|4     |CARRY4     |   200|
|5     |IDDR       |     5|
|6     |IDELAYCTRL |     1|
|7     |IDELAYE2   |     5|
|8     |LUT1       |   172|
|9     |LUT2       |   265|
|10    |LUT3       |   403|
|11    |LUT4       |   241|
|12    |LUT5       |   351|
|13    |LUT6       |   648|
|14    |MUXF7      |     9|
|15    |ODDR       |     6|
|16    |RAM128X1D  |     4|
|17    |RAM32M     |    19|
|18    |RAMB18E1   |     4|
|22    |RAMB36E1   |     6|
|27    |FDPE       |    14|
|28    |FDRE       |  2581|
|29    |FDSE       |   166|
|30    |IBUF       |     7|
|31    |OBUF       |     7|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 2536.512 ; gain = 831.074 ; free physical = 52628 ; free virtual = 56642
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 110 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 2536.512 ; gain = 694.293 ; free physical = 52628 ; free virtual = 56642
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2536.512 ; gain = 831.074 ; free physical = 52628 ; free virtual = 56642
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2536.512 ; gain = 0.000 ; free physical = 52922 ; free virtual = 56936
INFO: [Netlist 29-17] Analyzing 259 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.512 ; gain = 0.000 ; free physical = 52908 ; free virtual = 56923
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 19 instances

Synth Design complete | Checksum: e094c67f
INFO: [Common 17-83] Releasing license: Synthesis
153 Infos, 308 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:32 . Memory (MB): peak = 2536.512 ; gain = 1200.762 ; free physical = 52908 ; free virtual = 56922
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2098.905; main = 1770.191; forked = 376.428
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3482.598; main = 2536.516; forked = 978.098
INFO: [Common 17-1381] The checkpoint '/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.runs/synth_1/fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_synth.rpt -pb fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 09:41:35 2025...
