<stg><name>Loop_1_proc1_Pipeline_loadA</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Arows, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.cond:0 %i_2 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.cond:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond:2 %icmp_ln14 = icmp_eq  i7 %i_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond:4 %add_ln14 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:5 %br_ln14 = br i1 %icmp_ln14, void %VITIS_LOOP_16_1, void %if.end.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_16_1:51 %store_ln14 = store i7 %add_ln14, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
if.end.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_16_1:0 %i_cast = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_16_1:1 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
VITIS_LOOP_16_1:2 %Arows_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %Arows

]]></Node>
<StgValue><ssdm name="Arows_read"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="512">
<![CDATA[
VITIS_LOOP_16_1:3 %trunc_ln145 = trunc i512 %Arows_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_16_1:4 %trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="trunc_ln145_s"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_16_1:5 %trunc_ln145_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln145_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_16_1:6 %tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_16_1:7 %tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_16_1:8 %tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_16_1:9 %tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_16_1:10 %tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_16_1:11 %tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_16_1:12 %tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_16_1:13 %tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_16_1:14 %tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_16_1:15 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_16_1:16 %tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_16_1:17 %tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_16_1:18 %tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_16_1:19 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_16_1:20 %store_ln18 = store i32 %trunc_ln145, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_16_1:21 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_16_1:22 %store_ln18 = store i32 %tmp_1, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_16_1:23 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_16_1:24 %store_ln18 = store i32 %tmp_2, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_16_1:25 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_16_1:26 %store_ln18 = store i32 %tmp_3, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_16_1:27 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_16_1:28 %store_ln18 = store i32 %tmp_4, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_16_1:29 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_16_1:30 %store_ln18 = store i32 %tmp_5, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_16_1:31 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_16_1:32 %store_ln18 = store i32 %tmp_6, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_16_1:33 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_16_1:34 %store_ln18 = store i32 %tmp_7, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_16_1:35 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_16_1:36 %store_ln18 = store i32 %tmp_8, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_16_1:37 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_16_1:38 %store_ln18 = store i32 %tmp_9, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_16_1:39 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_16_1:40 %store_ln18 = store i32 %tmp_s, i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_16_1:41 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_16_1:42 %store_ln18 = store i32 %tmp_10, i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_16_1:43 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_16_1:44 %store_ln18 = store i32 %tmp_11, i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_16_1:45 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_16_1:46 %store_ln18 = store i32 %tmp_12, i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_16_1:47 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_16_1:48 %store_ln18 = store i32 %trunc_ln145_s, i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_16_1:49 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_16_1:50 %store_ln18 = store i32 %trunc_ln145_1, i6 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_16_1:52 %br_ln14 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
