Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon May  2 19:26:34 2022
| Host         : ionut-GF63-Thin-10SCXR running 64-bit Zorin OS 16
| Command      : report_control_sets -verbose -file fsm_control_sets_placed.rpt
| Design       : fsm
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      8 |            4 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |            6 |
| No           | No                    | Yes                    |              92 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              96 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+------------------------+--------------------------+------------------+----------------+
|              Clock Signal             |      Enable Signal     |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------------------------+------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG                        |                        |                          |                2 |              4 |
|  u_ssd/clk1kHz                        |                        |                          |                1 |              4 |
|  clk_IBUF_BUFG                        | diceValues[0]          | diceValues[0][3]_i_2_n_0 |                1 |              8 |
|  clk_IBUF_BUFG                        | diceValues[1]          | diceValues[1][3]_i_2_n_0 |                1 |              8 |
|  clk_IBUF_BUFG                        | diceValues[2]          | diceValues[2][3]_i_2_n_0 |                1 |              8 |
|  clk_IBUF_BUFG                        | diceValues[3]          | diceValues[3][3]_i_3_n_0 |                1 |              8 |
|  FSM_onehot_current_state_reg_n_0_[2] |                        |                          |                4 |             32 |
|  clk_IBUF_BUFG                        | currentDice[0]_i_1_n_0 | rst_IBUF                 |                8 |             64 |
|  clk_IBUF_BUFG                        |                        | rst_IBUF                 |               11 |             92 |
+---------------------------------------+------------------------+--------------------------+------------------+----------------+


