

================================================================
== Vitis HLS Report for 'hls_atoi_w_len'
================================================================
* Date:           Sat Nov 16 22:45:36 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        gps-parser
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  10.894 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1_fu_36  |hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     71|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      43|    239|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     20|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      47|    330|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |grp_hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1_fu_36  |hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1  |        0|   0|  43|  239|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |Total                                             |                                        |        0|   0|  43|  239|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |sub_ln16_fu_54_p2  |         -|   0|  0|  39|           1|          32|
    |ap_return          |    select|   0|  0|  32|           1|          32|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  71|           2|          64|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                             | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                      |  3|   0|    3|          0|
    |grp_hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1_fu_36_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                          |  4|   0|    4|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  hls_atoi_w_len|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  hls_atoi_w_len|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  hls_atoi_w_len|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  hls_atoi_w_len|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  hls_atoi_w_len|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  hls_atoi_w_len|  return value|
|ap_return            |  out|   32|  ap_ctrl_hs|  hls_atoi_w_len|  return value|
|s                    |   in|    7|     ap_none|               s|        scalar|
|n                    |   in|    3|     ap_none|               n|        scalar|
|stored_msg_address0  |  out|    7|   ap_memory|      stored_msg|         array|
|stored_msg_ce0       |  out|    1|   ap_memory|      stored_msg|         array|
|stored_msg_q0        |   in|    8|   ap_memory|      stored_msg|         array|
+---------------------+-----+-----+------------+----------------+--------------+

