#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Tue Apr  3 09:11:33 2018
# Process ID: 1264
# Current directory: D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1428 D:\Tamara\Dokumente\study\4th Semester\spro4-em\vivado\sine_generator\sine_generator.xpr
# Log file: D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/vivado.log
# Journal file: D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.xpr}
update_compile_order -fileset sources_1
close [ open {D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/dip_sw_8.vhd} w ]
add_files {{D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/dip_sw_8.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/dip_sw_8_test.vhd} w ]
add_files -fileset sim_1 {{D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/dip_sw_8_test.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top dip_sw_8 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top dip_sw_8_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-implementation -type timing
source dip_sw_8_test.tcl
close_sim
launch_simulation -mode post-implementation -type timing
source dip_sw_8_test.tcl
close [ open {D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/frequency_select.vhd} w ]
add_files {{D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/frequency_select.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/frequency_select_test.vhd} w ]
add_files -fileset sim_1 {{D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/frequency_select_test.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top frequency_select_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top frequency_select [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
launch_simulation -mode post-implementation -type timing
source frequency_select_test.tcl
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 2 ms
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
close_sim
launch_simulation -mode post-implementation -type timing
source frequency_select_test.tcl
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
close [ open {D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/sine_wave_gen.vhd} w ]
add_files {{D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/sine_wave_gen.vhd}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sine_wave_gen [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/sine_wave_gen_test.vhd} w ]
add_files -fileset sim_1 {{D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/sine_wave_gen_test.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sine_wave_gen_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
launch_simulation -mode post-implementation -type timing
source sine_wave_gen_test.tcl
run 10 ms
run 10 ms
restart
run 10 ms
close_sim
current_sim simulation_4
close_sim
close_sim
