[2025-09-17 10:38:36] START suite=qualcomm_srv trace=srv770_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv770_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2634415 heartbeat IPC: 3.796 cumulative IPC: 3.796 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5052171 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5052171 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5052172 heartbeat IPC: 4.136 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13311098 heartbeat IPC: 1.211 cumulative IPC: 1.211 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 21517432 heartbeat IPC: 1.219 cumulative IPC: 1.215 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 30019260 heartbeat IPC: 1.176 cumulative IPC: 1.202 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 38483138 heartbeat IPC: 1.181 cumulative IPC: 1.196 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 46757406 heartbeat IPC: 1.209 cumulative IPC: 1.199 (Simulation time: 00 hr 07 min 02 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 55054068 heartbeat IPC: 1.205 cumulative IPC: 1.2 (Simulation time: 00 hr 08 min 11 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 63275710 heartbeat IPC: 1.216 cumulative IPC: 1.202 (Simulation time: 00 hr 09 min 17 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 71761589 heartbeat IPC: 1.178 cumulative IPC: 1.199 (Simulation time: 00 hr 10 min 24 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv770_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000024 cycles: 80091645 heartbeat IPC: 1.2 cumulative IPC: 1.199 (Simulation time: 00 hr 11 min 28 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 83248663 cumulative IPC: 1.201 (Simulation time: 00 hr 12 min 34 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 83248663 cumulative IPC: 1.201 (Simulation time: 00 hr 12 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv770_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.201 instructions: 100000002 cycles: 83248663
CPU 0 Branch Prediction Accuracy: 91.67% MPKI: 14.7 Average ROB Occupancy at Mispredict: 28.22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2707
BRANCH_INDIRECT: 0.4156
BRANCH_CONDITIONAL: 12.39
BRANCH_DIRECT_CALL: 0.6801
BRANCH_INDIRECT_CALL: 0.5055
BRANCH_RETURN: 0.4374


====Backend Stall Breakdown====
ROB_STALL: 181602
LQ_STALL: 0
SQ_STALL: 546338


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 77.44762
REPLAY_LOAD: 80.624115
NON_REPLAY_LOAD: 19.297857

== Total ==
ADDR_TRANS: 8132
REPLAY_LOAD: 11368
NON_REPLAY_LOAD: 162102

== Counts ==
ADDR_TRANS: 105
REPLAY_LOAD: 141
NON_REPLAY_LOAD: 8400

cpu0->cpu0_STLB TOTAL        ACCESS:    1751937 HIT:    1747079 MISS:       4858 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1751937 HIT:    1747079 MISS:       4858 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 206.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7606139 HIT:    6769225 MISS:     836914 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6171494 HIT:    5479225 MISS:     692269 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     529321 HIT:     401954 MISS:     127367 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     896139 HIT:     887084 MISS:       9055 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9185 HIT:        962 MISS:       8223 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.65 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14419450 HIT:    8089317 MISS:    6330133 MSHR_MERGE:    1532814
cpu0->cpu0_L1I LOAD         ACCESS:   14419450 HIT:    8089317 MISS:    6330133 MSHR_MERGE:    1532814
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.19 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29846538 HIT:   26579724 MISS:    3266814 MSHR_MERGE:    1354106
cpu0->cpu0_L1D LOAD         ACCESS:   16831637 HIT:   15119187 MISS:    1712450 MSHR_MERGE:     338268
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13004753 HIT:   11459590 MISS:    1545163 MSHR_MERGE:    1015822
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10148 HIT:        947 MISS:       9201 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.19 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12065166 HIT:   10354210 MISS:    1710956 MSHR_MERGE:     860477
cpu0->cpu0_ITLB LOAD         ACCESS:   12065166 HIT:   10354210 MISS:    1710956 MSHR_MERGE:     860477
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.108 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28214722 HIT:   27011193 MISS:    1203529 MSHR_MERGE:     302071
cpu0->cpu0_DTLB LOAD         ACCESS:   28214722 HIT:   27011193 MISS:    1203529 MSHR_MERGE:     302071
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.021 cycles
cpu0->LLC TOTAL        ACCESS:    1018838 HIT:     949926 MISS:      68912 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     692269 HIT:     665932 MISS:      26337 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     127366 HIT:      89260 MISS:      38106 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     190980 HIT:     190682 MISS:        298 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8223 HIT:       4052 MISS:       4171 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 123.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3314
  ROW_BUFFER_MISS:      65300
  AVG DBUS CONGESTED CYCLE: 3.643
Channel 0 WQ ROW_BUFFER_HIT:       1815
  ROW_BUFFER_MISS:      34776
  FULL:          0
Channel 0 REFRESHES ISSUED:       6937

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       537551       404961        75631         5099
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          133          370          237
  STLB miss resolved @ L2C                0          107          178          566          178
  STLB miss resolved @ LLC                0          227          360         2147          943
  STLB miss resolved @ MEM                0            1          257         1978         2278

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             158798        54719      1142176       101545          543
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           71          154           30
  STLB miss resolved @ L2C                0           92           78           99            8
  STLB miss resolved @ LLC                0           41          168          514           81
  STLB miss resolved @ MEM                0            0           85          257          132
[2025-09-17 10:51:10] END   suite=qualcomm_srv trace=srv770_ap (rc=0)
