# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../MyHDL/hdl/counter.v" \

sv xil_defaultlib  \
"../../../../MyHDL/testbenches/tb_counter.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
