https://github.com/Squall-DA/DVI-VHDL-Project
https://github.com/panda73111/pandaLight-HDL
https://github.com/emard/fpga_snake_game
https://www.doulos.com/knowhow/vhdl_designers_guide/components_and_port_maps/
http://www.ics.uci.edu/~jmoorkan/vhdlref/compinst.html
http://web.engr.oregonstate.edu/~traylor/ece474/vhdl_lectures/component_instantiaton.pdf
https://forums.xilinx.com/t5/Synthesis/VHDL-syntax-for-component-instantiation-port-map-expressions/td-p/554956
http://vhdlguru.blogspot.it/2010/03/generics-in-vhdl-construction-of.html