# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# do {tb_ram.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:50:24 on Mar 05,2018
# vcom -reportprogress 300 -explicit -93 ipcore_dir/ram_2mib.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ram_2mib
# -- Compiling architecture ram_2mib_a of ram_2mib
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity BLK_MEM_GEN_V7_3
# End time: 10:50:24 on Mar 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "common".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:50:25 on Mar 05,2018
# vcom -reportprogress 300 -explicit -93 -work common common/constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package constants
# -- Compiling package body constants
# -- Loading package constants
# End time: 10:50:25 on Mar 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:50:25 on Mar 05,2018
# vcom -reportprogress 300 -explicit -93 modules/ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constants
# -- Loading package VCOMPONENTS
# -- Compiling entity ram
# -- Compiling architecture rtl of ram
# End time: 10:50:25 on Mar 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:50:25 on Mar 05,2018
# vcom -reportprogress 300 -explicit -93 tb/tb_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constants
# -- Compiling entity tb_ram
# -- Compiling architecture behavior of tb_ram
# End time: 10:50:25 on Mar 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui -do "do {tb_ram.fdo}" 
# Start time: 10:50:25 on Mar 05,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading common.constants(body)
# Loading work.tb_ram(behavior)
# Loading unisim.vcomponents
# Loading work.ram(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ram_2mib(ram_2mib_a)
# Loading xilinxcorelib.blk_mem_gen_v7_3(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading xilinxcorelib.blk_mem_gen_v7_3_mem_module(mem_module_behavioral)
# ** Note:  Block Memory Generator data initialization complete.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ram/uut/i_ram_2mib/U0/native_mem_module/mem_module
# Loading xilinxcorelib.blk_mem_gen_v7_3_output_stage(output_stage_behavioral)
# Loading xilinxcorelib.blk_mem_gen_v7_3_softecc_output_reg_stage(softecc_output_reg_stage_behavioral)
# ** Warning: Design size of 15282 statements or 8 leaf instances exceeds ModelSim PE Student Edition recommended capacity.
# Expect performance to be quite adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior.
#    Time: 265 ns  Iteration: 1  Instance: /tb_ram/uut/i_ram_2mib/U0/native_mem_module/mem_module
add wave -position end  sim:/tb_ram/uut/I
restart
# ** Note:  Block Memory Generator data initialization complete.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ram/uut/i_ram_2mib/U0/native_mem_module/mem_module
run
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior.
#    Time: 265 ns  Iteration: 1  Instance: /tb_ram/uut/i_ram_2mib/U0/native_mem_module/mem_module
# End time: 11:03:08 on Mar 05,2018, Elapsed time: 0:12:43
# Errors: 0, Warnings: 1
