

================================================================
== Vitis HLS Report for 'array_copy_Pipeline_VITIS_LOOP_35_1'
================================================================
* Date:           Sun Feb 18 18:05:49 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_array_copy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.547 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.540 us|  0.540 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_1  |       25|       25|        11|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.54>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvars_iv11 = alloca i32 1"   --->   Operation 14 'alloca' 'indvars_iv11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 15 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv11"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvars_iv11_load = load i5 %indvars_iv11"   --->   Operation 18 'load' 'indvars_iv11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.87ns)   --->   "%exitcond133 = icmp_eq  i5 %indvars_iv11_load, i5 16"   --->   Operation 20 'icmp' 'exitcond133' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.09ns)   --->   "%indvars_iv_next12 = add i5 %indvars_iv11_load, i5 1"   --->   Operation 22 'add' 'indvars_iv_next12' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond133, void %for.inc.split, void %for.inc14.preheader.exitStub"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_18 = trunc i5 %indvars_iv11_load"   --->   Operation 24 'trunc' 'empty_18' <Predicate = (!exitcond133)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvars_iv11_cast_cast = zext i4 %empty_18"   --->   Operation 25 'zext' 'indvars_iv11_cast_cast' <Predicate = (!exitcond133)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (9.54ns)   --->   "%conv = sitofp i32 %indvars_iv11_cast_cast"   --->   Operation 26 'sitofp' 'conv' <Predicate = (!exitcond133)> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next12, i5 %indvars_iv11"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond133)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 9.54>
ST_2 : Operation 28 [1/2] (9.54ns)   --->   "%conv = sitofp i32 %indvars_iv11_cast_cast"   --->   Operation 28 'sitofp' 'conv' <Predicate = true> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.7>
ST_3 : Operation 29 [6/6] (12.7ns)   --->   "%div = fdiv i32 %conv, i32 %alpha_read"   --->   Operation 29 'fdiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 12.7>
ST_4 : Operation 30 [5/6] (12.7ns)   --->   "%div = fdiv i32 %conv, i32 %alpha_read"   --->   Operation 30 'fdiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 12.7>
ST_5 : Operation 31 [4/6] (12.7ns)   --->   "%div = fdiv i32 %conv, i32 %alpha_read"   --->   Operation 31 'fdiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 12.7>
ST_6 : Operation 32 [3/6] (12.7ns)   --->   "%div = fdiv i32 %conv, i32 %alpha_read"   --->   Operation 32 'fdiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 12.7>
ST_7 : Operation 33 [2/6] (12.7ns)   --->   "%div = fdiv i32 %conv, i32 %alpha_read"   --->   Operation 33 'fdiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.7>
ST_8 : Operation 34 [1/6] (12.7ns)   --->   "%div = fdiv i32 %conv, i32 %alpha_read"   --->   Operation 34 'fdiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.46>
ST_9 : Operation 35 [2/2] (8.46ns)   --->   "%tmp = fmul i32 %div, i32 5.36871e+08"   --->   Operation 35 'fmul' 'tmp' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 14.5>
ST_10 : Operation 36 [1/2] (8.46ns)   --->   "%tmp = fmul i32 %div, i32 5.36871e+08"   --->   Operation 36 'fmul' 'tmp' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 37 [2/2] (6.08ns)   --->   "%empty_19 = fptoui i32 %tmp"   --->   Operation 37 'fptoui' 'empty_19' <Predicate = true> <Delay = 6.08> <CoreInst = "Float2Int">   --->   Core 63 'Float2Int' <Latency = 1> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fptosi' 'fptoui'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (exitcond133)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.23>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%indvars_iv11_cast2 = zext i5 %indvars_iv11_load"   --->   Operation 38 'zext' 'indvars_iv11_cast2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 40 [1/2] (6.08ns)   --->   "%empty_19 = fptoui i32 %tmp"   --->   Operation 40 'fptoui' 'empty_19' <Predicate = true> <Delay = 6.08> <CoreInst = "Float2Int">   --->   Core 63 'Float2Int' <Latency = 1> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fptosi' 'fptoui'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%vla_u3_29fixp1_addr = getelementptr i32 %vla_u3_29fixp1, i64 0, i64 %indvars_iv11_cast2"   --->   Operation 41 'getelementptr' 'vla_u3_29fixp1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (1.14ns)   --->   "%store_ln0 = store i32 %empty_19, i4 %vla_u3_29fixp1_addr"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 9.55ns
The critical path consists of the following:
	'alloca' operation ('indvars_iv11') [3]  (0 ns)
	'load' operation ('indvars_iv11_load') on local variable 'indvars_iv11' [8]  (0 ns)
	'sitofp' operation ('conv') [19]  (9.55 ns)

 <State 2>: 9.55ns
The critical path consists of the following:
	'sitofp' operation ('conv') [19]  (9.55 ns)

 <State 3>: 12.8ns
The critical path consists of the following:
	'fdiv' operation ('div') [20]  (12.8 ns)

 <State 4>: 12.8ns
The critical path consists of the following:
	'fdiv' operation ('div') [20]  (12.8 ns)

 <State 5>: 12.8ns
The critical path consists of the following:
	'fdiv' operation ('div') [20]  (12.8 ns)

 <State 6>: 12.8ns
The critical path consists of the following:
	'fdiv' operation ('div') [20]  (12.8 ns)

 <State 7>: 12.8ns
The critical path consists of the following:
	'fdiv' operation ('div') [20]  (12.8 ns)

 <State 8>: 12.8ns
The critical path consists of the following:
	'fdiv' operation ('div') [20]  (12.8 ns)

 <State 9>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('tmp') [21]  (8.46 ns)

 <State 10>: 14.5ns
The critical path consists of the following:
	'fmul' operation ('tmp') [21]  (8.46 ns)
	'fptoui' operation ('empty_19') [22]  (6.08 ns)

 <State 11>: 7.23ns
The critical path consists of the following:
	'fptoui' operation ('empty_19') [22]  (6.08 ns)
	'store' operation ('store_ln0') of variable 'empty_19' on array 'vla_u3_29fixp1' [24]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
