<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>A78maxi_256k.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xc9536xl.chp</devFile><mfdFile>A78maxi_256k.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 7- 7-2025" design="A78maxi_256k" device="XC9536XL" eqnType="1" pkg="VQ44" speed="-5" status="1" statusStr="Successful" swVersion="P.20131013" time=" 10:13AM" version="1.0"/><inputs id="CLK2" userloc="44"/><inputs id="A15" userloc="36"/><inputs id="RW" userloc="43"/><inputs id="A14" userloc="37"/><inputs id="D1" userloc="22"/><inputs id="D0" userloc="23"/><inputs id="D2" userloc="21"/><inputs id="D3" userloc="20"/><pin id="FB1_MC1_PIN40" pinnum="40" signal="RAM_WE" use="O"/><pin id="FB1_MC2_PIN41" pinnum="41" signal="BA17" use="O"/><pin id="FB1_MC3_PIN43" pinnum="43" signal="RW" use="I"/><pin id="FB1_MC4_PIN42" pinnum="42" signal="BA14" use="O"/><pin id="FB1_MC5_PIN44" pinnum="44" signal="CLK2" use="I"/><pin id="FB1_MC6_PIN2" pinnum="2"/><pin id="FB1_MC7_PIN1" pinnum="1"/><pin id="FB1_MC8_PIN3" pinnum="3"/><pin id="FB1_MC9_PIN5" pinnum="5"/><pin id="FB1_MC10_PIN6" pinnum="6"/><pin id="FB1_MC11_PIN7" pinnum="7" signal="RAM_EN" use="O"/><pin id="FB1_MC12_PIN8" pinnum="8" signal="RomCE" use="O"/><pin id="FB1_MC13_PIN12" pinnum="12"/><pin id="FB1_MC14_PIN13" pinnum="13" signal="XLXN_312" use="b_SPECSIG"/><pin id="FB1_MC15_PIN14" pinnum="14" signal="XLXN_309" use="b_SPECSIG"/><pin id="FB1_MC16_PIN16" pinnum="16" signal="XLXN_308" use="b_SPECSIG"/><pin id="FB1_MC17_PIN18" pinnum="18" signal="RomOE" use="O"/><pin id="FB2_MC1_PIN39" pinnum="39" signal="BA18" use="O"/><pin id="FB2_MC2_PIN38" pinnum="38" signal="BA16" use="O"/><pin id="FB2_MC3_PIN36" pinnum="36" signal="A15" use="I"/><pin id="FB2_MC4_PIN37" pinnum="37" signal="A14" use="I"/><pin id="FB2_MC5_PIN34" pinnum="34"/><pin id="FB2_MC6_PIN33" pinnum="33" signal="BA15" use="O"/><pin id="FB2_MC7_PIN32" pinnum="32"/><pin id="FB2_MC8_PIN31" pinnum="31"/><pin id="FB2_MC9_PIN30" pinnum="30"/><pin id="FB2_MC10_PIN29" pinnum="29"/><pin id="FB2_MC11_PIN28" pinnum="28"/><pin id="FB2_MC12_PIN27" pinnum="27"/><pin id="FB2_MC13_PIN23" pinnum="23" signal="D0" use="I"/><pin id="FB2_MC14_PIN22" pinnum="22" signal="D1" use="I"/><pin id="FB2_MC15_PIN21" pinnum="21" signal="D2" use="I"/><pin id="FB2_MC16_PIN20" pinnum="20" signal="D3" use="I"/><pin id="FB2_MC17_PIN19" pinnum="19"/><fblock id="FB1" inputUse="10" pinUse="8"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN40" sigUse="0" signal="RAM_WE"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN41" sigUse="2" signal="BA17"><pterms pt1="FB1_2_1"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN43"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN42" sigUse="2" signal="BA14"><pterms pt1="FB1_4_1"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN44"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN2"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN1"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN3"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN5"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN6"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN7" sigUse="0" signal="RAM_EN"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN8" sigUse="3" signal="RomCE"><pterms pt1="FB1_12_1" pt2="FB1_12_2"/></macrocell><macrocell id="FB1_MC13" pin="FB1_MC13_PIN12"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN13" sigUse="5" signal="XLXN_312"><pterms pt1="FB1_14_1" pt2="FB1_14_2"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN14" sigUse="5" signal="XLXN_309"><pterms pt1="FB1_15_1" pt2="FB1_15_2"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN16" sigUse="5" signal="XLXN_308"><pterms pt1="FB1_16_1" pt2="FB1_16_2"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN18" sigUse="3" signal="RomOE"><pterms pt1="FB1_17_1" pt2="FB1_17_2"/></macrocell><macrocell id="FB1_MC18" sigUse="5" signal="XLXN_272"><pterms pt1="FB1_18_1" pt2="FB1_18_2"/></macrocell><fbinput id="FB1_I1" signal="A14"/><fbinput id="FB1_I2" signal="A15"/><fbinput id="FB1_I3" signal="CLK2"/><fbinput id="FB1_I4" signal="D0"/><fbinput id="FB1_I5" signal="D1"/><fbinput id="FB1_I6" signal="D2"/><fbinput id="FB1_I7" signal="D3"/><fbinput id="FB1_I8" signal="RW"/><fbinput id="FB1_I9" signal="XLXN_308"/><fbinput id="FB1_I10" signal="XLXN_312"/><pterm id="FB1_2_1"><signal id="A14" negated="ON"/><signal id="XLXN_312" negated="ON"/></pterm><pterm id="FB1_4_1"><signal id="A14" negated="ON"/><signal id="XLXN_308" negated="ON"/></pterm><pterm id="FB1_12_1"><signal id="A15"/><signal id="RW"/></pterm><pterm id="FB1_12_2"><signal id="RW"/><signal id="A14"/></pterm><pterm id="FB1_14_1"><signal id="D3"/></pterm><pterm id="FB1_14_2"><signal id="CLK2"/><signal id="A15"/><signal id="RW" negated="ON"/><signal id="A14" negated="ON"/></pterm><pterm id="FB1_15_1"><signal id="D2"/></pterm><pterm id="FB1_15_2"><signal id="CLK2"/><signal id="A15"/><signal id="RW" negated="ON"/><signal id="A14" negated="ON"/></pterm><pterm id="FB1_16_1"><signal id="D0"/></pterm><pterm id="FB1_16_2"><signal id="CLK2"/><signal id="A15"/><signal id="RW" negated="ON"/><signal id="A14" negated="ON"/></pterm><pterm id="FB1_17_1"><signal id="A15"/><signal id="RW"/></pterm><pterm id="FB1_17_2"><signal id="RW"/><signal id="A14"/></pterm><pterm id="FB1_18_1"><signal id="D1"/></pterm><pterm id="FB1_18_2"><signal id="CLK2"/><signal id="A15"/><signal id="RW" negated="ON"/><signal id="A14" negated="ON"/></pterm><equation id="RAM_WE" userloc="40"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="BA17" negated="ON" userloc="41"><d2><eq_pterm ptindx="FB1_2_1"/></d2></equation><equation id="BA14" negated="ON" userloc="42"><d2><eq_pterm ptindx="FB1_4_1"/></d2></equation><equation id="RAM_EN" userloc="7"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="RomCE" negated="ON" userloc="8"><d2><eq_pterm ptindx="FB1_12_1"/><eq_pterm ptindx="FB1_12_2"/></d2></equation><equation id="XLXN_312" regUse="D"><d2><eq_pterm ptindx="FB1_14_1"/></d2><clk><eq_pterm ptindx="FB1_14_2"/></clk><prld ptindx="GND"/></equation><equation id="XLXN_309" regUse="D"><d2><eq_pterm ptindx="FB1_15_1"/></d2><clk><eq_pterm ptindx="FB1_15_2"/></clk><prld ptindx="GND"/></equation><equation id="XLXN_308" regUse="D"><d2><eq_pterm ptindx="FB1_16_1"/></d2><clk><eq_pterm ptindx="FB1_16_2"/></clk><prld ptindx="GND"/></equation><equation id="RomOE" negated="ON" userloc="18"><d2><eq_pterm ptindx="FB1_17_1"/><eq_pterm ptindx="FB1_17_2"/></d2></equation><equation id="XLXN_272" regUse="D"><d2><eq_pterm ptindx="FB1_18_1"/></d2><clk><eq_pterm ptindx="FB1_18_2"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="3" pinUse="9"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39" sigUse="0" signal="BA18"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN38" sigUse="2" signal="BA16"><pterms pt1="FB2_2_1"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN36"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN37"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN34"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN33" sigUse="2" signal="BA15"><pterms pt1="FB2_6_1"/></macrocell><macrocell id="FB2_MC7" pin="FB2_MC7_PIN32"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN31"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN30"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN29"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN28"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN27"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN23"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN22"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN21"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN20"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN19"/><macrocell id="FB2_MC18"/><fbinput id="FB2_I1" signal="A14"/><fbinput id="FB2_I2" signal="XLXN_272"/><fbinput id="FB2_I3" signal="XLXN_309"/><pterm id="FB2_2_1"><signal id="A14" negated="ON"/><signal id="XLXN_309" negated="ON"/></pterm><pterm id="FB2_6_1"><signal id="A14" negated="ON"/><signal id="XLXN_272" negated="ON"/></pterm><equation id="BA18" userloc="39"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="BA16" negated="ON" userloc="38"><d2><eq_pterm ptindx="FB2_2_1"/></d2></equation><equation id="BA15" negated="ON" userloc="33"><d2><eq_pterm ptindx="FB2_6_1"/></d2></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'A78maxi_256k.ise'.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9536xl-5-VQ44" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="b_SPECSIG" value="(b)"/></document>
