
---------- Begin Simulation Statistics ----------
simSeconds                                   2.129037                       # Number of seconds simulated (Second)
simTicks                                 2129036842000                       # Number of ticks simulated (Tick)
finalTick                                2129036842000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   9471.34                       # Real time elapsed on the host (Second)
hostTickRate                                224787252                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8746236                       # Number of bytes of host memory used (Byte)
simInsts                                   1583038352                       # Number of instructions simulated (Count)
simOps                                     2780453118                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   167140                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     293565                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       2129036843                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.344905                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.743547                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      4172628609                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   332468                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     3854854707                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                8977555                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined           1392507938                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined        1884383509                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               13365                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          2123326571                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.815479                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.380846                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 965300617     45.46%     45.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 333654355     15.71%     61.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                 245875913     11.58%     72.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                 147103309      6.93%     79.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  90347684      4.26%     83.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  73764014      3.47%     87.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                 101188646      4.77%     92.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  77940347      3.67%     95.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  88151686      4.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            2123326571                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                11374646     73.98%     73.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     12      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  22825      0.15%     74.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     74.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    462      0.00%     74.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    32      0.00%     74.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     74.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     74.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     74.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   86      0.00%     74.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     74.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     74.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     74.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     74.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     74.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     74.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt            893396      5.81%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     79.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 782974      5.09%     85.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                492699      3.20%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead           1530882      9.96%     98.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           277210      1.80%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     32433123      0.84%      0.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    2687739585     69.72%     70.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       828237      0.02%     70.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         47505      0.00%     70.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd    294377546      7.64%     78.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1484      0.00%     78.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7518      0.00%     78.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      1007407      0.03%     78.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            6      0.00%     78.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        64257      0.00%     78.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      8899657      0.23%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         4226      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd          301      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt    210592469      5.46%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       100276      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            8      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    120789371      3.13%     87.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     56628648      1.47%     88.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead    322855095      8.38%     96.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite    118477988      3.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     3854854707                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.810610                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            15375224                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.003989                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               7923344637                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              3913973541                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      2794787455                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                1934044127                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites               1651581579                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        864337384                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  2870600146                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    967196662                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                 156954772                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                          207069                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         5710272                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      497478163                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     203459402                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads    102518768                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     56304665                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2244      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       4404162      0.71%      0.71% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      3817005      0.62%      1.33% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         4258      0.00%      1.33% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    568536410     92.05%     93.38% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond     39047528      6.32%     99.70% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.70% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      1828560      0.30%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      617640167                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1930      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      1227948      0.37%      0.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       644387      0.19%      0.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          657      0.00%      0.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond    307003372     92.40%     92.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond     23087050      6.95%     99.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond       274702      0.08%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total     332240046                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          571      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return         1080      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         4525      0.01%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          721      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond     33324891     99.81%     99.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         3199      0.01%     99.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond        54985      0.16%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total     33389972                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          314      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      3176213      1.11%      1.11% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      3172617      1.11%      2.22% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect         3601      0.00%      2.23% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond    261533038     91.64%     93.86% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond     15960478      5.59%     99.46% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.46% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      1553858      0.54%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    285400119                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          314      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return          974      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect         3452      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          689      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond     32956908     99.81%     99.83% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         1676      0.01%     99.84% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.84% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond        54201      0.16%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total     33018214                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget    143906556     23.30%     23.30% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB    467611720     75.71%     99.01% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      4404159      0.71%     99.72% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      1717732      0.28%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    617640167                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch     12481559     37.38%     37.38% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return     20860723     62.48%     99.86% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect         1079      0.00%     99.87% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect        44129      0.13%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total     33387490                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         568538654                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken    424847207                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect          33389972                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           9735                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted     12529111                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted      20860861                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            617640167                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates             12471754                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits               593064551                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.960210                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           11874                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         1832818                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            1717732                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           115086                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2244      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      4404162      0.71%      0.71% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      3817005      0.62%      1.33% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         4258      0.00%      1.33% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    568536410     92.05%     93.38% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond     39047528      6.32%     99.70% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.70% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      1828560      0.30%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    617640167                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          400      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      4404160     17.92%     17.92% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         5922      0.02%     17.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         4258      0.02%     17.96% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     18328611     74.58%     92.54% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         3705      0.02%     92.56% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     92.56% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      1828560      7.44%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      24575616                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         4525      0.04%      0.04% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.04% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond     12464030     99.94%     99.97% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         3199      0.03%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total     12471754                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         4525      0.04%      0.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond     12464030     99.94%     99.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         3199      0.03%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total     12471754                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2129036842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      1832818                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      1717732                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses       115086                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords        55706                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      1888524                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              5049211                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                5049206                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            1872992                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                3176213                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             3175239                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect               974                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts      1392474923                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          319103                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts          33383150                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1936664469                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.435692                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.344630                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      1119628627     57.81%     57.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       308519038     15.93%     73.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        38557149      1.99%     75.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3       174565651      9.01%     84.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        62500949      3.23%     87.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        31372391      1.62%     89.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        70710302      3.65%     93.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         6487630      0.33%     93.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8       124322732      6.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1936664469                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      211806                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               3176218                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass     20032831      0.72%      0.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1992512164     71.66%     72.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       825700      0.03%     72.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        43533      0.00%     72.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd    133375622      4.80%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1472      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6894      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      1000147      0.04%     77.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     77.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        61470      0.00%     77.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      8894242      0.32%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1859      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd          289      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt    164490210      5.92%     83.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       100273      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            8      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    115077882      4.14%     87.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     55261812      1.99%     89.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead    212896701      7.66%     97.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite     75870003      2.73%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   2780453118                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples     124322732                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts           1583038352                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             2780453118                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP     1583038352                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       2780453118                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.344905                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.743547                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          459106398                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts          603885179                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        2440460404                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        327974583                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts       131131815                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass     20032831      0.72%      0.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu   1992512164     71.66%     72.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       825700      0.03%     72.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        43533      0.00%     72.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd    133375622      4.80%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1472      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6894      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      1000147      0.04%     77.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     77.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        61470      0.00%     77.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      8894242      0.32%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1859      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd          289      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt    164490210      5.92%     83.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv       100273      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            8      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     83.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    115077882      4.14%     87.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     55261812      1.99%     89.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead    212896701      7.66%     97.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     75870003      2.73%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   2780453118                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    285400119                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    280666133                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      4733672                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    261533038                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     23866767                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      3176218                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      3176213                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                210162443                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            1215325990                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 444293214                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles             220078550                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles               33466374                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved            396638511                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  8118                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             4900400485                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 36652                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts          3697899935                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        336374539                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       419158843                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      165809508                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.736889                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads     2747113358                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites    1688662717                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads      584214360                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites     570521741                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    3601860119                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites   2185217591                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         584968351                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads   1335752278                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          828                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches          473733611                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    1997228991                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                66948762                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                          1                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 1278                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          9826                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                 198768317                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                368519                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         2123326571                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.598833                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.401190                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1205160840     56.76%     56.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 48594580      2.29%     59.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                103142167      4.86%     63.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 35052317      1.65%     65.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                118054351      5.56%     71.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 32723948      1.54%     72.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 49540006      2.33%     74.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 23408409      1.10%     76.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                507649953     23.91%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           2123326571                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts            3045816036                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.430607                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          617640167                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.290103                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     92612094                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                  33466374                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  218868510                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                172229074                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             4172961077                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               227069                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                497478163                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               203459402                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                112446                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   9548734                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                148394819                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          88231                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect       29663723                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect     14960555                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts             44624278                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               3686300894                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              3659124839                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                2536763938                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                4550775264                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.718676                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.557436                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data         435224293                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total            435224293                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data        435224293                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total           435224293                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data        96778532                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total           96778532                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data       96778532                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total          96778532                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 2266318807825                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  2266318807825                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 2266318807825                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 2266318807825                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data     532002825                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total        532002825                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data    532002825                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total       532002825                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.181914                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.181914                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.181914                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.181914                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 23417.577855                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 23417.577855                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 23417.577855                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 23417.577855                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs          56058                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets         4721                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs           9015                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets           90                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          6.218303                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets       52.455556                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks        62682654                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total             62682654                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data      24023228                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total         24023228                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data     24023228                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total        24023228                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data     72755304                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total       72755304                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data     72755304                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total      72755304                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 1498170336825                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 1498170336825                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 1498170336825                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 1498170336825                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.136757                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.136757                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.136757                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.136757                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 20591.905393                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 20591.905393                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 20591.905393                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 20591.905393                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                  72762090                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data        99099                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total        99099                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data         6804                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total         6804                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data    116787000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total    116787000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data       105903                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total       105903                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.064247                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.064247                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 17164.462081                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 17164.462081                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data         6804                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total         6804                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data    863143000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total    863143000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.064247                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.064247                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 126858.171664                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 126858.171664                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data       105903                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total       105903                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data       105903                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total       105903                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data       325393723                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total          325393723                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data      75582912                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total         75582912                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 1693144513000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 1693144513000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data    400976635                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total      400976635                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.188497                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.188497                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 22401.154814                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 22401.154814                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data     23935612                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total       23935612                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data     51647300                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total     51647300                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 947059576000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 947059576000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.128804                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.128804                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 18337.058781                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 18337.058781                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data      109830570                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total         109830570                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data     21195620                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total        21195620                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data 573174294825                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total 573174294825                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data    131026190                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total     131026190                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.161766                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.161766                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 27042.110343                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 27042.110343                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data        87616                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total         87616                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data     21108004                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total     21108004                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data 551110760825                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total 551110760825                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.161098                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.161098                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 26109.089274                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 26109.089274                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 2129036842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               15.999995                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs               508191296                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs              72762090                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  6.984287                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 166000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    15.999995                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses            1137191368                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses           1137191368                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2129036842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst         191637384                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total            191637384                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst        191637384                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total           191637384                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst         7130933                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total            7130933                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst        7130933                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total           7130933                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst  98577705000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total   98577705000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst  98577705000                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total  98577705000                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst     198768317                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total        198768317                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst    198768317                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total       198768317                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.035876                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.035876                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.035876                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.035876                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 13823.956136                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 13823.956136                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 13823.956136                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 13823.956136                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.writebacks::writebacks               4                       # number of writebacks (Count)
system.cpu.l1i.writebacks::total                    4                       # number of writebacks (Count)
system.cpu.l1i.demandMshrHits::cpu.inst         30593                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total            30593                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst        30593                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total           30593                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst      7100340                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total        7100340                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst      7100340                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total       7100340                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst  90804392000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total  90804392000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst  90804392000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total  90804392000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.035722                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.035722                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.035722                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.035722                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 12788.738567                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 12788.738567                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 12788.738567                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 12788.738567                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                   7100322                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst       191637384                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total          191637384                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst       7130933                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total          7130933                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst  98577705000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total  98577705000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst    198768317                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total      198768317                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.035876                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.035876                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 13823.956136                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 13823.956136                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst        30593                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total          30593                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst      7100340                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total      7100340                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst  90804392000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total  90804392000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.035722                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.035722                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 12788.738567                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 12788.738567                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 2129036842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               15.999995                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs               198737686                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs               7100322                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 27.989954                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                  79000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    15.999995                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses             404636972                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses            404636972                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2129036842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    18047208                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads               169503577                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                44514                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               88231                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               72327586                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 2090                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   5949                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          327974583                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.721499                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            15.822936                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              266243203     81.18%     81.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19             46535406     14.19%     95.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              2375956      0.72%     96.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               712177      0.22%     96.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               774378      0.24%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               696870      0.21%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69              7190127      2.19%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79              1582338      0.48%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               359126      0.11%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               614534      0.19%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              28547      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              29459      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              46786      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             136075      0.04%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              91634      0.03%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              92804      0.03%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              76090      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              55061      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              34647      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              38195      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              38543      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              19262      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              11850      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              11915      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              11575      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              11592      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              11784      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              11323      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              20129      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              21418      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            91779      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              591                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            327974583                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               419135695                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               165810135                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    218810                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                   5793292                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2129036842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               198769810                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                     10765                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2129036842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2129036842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles               33466374                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                286720112                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               528243958                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          18372                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 553079846                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             721797909                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             4658408156                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              23646795                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              327158354                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               11437847                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              314834156                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             249                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          7859614400                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                 15344208829                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               4344933439                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 908396943                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            5036700176                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps               2822914191                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1080                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1143                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 957401926                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       5985223459                       # The number of ROB reads (Count)
system.cpu.rob.writes                      8532713678                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts               1583038352                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 2780453118                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   654                       # Number of system calls (Count)
system.l2_bus.transDist::ReadResp            58740341                       # Transaction distribution (Count)
system.l2_bus.transDist::WritebackDirty      67231141                       # Transaction distribution (Count)
system.l2_bus.transDist::CleanEvict          22746562                       # Transaction distribution (Count)
system.l2_bus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.l2_bus.transDist::UpgradeResp                1                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExReq           21122104                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExResp          21122104                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadSharedReq       58740343                       # Transaction distribution (Count)
system.l2_bus.pktCount_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port    218286304                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port     21300997                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount::total               239587301                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktSize_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port   8668464576                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port    454421696                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize::total               9122886272                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.snoops                         10115296                       # Total snoops (Count)
system.l2_bus.snoopTraffic                  291103232                       # Total snoop traffic (Byte)
system.l2_bus.snoopFanout::samples           89978009                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::mean              0.000155                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::stdev             0.012465                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::0                 89964027     99.98%     99.98% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::1                    13982      0.02%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::total             89978009                       # Request fanout histogram (Count)
system.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED 2129036842000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_bus.reqLayer0.occupancy        285092034078                       # Layer occupancy (ticks) (Tick)
system.l2_bus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.l2_bus.respLayer0.occupancy       218312508787                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.l2_bus.respLayer1.occupancy        21436705173                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.snoop_filter.totRequests      159725797                       # Total number of requests made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleRequests     79863080                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiRequests           64                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_bus.snoop_filter.totSnoops            13918                       # Total number of snoops made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleSnoops        13918                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_cache.demandHits::cpu.inst          6918989                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::cpu.data         62828043                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::total            69747032                       # number of demand (read+write) hits (Count)
system.l2_cache.overallHits::cpu.inst         6918989                       # number of overall hits (Count)
system.l2_cache.overallHits::cpu.data        62828043                       # number of overall hits (Count)
system.l2_cache.overallHits::total           69747032                       # number of overall hits (Count)
system.l2_cache.demandMisses::cpu.inst         181348                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::cpu.data        9934062                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::total          10115410                       # number of demand (read+write) misses (Count)
system.l2_cache.overallMisses::cpu.inst        181348                       # number of overall misses (Count)
system.l2_cache.overallMisses::cpu.data       9934062                       # number of overall misses (Count)
system.l2_cache.overallMisses::total         10115410                       # number of overall misses (Count)
system.l2_cache.demandMissLatency::cpu.inst  13275709999                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::cpu.data 720239726727                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::total 733515436726                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.inst  13275709999                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.data 720239726727                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::total 733515436726                       # number of overall miss ticks (Tick)
system.l2_cache.demandAccesses::cpu.inst      7100337                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::cpu.data     72762105                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::total        79862442                       # number of demand (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.inst      7100337                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.data     72762105                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::total       79862442                       # number of overall (read+write) accesses (Count)
system.l2_cache.demandMissRate::cpu.inst     0.025541                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::cpu.data     0.136528                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::total        0.126660                       # miss rate for demand accesses (Ratio)
system.l2_cache.overallMissRate::cpu.inst     0.025541                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::cpu.data     0.136528                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::total       0.126660                       # miss rate for overall accesses (Ratio)
system.l2_cache.demandAvgMissLatency::cpu.inst 73205.714973                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::cpu.data 72502.036602                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::total 72514.652073                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.inst 73205.714973                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.data 72502.036602                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::total 72514.652073                       # average overall miss latency ((Tick/Count))
system.l2_cache.blockedCycles::no_mshrs         33148                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCauses::no_mshrs          1768                       # number of times access was blocked (Count)
system.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_cache.avgBlocked::no_mshrs        18.748869                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.writebacks::writebacks        4548483                       # number of writebacks (Count)
system.l2_cache.writebacks::total             4548483                       # number of writebacks (Count)
system.l2_cache.demandMshrHits::cpu.inst            1                       # number of demand (read+write) MSHR hits (Count)
system.l2_cache.demandMshrHits::total               1                       # number of demand (read+write) MSHR hits (Count)
system.l2_cache.overallMshrHits::cpu.inst            1                       # number of overall MSHR hits (Count)
system.l2_cache.overallMshrHits::total              1                       # number of overall MSHR hits (Count)
system.l2_cache.demandMshrMisses::cpu.inst       181347                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::cpu.data      9934062                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::total      10115409                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.inst       181347                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.data      9934062                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::total     10115409                       # number of overall MSHR misses (Count)
system.l2_cache.demandMshrMissLatency::cpu.inst  13094292999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::cpu.data 710305664727                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::total 723399957726                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.inst  13094292999                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.data 710305664727                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::total 723399957726                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissRate::cpu.inst     0.025541                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::cpu.data     0.136528                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::total     0.126660                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.inst     0.025541                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.data     0.136528                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::total     0.126660                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.demandAvgMshrMissLatency::cpu.inst 72205.732651                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::cpu.data 71502.036602                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::total 71514.652322                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.inst 72205.732651                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.data 71502.036602                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::total 71514.652322                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.replacements                 10115291                       # number of replacements (Count)
system.l2_cache.CleanEvict.mshrMisses::writebacks        13522                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMisses::total        13522                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.ReadExReq.hits::cpu.data     16711129                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.hits::total        16711129                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.misses::cpu.data      4410975                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.misses::total       4410975                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.missLatency::cpu.data 326303633999                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.missLatency::total 326303633999                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.accesses::cpu.data     21122104                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.accesses::total     21122104                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.missRate::cpu.data     0.208832                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.missRate::total     0.208832                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMissLatency::cpu.data 73975.398636                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMissLatency::total 73975.398636                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.mshrMisses::cpu.data      4410975                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMisses::total      4410975                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMissLatency::cpu.data 321892658999                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissLatency::total 321892658999                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissRate::cpu.data     0.208832                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.mshrMissRate::total     0.208832                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMshrMissLatency::cpu.data 72975.398636                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMshrMissLatency::total 72975.398636                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.hits::cpu.inst      6918989                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::cpu.data     46116914                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::total     53035903                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.misses::cpu.inst       181348                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::cpu.data      5523087                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::total      5704435                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.missLatency::cpu.inst  13275709999                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::cpu.data 393936092728                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::total 407211802727                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.accesses::cpu.inst      7100337                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::cpu.data     51640001                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::total     58740338                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.missRate::cpu.inst     0.025541                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::cpu.data     0.106954                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::total     0.097113                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.inst 73205.714973                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.data 71325.346265                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::total 71385.124509                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.mshrHits::cpu.inst            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2_cache.ReadSharedReq.mshrHits::total            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.inst       181347                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.data      5523087                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::total      5704434                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.inst  13094292999                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.data 388413005728                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::total 401507298727                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.inst     0.025541                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.data     0.106954                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::total     0.097113                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 72205.732651                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.data 70325.346265                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::total 70385.124752                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.UpgradeReq.hits::cpu.data            1                       # number of UpgradeReq hits (Count)
system.l2_cache.UpgradeReq.hits::total              1                       # number of UpgradeReq hits (Count)
system.l2_cache.UpgradeReq.accesses::cpu.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_cache.UpgradeReq.accesses::total            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_cache.WritebackDirty.hits::writebacks     62682658                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.hits::total     62682658                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.accesses::writebacks     62682658                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.WritebackDirty.accesses::total     62682658                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2129036842000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_cache.tags.tagsInUse             511.997429                       # Average ticks per tags in use ((Tick/Count))
system.l2_cache.tags.totalRefs              159699461                       # Total number of references to valid blocks. (Count)
system.l2_cache.tags.sampledRefs             10115291                       # Sample count of references to valid blocks. (Count)
system.l2_cache.tags.avgRefs                15.787926                       # Average number of references to valid blocks. ((Count/Count))
system.l2_cache.tags.warmupTick                 77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2_cache.tags.occupancies::writebacks     0.473095                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.inst    43.540633                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.data   467.983701                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.avgOccs::writebacks     0.000924                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.inst       0.085040                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.data       0.914031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::total          0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2_cache.tags.ageTaskId_1024::0            243                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::1            247                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::2              4                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::3             13                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::4              5                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2_cache.tags.tagAccesses           1287914147                       # Number of tag accesses (Count)
system.l2_cache.tags.dataAccesses          1287914147                       # Number of data accesses (Count)
system.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2129036842000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   4546866.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    181347.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   9717876.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.002120390250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        273740                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        273740                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             24356622                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             4278734                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     10115409                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     4548483                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   10115409                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   4548483                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  216186                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   1617                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.11                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               10115409                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               4548483                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  7098967                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  2701418                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    84266                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     9244                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     2589                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     1444                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      960                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      335                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   72904                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   78377                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  231308                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                  274916                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                  277932                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                  277500                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                  276510                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                  276363                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                  276051                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                  275877                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                  280618                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                  280663                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                  278307                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                  284790                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                  279573                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                  275456                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                  275450                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                  273772                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     452                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      30                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       273740                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       36.162779                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      32.581261                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      56.844867                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127         271664     99.24%     99.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255         1844      0.67%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383          105      0.04%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            7      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            6      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767            4      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895            7      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023            5      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1151            8      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1279            2      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2816-2943            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2944-3071           87      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         273740                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       273740                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.610053                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.582253                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.981677                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16            193542     70.70%     70.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              5314      1.94%     72.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             63571     23.22%     95.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19             10736      3.92%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               556      0.20%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                18      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         273740                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 13835904                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                647386176                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             291102912                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               304074670.39971495                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               136729861.24868572                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2129036829000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      145189.07                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     11606208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    621944064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    290997504                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 5451388.990101844072                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 292124613.219821393490                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 136680351.537101298571                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       181347                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      9934062                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      4548483                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst   5945821935                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 320464226859                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 51133428661340                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     32786.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     32259.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  11241864.30                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     11606144                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    635779968                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       647386112                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     11606144                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     11606144                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    291102912                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    291102912                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        181346                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       9934062                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         10115408                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      4548483                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         4548483                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         5451359                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       298623281                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          304074640                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      5451359                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        5451359                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    136729861                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         136729861                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    136729861                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        5451359                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      298623281                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         440804502                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               9899223                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              4546836                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        612222                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        649690                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        614104                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        626972                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        601224                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        594045                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        578329                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        742352                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        596747                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        620830                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       602973                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       607227                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       624720                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       610481                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       591302                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       626005                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        271759                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        279818                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        280871                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        299492                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        278283                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        269175                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        259833                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        394288                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        267484                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        284017                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       273992                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       269148                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       299826                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       282650                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       264609                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       271591                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             140799617544                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            49496115000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        326410048794                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14223.30                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32973.30                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              6942040                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             3034659                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             70.13                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            66.74                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      4469346                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   206.863547                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   117.448208                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   284.101687                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      2715302     60.75%     60.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       877890     19.64%     80.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       176436      3.95%     84.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        92805      2.08%     86.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        73267      1.64%     88.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        57949      1.30%     89.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       111781      2.50%     91.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        53399      1.19%     93.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       310517      6.95%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      4469346                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          633550272                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten       290997504                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               297.576002                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               136.680352                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.39                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.32                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                69.06                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2129036842000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      16469509560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       8753725365                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     35835217320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy    12180969180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 168064088400.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 595340718570                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 316210595040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1152854823435                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    541.491251                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 815795645000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  71093100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1242148097000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      15441720840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       8207442705                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     34845234900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy    11553514740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 168064088400.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 594960034950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 316531170720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1149603207255                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    539.963980                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 816812669000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  71093100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 1241131073000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2129036842000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             5704432                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       4548483                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           5566412                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            4410975                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           4410975                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        5704434                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::system.mem_ctrl.port     30345711                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::total     30345711                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                30345711                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_cache.mem_side_port::system.mem_ctrl.port    938488960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_cache.mem_side_port::total    938488960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                938488960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           10115409                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 10115409    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             10115409                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2129036842000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         38424236271                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        54074476377                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       20230304                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     10114895                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.021840                       # Number of seconds simulated (Second)
simTicks                                  21840357000                       # Number of ticks simulated (Tick)
finalTick                                2150877199000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     93.97                       # Real time elapsed on the host (Second)
hostTickRate                                232427902                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8747260                       # Number of bytes of host memory used (Byte)
simInsts                                   1598750840                       # Number of instructions simulated (Count)
simOps                                     2807989148                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 17014096                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   29882951                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         21840357                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.390000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.719425                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        43176555                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2708                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       39606752                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  99396                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             15643238                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          21164061                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  99                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            21783215                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.818223                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.369839                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   9640439     44.26%     44.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3652519     16.77%     61.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2650306     12.17%     73.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1515809      6.96%     80.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    902859      4.14%     84.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    702054      3.22%     87.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    983922      4.52%     92.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    801500      3.68%     95.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    933807      4.29%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              21783215                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   57109     62.29%     62.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     62.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     62.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     62.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     62.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     62.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     62.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     62.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     62.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     62.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     62.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     62.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     62.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    257      0.28%     62.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     62.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      2      0.00%     62.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     62.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     62.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     62.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     62.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     62.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     62.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     62.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     62.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     62.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     62.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     62.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt             10116     11.03%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4006      4.37%     77.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  3222      3.51%     81.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             16869     18.40%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              105      0.11%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       349580      0.88%      0.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      27475384     69.37%     70.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         9056      0.02%     70.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             7      0.00%     70.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      3247117      8.20%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         2124      0.01%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          550      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        99817      0.25%     78.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     78.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            2      0.00%     78.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      2393036      6.04%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       734919      1.86%     86.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       500573      1.26%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      3561453      8.99%     96.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1233132      3.11%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       39606752                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.813466                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               91686                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.002315                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 79875967                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                40358003                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        27910758                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  21311831                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 18465282                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          9494925                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    28692495                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     10656363                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   1770479                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            2017                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           57142                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        4899957                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       2054210                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1183613                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       642676                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         33823      0.52%      0.52% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        26754      0.41%      0.93% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           34      0.00%      0.93% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      6030848     92.15%     93.07% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       434021      6.63%     99.70% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.70% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        19319      0.30%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        6544799                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        13636      0.36%      0.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         6601      0.18%      0.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%      0.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      3454813     92.38%     92.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       262019      7.01%     99.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         2874      0.08%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       3739943                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           12      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect           36      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            7      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       374596     99.82%     99.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond           26      0.01%     99.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          606      0.16%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       375283                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        20187      0.72%      0.72% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        20153      0.72%      1.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           34      0.00%      1.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      2576035     91.84%     93.28% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       172002      6.13%     99.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        16445      0.59%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2804856                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           11      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           29      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            7      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       370501     99.82%     99.84% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           15      0.00%     99.84% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.84% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          596      0.16%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       371159                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1501105     22.94%     22.94% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      4991579     76.27%     99.20% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        33823      0.52%     99.72% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        18292      0.28%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      6544799                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       141403     37.68%     37.68% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       233367     62.18%     99.86% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           12      0.00%     99.87% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          501      0.13%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       375283                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           6030848                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      4531855                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            375283                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss             81                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       141920                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        233363                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              6544799                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               141295                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 6355941                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.971144                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted              91                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           19353                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              18292                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1061                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        33823      0.52%      0.52% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        26754      0.41%      0.93% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           34      0.00%      0.93% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      6030848     92.15%     93.07% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       434021      6.63%     99.70% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.70% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        19319      0.30%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      6544799                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        33823     17.91%     17.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect           44      0.02%     17.93% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           34      0.02%     17.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       135612     71.81%     89.76% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond           26      0.01%     89.77% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     89.77% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        19319     10.23%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        188858                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect           36      0.03%      0.03% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.03% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       141233     99.96%     99.98% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond           26      0.02%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       141295                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect           36      0.03%      0.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       141233     99.96%     99.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond           26      0.02%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       141295                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  21840357000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        19353                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        18292                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1061                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          613                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        19966                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                40424                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  40424                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              20237                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  20187                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               20176                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                11                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        15643284                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2609                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            375222                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     19686449                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.398730                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.257787                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        11197394     56.88%     56.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3360465     17.07%     73.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          369180      1.88%     75.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1863136      9.46%     85.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          685591      3.48%     88.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          328184      1.67%     90.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          770958      3.92%     94.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           53563      0.27%     94.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1057978      5.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     19686449                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1736                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 20187                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       209252      0.76%      0.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     19672780     71.44%     72.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         9045      0.03%     72.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            7      0.00%     72.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1413271      5.13%     77.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     77.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     77.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         2120      0.01%     77.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     77.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          542      0.00%     77.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        99770      0.36%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      1868067      6.78%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     84.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       708631      2.57%     87.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       487395      1.77%     88.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2314526      8.41%     97.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       750620      2.73%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     27536030                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1057978                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             15712488                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               27536030                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       15712488                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         27536030                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.390000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.719425                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            4261172                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            6530526                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          23805892                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          3023157                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         1238015                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       209252      0.76%      0.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     19672780     71.44%     72.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         9045      0.03%     72.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            7      0.00%     72.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      1413271      5.13%     77.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     77.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     77.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     77.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     77.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     77.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     77.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         2120      0.01%     77.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     77.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          542      0.00%     77.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        99770      0.36%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            2      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      1868067      6.78%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            2      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     84.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       708631      2.57%     87.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       487395      1.77%     88.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      2314526      8.41%     97.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       750620      2.73%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     27536030                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2804856                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2768190                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        36666                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2576035                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       228821                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        20187                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        20187                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  1790715                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              12747282                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4420667                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2448592                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 375959                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4189715                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    63                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               51371989                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   267                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            37836270                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          3370509                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         4026509                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1628448                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.732402                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       29132272                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      17606112                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        6501148                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       6264065                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      36081409                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     21997018                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           5654957                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     13284840                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            5043694                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      20931806                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  752044                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            14                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   1939390                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  3964                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           21783215                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.677659                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.431829                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 12141427     55.74%     55.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   443550      2.04%     57.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1153534      5.30%     63.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   354382      1.63%     64.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1233905      5.66%     70.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   255547      1.17%     71.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   545148      2.50%     74.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   215772      0.99%     75.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  5439950     24.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             21783215                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              32140200                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.471597                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            6544799                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.299665                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       475371                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    375959                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2416007                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1913633                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               43179263                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2597                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  4899957                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 2054210                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   914                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    107676                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1645226                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            803                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         332669                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       169513                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               502182                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 37706146                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                37405683                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  25643964                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  47138132                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.712686                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.544017                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data           4133535                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total              4133535                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data          4133535                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total             4133535                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          983000                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             983000                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         983000                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            983000                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  21913013998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   21913013998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  21913013998                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  21913013998                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data       5116535                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total          5116535                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data      5116535                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total         5116535                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.192122                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.192122                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.192122                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.192122                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 22291.977617                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 22291.977617                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 22291.977617                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 22291.977617                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs            228                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs             71                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.211268                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks          684087                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total               684087                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data        219678                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total           219678                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data       219678                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total          219678                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       763322                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         763322                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       763322                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        763322                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data  14488131998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total  14488131998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data  14488131998                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total  14488131998                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.149187                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.149187                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.149187                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.149187                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 18980.367391                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 18980.367391                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 18980.367391                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 18980.367391                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    763388                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          803                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          803                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           65                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           65                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data       972000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total       972000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          868                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          868                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.074885                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.074885                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 14953.846154                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 14953.846154                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           65                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           65                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data      7089000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total      7089000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.074885                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.074885                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 109061.538462                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 109061.538462                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          868                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          868                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          868                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          868                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data         3115995                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total            3115995                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        763390                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           763390                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  16516995000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  16516995000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data      3879385                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total        3879385                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.196781                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.196781                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 21636.378522                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 21636.378522                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data       218776                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total         218776                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       544614                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       544614                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   9320404000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   9320404000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.140387                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.140387                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 17113.779668                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 17113.779668                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data        1017540                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total           1017540                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data       219610                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total          219610                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   5396018998                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   5396018998                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data      1237150                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total       1237150                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.177513                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.177513                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 24570.916616                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 24570.916616                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data          902                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total           902                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       218708                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       218708                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   5167727998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   5167727998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.176784                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.176784                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 23628.436079                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 23628.436079                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED  21840357000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                 4898537                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                763388                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  6.416838                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              10999930                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             10999930                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21840357000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst           1909226                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total              1909226                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst          1909226                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total             1909226                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst           30164                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total              30164                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst          30164                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total             30164                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    483050000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     483050000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    483050000                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    483050000                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst       1939390                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total          1939390                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst      1939390                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total         1939390                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.015553                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.015553                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.015553                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.015553                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 16014.122795                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 16014.122795                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 16014.122795                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 16014.122795                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           296                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              296                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          296                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             296                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst        29868                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total          29868                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst        29868                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total         29868                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    446792000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    446792000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    446792000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    446792000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.015401                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.015401                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.015401                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.015401                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 14958.885764                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 14958.885764                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 14958.885764                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 14958.885764                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                     29868                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst         1909226                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total            1909226                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst         30164                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total            30164                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    483050000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    483050000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst      1939390                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total        1939390                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.015553                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.015553                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 16014.122795                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 16014.122795                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          296                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            296                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst        29868                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total        29868                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    446792000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    446792000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.015401                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.015401                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 14958.885764                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 14958.885764                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED  21840357000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 1939081                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                 29868                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 64.921689                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               3908648                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              3908648                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21840357000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      146071                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1876802                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  489                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 803                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 816192                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   14                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     42                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            3023157                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.902721                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            15.800557                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2396056     79.26%     79.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               484807     16.04%     95.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                24592      0.81%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 5888      0.19%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 6241      0.21%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 5040      0.17%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                66868      2.21%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                15945      0.53%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 3536      0.12%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 6081      0.20%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                261      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                298      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                441      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1211      0.04%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                926      0.03%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                828      0.03%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                804      0.03%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                603      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                305      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                272      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                273      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                160      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 80      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                136      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                100      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                107      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 97      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 93      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                124      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                182      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              802      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              507                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              3023157                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 4026347                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1628455                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      2183                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     65311                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21840357000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1939393                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        98                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21840357000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  21840357000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 375959                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2634252                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 5856049                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles             10                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   5633998                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               7282947                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               48645607                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                264513                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                3701669                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  87959                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                2734470                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            81695763                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   159985422                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 44368076                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  10194704                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              50047780                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 31648006                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       2                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   2                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  10620506                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         61807720                       # The number of ROB reads (Count)
system.cpu.rob.writes                        88457592                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 15712488                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   27536030                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     5                       # Number of system calls (Count)
system.l2_bus.transDist::ReadResp              574430                       # Transaction distribution (Count)
system.l2_bus.transDist::WritebackDirty        721011                       # Transaction distribution (Count)
system.l2_bus.transDist::CleanEvict            157568                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExReq             218825                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExResp            218825                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadSharedReq         574430                       # Transaction distribution (Count)
system.l2_bus.pktCount_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port      2290162                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port        89604                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount::total                 2379766                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktSize_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port     92638336                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port      1911552                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize::total                 94549888                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.snoops                            85323                       # Total snoops (Count)
system.l2_bus.snoopTraffic                    2363136                       # Total snoop traffic (Byte)
system.l2_bus.snoopFanout::samples             878579                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::mean              0.000081                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::stdev             0.008989                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::0                   878508     99.99%     99.99% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::1                       71      0.01%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::total               878579                       # Request fanout histogram (Count)
system.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED  21840357000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_bus.reqLayer0.occupancy          2954688998                       # Layer occupancy (ticks) (Tick)
system.l2_bus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.l2_bus.respLayer0.occupancy         2290210950                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.l2_bus.respLayer1.occupancy           90358245                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.snoop_filter.totRequests        1586513                       # Total number of requests made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleRequests       793257                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_bus.snoop_filter.totSnoops               71                       # Total number of snoops made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleSnoops           71                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_cache.demandHits::cpu.inst            28137                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::cpu.data           679799                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::total              707936                       # number of demand (read+write) hits (Count)
system.l2_cache.overallHits::cpu.inst           28137                       # number of overall hits (Count)
system.l2_cache.overallHits::cpu.data          679799                       # number of overall hits (Count)
system.l2_cache.overallHits::total             707936                       # number of overall hits (Count)
system.l2_cache.demandMisses::cpu.inst           1731                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::cpu.data          83588                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::total             85319                       # number of demand (read+write) misses (Count)
system.l2_cache.overallMisses::cpu.inst          1731                       # number of overall misses (Count)
system.l2_cache.overallMisses::cpu.data         83588                       # number of overall misses (Count)
system.l2_cache.overallMisses::total            85319                       # number of overall misses (Count)
system.l2_cache.demandMissLatency::cpu.inst    127918000                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::cpu.data   6100161999                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::total   6228079999                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.inst    127918000                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.data   6100161999                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::total   6228079999                       # number of overall miss ticks (Tick)
system.l2_cache.demandAccesses::cpu.inst        29868                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::cpu.data       763387                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::total          793255                       # number of demand (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.inst        29868                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.data       763387                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::total         793255                       # number of overall (read+write) accesses (Count)
system.l2_cache.demandMissRate::cpu.inst     0.057955                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::cpu.data     0.109496                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::total        0.107556                       # miss rate for demand accesses (Ratio)
system.l2_cache.overallMissRate::cpu.inst     0.057955                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::cpu.data     0.109496                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::total       0.107556                       # miss rate for overall accesses (Ratio)
system.l2_cache.demandAvgMissLatency::cpu.inst 73898.324668                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::cpu.data 72978.920407                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::total 72997.573800                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.inst 73898.324668                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.data 72978.920407                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::total 72997.573800                       # average overall miss latency ((Tick/Count))
system.l2_cache.blockedCycles::no_mshrs            79                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCauses::no_mshrs             4                       # number of times access was blocked (Count)
system.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_cache.avgBlocked::no_mshrs        19.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.writebacks::writebacks          36924                       # number of writebacks (Count)
system.l2_cache.writebacks::total               36924                       # number of writebacks (Count)
system.l2_cache.demandMshrMisses::cpu.inst         1731                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::cpu.data        83588                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::total         85319                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.inst         1731                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.data        83588                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::total        85319                       # number of overall MSHR misses (Count)
system.l2_cache.demandMshrMissLatency::cpu.inst    126187000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::cpu.data   6016573999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::total   6142760999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.inst    126187000                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.data   6016573999                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::total   6142760999                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissRate::cpu.inst     0.057955                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::cpu.data     0.109496                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::total     0.107556                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.inst     0.057955                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.data     0.109496                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::total     0.107556                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.demandAvgMshrMissLatency::cpu.inst 72898.324668                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::cpu.data 71978.920407                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::total 71997.573800                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.inst 72898.324668                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.data 71978.920407                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::total 71997.573800                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.replacements                    85323                       # number of replacements (Count)
system.l2_cache.CleanEvict.mshrMisses::writebacks           67                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMisses::total           67                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.ReadExReq.hits::cpu.data       182675                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.hits::total          182675                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.misses::cpu.data        36150                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.misses::total         36150                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.missLatency::cpu.data   2726248000                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.missLatency::total   2726248000                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.accesses::cpu.data       218825                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.accesses::total       218825                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.missRate::cpu.data     0.165201                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.missRate::total     0.165201                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMissLatency::cpu.data 75414.882434                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMissLatency::total 75414.882434                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.mshrMisses::cpu.data        36150                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMisses::total        36150                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMissLatency::cpu.data   2690098000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissLatency::total   2690098000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissRate::cpu.data     0.165201                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.mshrMissRate::total     0.165201                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMshrMissLatency::cpu.data 74414.882434                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMshrMissLatency::total 74414.882434                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.hits::cpu.inst        28137                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::cpu.data       497124                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::total       525261                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.misses::cpu.inst         1731                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::cpu.data        47438                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::total        49169                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.missLatency::cpu.inst    127918000                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::cpu.data   3373913999                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::total   3501831999                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.accesses::cpu.inst        29868                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::cpu.data       544562                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::total       574430                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.missRate::cpu.inst     0.057955                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::cpu.data     0.087112                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::total     0.085596                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.inst 73898.324668                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.data 71122.602112                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::total 71220.321727                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.mshrMisses::cpu.inst         1731                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.data        47438                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::total        49169                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.inst    126187000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.data   3326475999                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::total   3452662999                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.inst     0.057955                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.data     0.087112                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::total     0.085596                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 72898.324668                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.data 70122.602112                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::total 70220.321727                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.WritebackDirty.hits::writebacks       684087                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.hits::total       684087                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.accesses::writebacks       684087                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.WritebackDirty.accesses::total       684087                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21840357000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_cache.tags.tagsInUse                    512                       # Average ticks per tags in use ((Tick/Count))
system.l2_cache.tags.totalRefs                1536419                       # Total number of references to valid blocks. (Count)
system.l2_cache.tags.sampledRefs                85323                       # Sample count of references to valid blocks. (Count)
system.l2_cache.tags.avgRefs                18.007091                       # Average number of references to valid blocks. ((Count/Count))
system.l2_cache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2_cache.tags.occupancies::writebacks     0.750298                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.inst    45.190926                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.data   466.058776                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.avgOccs::writebacks     0.001465                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.inst       0.088264                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.data       0.910271                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::total                 1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2_cache.tags.ageTaskId_1024::0             92                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::1            139                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::2            183                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::3             98                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2_cache.tags.tagAccesses             12777411                       # Number of tag accesses (Count)
system.l2_cache.tags.dataAccesses            12777411                       # Number of data accesses (Count)
system.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21840357000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     36908.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1729.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     81225.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001999412500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2197                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2197                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               204421                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               34778                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        85317                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       36924                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      85317                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     36924                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    2363                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     16                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.10                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.30                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  85317                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 36924                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    64295                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    17911                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      660                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       57                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       17                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     763                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     828                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1902                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2219                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2230                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2218                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2221                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2219                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2245                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2264                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2229                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2264                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2257                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2200                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2197                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2197                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2197                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       37.764679                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      33.368635                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      66.163529                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127           2181     99.27%     99.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           14      0.64%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            1      0.05%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2944-3071            1      0.05%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2197                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2197                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.803368                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.771018                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.057770                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1350     61.45%     61.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                61      2.78%     64.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               659     30.00%     94.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               122      5.55%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 5      0.23%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2197                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   151232                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  5460288                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               2363136                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               250009100.12597319                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               108200429.14133683                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    21840358000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      178666.39                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       110656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      5198400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      2362688                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 5066583.847507620230                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 238018087.341704159975                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 108179916.656124249101                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1729                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        83588                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        36924                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     57902999                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   2744608999                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 532196370500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     33489.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     32834.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  14413291.37                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       110720                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      5349632                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         5460352                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       110720                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       110720                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      2363136                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      2363136                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1730                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         83588                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            85318                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        36924                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           36924                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         5069514                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       244942516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          250012030                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      5069514                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        5069514                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    108200429                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         108200429                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    108200429                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        5069514                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      244942516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         358212460                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 82954                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                36917                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          5116                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          5678                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          5093                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          5213                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          5026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          4924                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          4767                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          6198                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          5038                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          5235                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         5137                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         5137                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         5261                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         5077                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         4911                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         5143                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          2261                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          2315                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          2167                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          2480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          2266                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          2140                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          2175                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3202                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          2191                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          2297                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         2321                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         2225                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         2475                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         2230                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         2036                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         2136                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1247124498                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              414770000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2802511998                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 15033.93                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33783.93                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                53343                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               21317                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             64.30                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            57.74                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        45211                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   169.705957                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   104.480691                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   240.185525                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        29328     64.87%     64.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         9234     20.42%     85.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1605      3.55%     88.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          735      1.63%     90.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          585      1.29%     91.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          434      0.96%     92.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1046      2.31%     95.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          325      0.72%     95.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1919      4.24%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        45211                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            5309056                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         2362688                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               243.084671                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               108.179917                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.74                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.90                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.85                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                62.28                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  21840357000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        167454420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         89004135                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       299987100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       99211320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1724065200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   5797645560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   3504469440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    11681837175                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    534.873911                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   9050156000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    729300000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  12060901000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        155352120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         82571610                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       292304460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       93495420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1724065200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   5855179080                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   3456020160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    11658988050                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    533.827723                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   8928163750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    729300000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  12182893250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  21840357000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               49169                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         36924                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             48395                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              36150                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             36150                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          49167                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::system.mem_ctrl.port       255955                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::total       255955                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  255955                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_cache.mem_side_port::system.mem_ctrl.port      7823552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_cache.mem_side_port::total      7823552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  7823552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              85317                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    85317    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                85317                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  21840357000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           318332001                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          457984752                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         170636                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        85319                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.014086                       # Number of seconds simulated (Second)
simTicks                                  14086408000                       # Number of ticks simulated (Tick)
finalTick                                2164963607000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     89.53                       # Real time elapsed on the host (Second)
hostTickRate                                157337813                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8751356                       # Number of bytes of host memory used (Byte)
simInsts                                   1617738604                       # Number of instructions simulated (Count)
simOps                                     2845351943                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 18068550                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   31779781                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         14086408                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.741868                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.347949                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        37436816                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     3322                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       37415471                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    488                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                77176                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            124276                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 886                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            13997997                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.672916                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.522418                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   4303867     30.75%     30.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1771664     12.66%     43.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1434759     10.25%     53.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1316039      9.40%     63.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1420538     10.15%     73.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1318756      9.42%     82.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    989356      7.07%     89.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    930040      6.64%     96.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    512978      3.66%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              13997997                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  236084     40.75%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      3      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 322788     55.71%     96.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 20480      3.53%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                44      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               15      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       805516      2.15%      2.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      26049518     69.62%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          433      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           221      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          108      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          144      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           30      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          115      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           76      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           96      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7136144     19.07%     90.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3422204      9.15%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          414      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          446      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       37415471                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.656140                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              579415                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015486                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 89405821                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                37516196                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        37408027                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      3024                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     1803                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1432                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    37187844                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         1526                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      2589                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            2515                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           88411                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        7141247                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3426725                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2424842                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1245280                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        703109     20.53%     20.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       703570     20.54%     41.07% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          215      0.01%     41.07% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      2015577     58.84%     99.91% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1401      0.04%     99.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         1612      0.05%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        3425484                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          918      8.91%      8.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         1466     14.23%     23.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          128      1.24%     24.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         5964     57.90%     82.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          675      6.55%     88.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     88.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1150     11.16%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         10301                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           22      1.48%      1.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          170     11.42%     12.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           61      4.10%     17.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          980     65.86%     82.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond           93      6.25%     89.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     89.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          162     10.89%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         1488                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       702192     20.56%     20.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       702105     20.56%     41.12% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           87      0.00%     41.12% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      2009582     58.84%     99.97% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          726      0.02%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          462      0.01%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      3415154                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           18      1.49%      1.49% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           95      7.84%      9.33% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           57      4.71%     14.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          843     69.61%     83.65% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           52      4.29%     87.94% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     87.94% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          146     12.06%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         1211                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1412784     41.24%     41.24% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1309202     38.22%     79.46% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       703109     20.53%     99.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          389      0.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      3425484                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch          973     65.79%     65.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          477     32.25%     98.04% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           22      1.49%     99.53% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            7      0.47%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         1479                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           2015577                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       605277                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              1488                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            332                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         1036                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           452                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              3425484                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  791                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1800401                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.525590                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             434                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            1827                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                389                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1438                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       703109     20.53%     20.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       703570     20.54%     41.07% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          215      0.01%     41.07% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      2015577     58.84%     99.91% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1401      0.04%     99.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         1612      0.05%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      3425484                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       703109     43.27%     43.27% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          233      0.01%     43.28% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          215      0.01%     43.29% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       919795     56.60%     99.89% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          119      0.01%     99.90% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.90% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         1612      0.10%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1625083                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          170     21.49%     21.49% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     21.49% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          528     66.75%     88.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond           93     11.76%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          791                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          170     21.49%     21.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     21.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          528     66.75%     88.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond           93     11.76%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          791                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14086408000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         1827                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          389                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1438                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          223                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         2050                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               704703                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 704703                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               2512                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 702192                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              702174                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                18                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           76004                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2436                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1354                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     13986482                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.671350                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.471974                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         7640628     54.63%     54.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          666615      4.77%     59.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          454646      3.25%     62.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          953052      6.81%     69.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          117798      0.84%     70.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          171619      1.23%     71.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           97492      0.70%     72.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           63563      0.45%     72.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3821069     27.32%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     13986482                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1504                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                702192                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       803147      2.15%      2.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     26012816     69.62%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          415      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          134      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          106      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          144      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           26      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           74      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           64      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           85      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     71.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      7127475     19.08%     90.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3417539      9.15%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          372      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          393      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     37362795                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3821069                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             18987764                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               37362795                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       18987764                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         37362795                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.741868                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.347949                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           10545779                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               1297                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          36557795                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          7127847                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         3417932                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       803147      2.15%      2.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     26012816     69.62%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          415      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          134      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          106      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          144      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           26      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu           74      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           64      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc           85      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     71.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      7127475     19.08%     90.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      3417539      9.15%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          372      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          393      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     37362795                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      3415154                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2712413                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       702741                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2009582                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1405572                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       702192                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       702192                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  5152035                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3221088                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   5042256                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                580689                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1929                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1308829                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   270                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               37450569                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1391                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            37412885                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          3418621                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         7135941                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        3421872                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.655956                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       10761643                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       8652502                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           1314                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites           810                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      42328142                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     27852830                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          10557813                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     16898916                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           81                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            2012700                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       8309796                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    4396                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  151                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1129                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   2519759                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1148                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           13997997                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.676576                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.429120                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  7975884     56.98%     56.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   123396      0.88%     57.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   716200      5.12%     62.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   106593      0.76%     63.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   734859      5.25%     68.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   210353      1.50%     70.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   619949      4.43%     74.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   205874      1.47%     76.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3304889     23.61%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             13997997                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              19043849                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.351931                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            3425484                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.243177                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      5684723                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1929                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     443179                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    78903                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               37440138                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   86                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  7141247                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3426725                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1258                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     63301                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     2847                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            686                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            514                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1046                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1560                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 37410392                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                37409459                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  27454502                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  41646862                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.655713                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.659221                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data           7059604                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total              7059604                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data          7059604                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total             7059604                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          933603                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             933603                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         933603                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            933603                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  16065925000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   16065925000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  16065925000                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  16065925000                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data       7993207                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total          7993207                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data      7993207                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total         7993207                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.116800                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.116800                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.116800                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.116800                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 17208.519039                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 17208.519039                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 17208.519039                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 17208.519039                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs             62                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets          270                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              5                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs         12.400000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets       67.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks          394766                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total               394766                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data        303991                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total           303991                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data       303991                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total          303991                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       629612                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         629612                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       629612                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        629612                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data  11962201000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total  11962201000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data  11962201000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total  11962201000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.078768                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.078768                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.078768                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.078768                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 18999.321805                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 18999.321805                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 18999.321805                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 18999.321805                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    629726                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          638                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          638                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data          114                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total          114                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      2870000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      2870000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          752                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          752                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.151596                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.151596                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 25175.438596                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 25175.438596                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data          114                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total          114                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     10080000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     10080000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.151596                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.151596                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 88421.052632                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 88421.052632                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          752                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          752                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          752                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          752                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data         3792625                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total            3792625                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        783400                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           783400                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  13920018000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  13920018000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data      4576025                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total        4576025                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.171197                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.171197                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 17768.723513                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 17768.723513                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data       303953                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total         303953                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       479447                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       479447                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   9967166000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   9967166000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.104774                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.104774                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 20788.879688                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 20788.879688                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data        3266979                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total           3266979                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data       150203                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total          150203                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   2145907000                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   2145907000                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data      3417182                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total       3417182                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.043955                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.043955                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 14286.711983                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 14286.711983                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data           38                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total            38                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       150165                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       150165                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   1995035000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   1995035000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.043944                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.043944                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 13285.619152                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 13285.619152                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED  14086408000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                 7690884                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                629742                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 12.212754                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              16619148                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             16619148                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14086408000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst           2010464                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total              2010464                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst          2010464                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total             2010464                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst          509295                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total             509295                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst         509295                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total            509295                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst   6316684000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total    6316684000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst   6316684000                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total   6316684000                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst       2519759                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total          2519759                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst      2519759                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total         2519759                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.202121                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.202121                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.202121                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.202121                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 12402.799949                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 12402.799949                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 12402.799949                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 12402.799949                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           298                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              298                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          298                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             298                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst       508997                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total         508997                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst       508997                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total        508997                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst   5796275000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total   5796275000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst   5796275000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total   5796275000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.202002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.202002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.202002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.202002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 11387.640792                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 11387.640792                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 11387.640792                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 11387.640792                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                    508999                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst         2010464                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total            2010464                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst        509295                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total           509295                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst   6316684000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total   6316684000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst      2519759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total        2519759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.202121                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.202121                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 12402.799949                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 12402.799949                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          298                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            298                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst       508997                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total       508997                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst   5796275000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total   5796275000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.202002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.202002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 11387.640792                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 11387.640792                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED  14086408000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 2519512                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                509015                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                  4.949779                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               5548517                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              5548517                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14086408000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     2559083                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   13401                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 686                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   8797                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   14                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      7                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            7127847                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.031487                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             8.580406                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                6410046     89.93%     89.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               630654      8.85%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 6969      0.10%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  263      0.00%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   98      0.00%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  228      0.00%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                66810      0.94%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 5057      0.07%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1046      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 3058      0.04%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                408      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                230      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                569      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                510      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                167      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                130      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                114      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 98      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 73      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 45      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 71      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 63      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 56      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 62      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 68      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 64      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 57      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 61      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 79      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 69      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              624      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              455                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              7127847                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 7135921                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3421874                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      1725                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        43                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14086408000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 2519920                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       537                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14086408000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  14086408000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1929                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5488522                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1787524                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1282                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   5225853                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1492887                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               37446310                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 32307                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 773812                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 411571                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  36606                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            51449937                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   112857901                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 42378419                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1475                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              51334135                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   115563                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      82                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  83                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3616605                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         47603627                       # The number of ROB reads (Count)
system.cpu.rob.writes                        74889331                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 18987764                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   37362795                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    34                       # Number of system calls (Count)
system.l2_bus.transDist::ReadResp              988436                       # Transaction distribution (Count)
system.l2_bus.transDist::WritebackDirty        446327                       # Transaction distribution (Count)
system.l2_bus.transDist::CleanEvict            772710                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExReq             150289                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExResp            150289                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadSharedReq         988434                       # Transaction distribution (Count)
system.l2_bus.pktCount_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port      1889178                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port      1526991                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount::total                 3416169                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktSize_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port     65567488                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port     32575680                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize::total                 98143168                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.snoops                            80316                       # Total snoops (Count)
system.l2_bus.snoopTraffic                    3300160                       # Total snoop traffic (Byte)
system.l2_bus.snoopFanout::samples            1219035                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::mean              0.000534                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::stdev             0.023103                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::0                  1218384     99.95%     99.95% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::1                      651      0.05%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::total              1219035                       # Request fanout histogram (Count)
system.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED  14086408000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_bus.reqLayer0.occupancy          3066983998                       # Layer occupancy (ticks) (Tick)
system.l2_bus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.l2_bus.respLayer0.occupancy         1889216961                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.l2_bus.respLayer1.occupancy         1528806189                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.l2_bus.snoop_filter.totRequests        2277450                       # Total number of requests made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleRequests      1138727                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiRequests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_bus.snoop_filter.totSnoops              637                       # Total number of snoops made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleSnoops          637                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_cache.demandHits::cpu.inst           506404                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::cpu.data           552018                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::total             1058422                       # number of demand (read+write) hits (Count)
system.l2_cache.overallHits::cpu.inst          506404                       # number of overall hits (Count)
system.l2_cache.overallHits::cpu.data          552018                       # number of overall hits (Count)
system.l2_cache.overallHits::total            1058422                       # number of overall hits (Count)
system.l2_cache.demandMisses::cpu.inst           2589                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::cpu.data          77708                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::total             80297                       # number of demand (read+write) misses (Count)
system.l2_cache.overallMisses::cpu.inst          2589                       # number of overall misses (Count)
system.l2_cache.overallMisses::cpu.data         77708                       # number of overall misses (Count)
system.l2_cache.overallMisses::total            80297                       # number of overall misses (Count)
system.l2_cache.demandMissLatency::cpu.inst    191029999                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::cpu.data   5199487000                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::total   5390516999                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.inst    191029999                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.data   5199487000                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::total   5390516999                       # number of overall miss ticks (Tick)
system.l2_cache.demandAccesses::cpu.inst       508993                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::cpu.data       629726                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::total         1138719                       # number of demand (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.inst       508993                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.data       629726                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::total        1138719                       # number of overall (read+write) accesses (Count)
system.l2_cache.demandMissRate::cpu.inst     0.005087                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::cpu.data     0.123400                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::total        0.070515                       # miss rate for demand accesses (Ratio)
system.l2_cache.overallMissRate::cpu.inst     0.005087                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::cpu.data     0.123400                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::total       0.070515                       # miss rate for overall accesses (Ratio)
system.l2_cache.demandAvgMissLatency::cpu.inst 73785.244882                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::cpu.data 66910.575488                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::total 67132.234069                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.inst 73785.244882                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.data 66910.575488                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::total 67132.234069                       # average overall miss latency ((Tick/Count))
system.l2_cache.blockedCycles::no_mshrs           238                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCauses::no_mshrs             8                       # number of times access was blocked (Count)
system.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_cache.avgBlocked::no_mshrs        29.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.writebacks::writebacks          51561                       # number of writebacks (Count)
system.l2_cache.writebacks::total               51561                       # number of writebacks (Count)
system.l2_cache.demandMshrMisses::cpu.inst         2589                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::cpu.data        77708                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::total         80297                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.inst         2589                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.data        77708                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::total        80297                       # number of overall MSHR misses (Count)
system.l2_cache.demandMshrMissLatency::cpu.inst    188438999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::cpu.data   5121779000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::total   5310217999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.inst    188438999                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.data   5121779000                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::total   5310217999                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissRate::cpu.inst     0.005087                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::cpu.data     0.123400                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::total     0.070515                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.inst     0.005087                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.data     0.123400                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::total     0.070515                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.demandAvgMshrMissLatency::cpu.inst 72784.472383                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::cpu.data 65910.575488                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::total 66132.209161                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.inst 72784.472383                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.data 65910.575488                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::total 66132.209161                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.replacements                    80312                       # number of replacements (Count)
system.l2_cache.CleanEvict.mshrMisses::writebacks          624                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMisses::total          624                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.ReadExReq.hits::cpu.data       149861                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.hits::total          149861                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.misses::cpu.data          428                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.misses::total           428                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.missLatency::cpu.data     29848000                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.missLatency::total     29848000                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.accesses::cpu.data       150289                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.accesses::total       150289                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.missRate::cpu.data     0.002848                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.missRate::total     0.002848                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMissLatency::cpu.data 69738.317757                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMissLatency::total 69738.317757                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.mshrMisses::cpu.data          428                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMisses::total          428                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMissLatency::cpu.data     29420000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissLatency::total     29420000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissRate::cpu.data     0.002848                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.mshrMissRate::total     0.002848                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMshrMissLatency::cpu.data 68738.317757                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMshrMissLatency::total 68738.317757                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.hits::cpu.inst       506404                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::cpu.data       402157                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::total       908561                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.misses::cpu.inst         2589                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::cpu.data        77280                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::total        79869                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.missLatency::cpu.inst    191029999                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::cpu.data   5169639000                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::total   5360668999                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.accesses::cpu.inst       508993                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::cpu.data       479437                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::total       988430                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.missRate::cpu.inst     0.005087                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::cpu.data     0.161189                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::total     0.080804                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.inst 73785.244882                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.data 66894.914596                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::total 67118.268652                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.mshrMisses::cpu.inst         2589                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.data        77280                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::total        79869                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.inst    188438999                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.data   5092359000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::total   5280797999                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.inst     0.005087                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.data     0.161189                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::total     0.080804                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 72784.472383                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.data 65894.914596                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::total 66118.243611                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.WritebackDirty.hits::writebacks       394766                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.hits::total       394766                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.accesses::writebacks       394766                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.WritebackDirty.accesses::total       394766                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14086408000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_cache.tags.tagsInUse                    512                       # Average ticks per tags in use ((Tick/Count))
system.l2_cache.tags.totalRefs                2338644                       # Total number of references to valid blocks. (Count)
system.l2_cache.tags.sampledRefs                80824                       # Sample count of references to valid blocks. (Count)
system.l2_cache.tags.avgRefs                28.935019                       # Average number of references to valid blocks. ((Count/Count))
system.l2_cache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2_cache.tags.occupancies::writebacks     0.179711                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.inst    23.722183                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.data   488.098106                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.avgOccs::writebacks     0.000351                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.inst       0.046332                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.data       0.953317                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::total                 1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2_cache.tags.ageTaskId_1024::0            140                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::1            365                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::2              6                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::4              1                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2_cache.tags.tagAccesses             18299784                       # Number of tag accesses (Count)
system.l2_cache.tags.dataAccesses            18299784                       # Number of data accesses (Count)
system.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14086408000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     51561.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      2591.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     77573.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000136692500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2869                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2869                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               213812                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               48773                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        80299                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       51561                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      80299                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     51561                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     135                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  80299                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 51561                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    65477                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    13980                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      461                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      141                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       56                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       28                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       17                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    2633                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    2663                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2833                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2864                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2872                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2879                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2880                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2873                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2873                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2929                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2893                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2900                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2996                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2913                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2942                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2871                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2876                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2869                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2869                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       27.922621                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      27.275632                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       7.295392                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-23            663     23.11%     23.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24-31           1564     54.51%     77.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-39            571     19.90%     97.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::40-47             44      1.53%     99.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::48-55             10      0.35%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::56-63              4      0.14%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-71              5      0.17%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::72-79              3      0.10%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::80-87              1      0.03%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-103             1      0.03%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::104-111            1      0.03%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::120-127            1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::200-207            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2869                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2869                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.969676                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.957410                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.651241                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               205      7.15%      7.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                29      1.01%      8.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              2292     79.89%     88.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               334     11.64%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 9      0.31%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2869                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     8640                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  5139136                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               3299904                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               364829415.70342135                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               234261566.18493515                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    14086352000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      106828.09                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       165824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      4964672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      3299520                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 11771915.168153584003                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 352444143.318864524364                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 234234305.864206135273                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2591                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        77708                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        51561                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     86151000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   2068909750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 334157227250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     33250.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26624.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   6480813.55                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       165824                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      4973312                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         5139136                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       165824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       165824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      3299904                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      3299904                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          2591                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         77708                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            80299                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        51561                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           51561                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        11771915                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       353057501                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          364829416                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     11771915                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       11771915                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    234261566                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         234261566                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    234261566                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       11771915                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      353057501                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         599090982                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 80164                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                51555                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          4788                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          4698                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          4805                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          4744                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          4893                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          5119                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          5460                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          5695                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          4849                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          4960                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         4944                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         5160                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         5134                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         5049                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         4826                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         5040                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          3183                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          3162                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3162                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3084                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          3074                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          3184                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3108                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3933                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3100                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3077                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         3222                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         3231                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         3423                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         3207                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3202                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         3203                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                651985750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              400820000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2155060750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8133.15                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            26883.15                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                69767                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               46071                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             87.03                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            89.36                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        15883                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   530.741044                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   335.793865                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   395.339129                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         3003     18.91%     18.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         3095     19.49%     38.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1084      6.82%     45.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          667      4.20%     49.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          619      3.90%     53.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          778      4.90%     58.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1360      8.56%     66.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         1470      9.26%     76.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         3807     23.97%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        15883                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            5130496                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         3299520                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               364.216058                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               234.234306                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     4.68                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.85                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.83                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                87.94                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14086408000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         57883980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         30769860                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       287042280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      135145800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1111883760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   5287640910                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    956430240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     7866796830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    558.467200                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2432867250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    470340000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  11183200750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         55506360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         29506125                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       285328680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      133971300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1111883760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   5258830830                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    980691360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     7855718415                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    557.680738                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2494233750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    470340000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  11121834250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  14086408000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               79871                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         51561                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             28737                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                428                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               428                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          79871                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::system.mem_ctrl.port       240896                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::total       240896                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  240896                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_cache.mem_side_port::system.mem_ctrl.port      8439040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_cache.mem_side_port::total      8439040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  8439040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              80299                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    80299    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                80299                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14086408000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           366841002                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          424504000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         160597                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        80298                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
