Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 17 09:38:33 2024
| Host         : DESKTOP-AB5F7U5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SS_Decoder_control_sets_placed.rpt
| Design       : SS_Decoder
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   131 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |              76 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             152 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------+--------------------------+------------------+----------------+--------------+
|   Clock Signal   |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------+--------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | db_r/O_i_1__3_n_0        |                          |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | db_r/Iv_i_1__3_n_0       |                          |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | db_u/Iv_i_1__0_n_0       |                          |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | db_u/O_i_1__0_n_0        |                          |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | anim_counter             |                          |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | db_c/O_i_1_n_0           |                          |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | db_c/clear               |                          |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | db_d/Iv_i_1__1_n_0       |                          |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | db_d/O_i_1__1_n_0        |                          |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | db_l/Iv_i_1__2_n_0       |                          |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | db_l/O_i_1__2_n_0        |                          |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | goal_floor[3]_i_1_n_0    |                          |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG | current_floor[3]_i_1_n_0 |                          |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG | db_d/E[0]                |                          |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG |                          | pwm_counter[0]_i_1_n_0   |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG |                          | counter[0]_i_1_n_0       |                5 |             17 |         3.40 |
|  clock_IBUF_BUFG | db_r/cnt                 | db_r/Iv_i_1__3_n_0       |                5 |             20 |         4.00 |
|  clock_IBUF_BUFG | db_u/cnt                 | db_u/Iv_i_1__0_n_0       |                5 |             20 |         4.00 |
|  clock_IBUF_BUFG | db_c/cnt                 | db_c/clear               |                5 |             20 |         4.00 |
|  clock_IBUF_BUFG | db_d/cnt                 | db_d/Iv_i_1__1_n_0       |                5 |             20 |         4.00 |
|  clock_IBUF_BUFG | db_l/cnt                 | db_l/Iv_i_1__2_n_0       |                5 |             20 |         4.00 |
|  clock_IBUF_BUFG |                          |                          |               14 |             24 |         1.71 |
|  clock_IBUF_BUFG | anim_counter             | anim_counter[24]_i_1_n_0 |                6 |             24 |         4.00 |
|  clock_IBUF_BUFG | door_timer[25]_i_1_n_0   |                          |                6 |             26 |         4.33 |
|  clock_IBUF_BUFG | audio_timer[26]_i_1_n_0  |                          |                7 |             27 |         3.86 |
|  clock_IBUF_BUFG | anim_counter             | move_counter[27]_i_1_n_0 |                8 |             28 |         3.50 |
+------------------+--------------------------+--------------------------+------------------+----------------+--------------+


