{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752524846066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752524846066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 14 17:27:26 2025 " "Processing started: Mon Jul 14 17:27:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752524846066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524846066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sudoku -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524846066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752524846154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752524846154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/victory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/victory.v" { { "Info" "ISGN_ENTITY_NAME" "1 victory " "Found entity 1: victory" {  } { { "../modelsim/victory.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/victory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524849622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524849622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524849622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524849622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "../modelsim/stopwatch.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524849623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524849623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524849623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524849623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524849623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524849623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "../modelsim/random.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524849623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524849623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/position_updater.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/position_updater.v" { { "Info" "ISGN_ENTITY_NAME" "1 position_updater " "Found entity 1: position_updater" {  } { { "../modelsim/position_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/position_updater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524849624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524849624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_selector " "Found entity 1: map_selector" {  } { { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524849624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524849624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency " "Found entity 1: frequency" {  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524849624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524849624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../modelsim/display.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524849624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524849624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/difficulty_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/difficulty_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 difficulty_selector " "Found entity 1: difficulty_selector" {  } { { "../modelsim/difficulty_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/difficulty_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524849624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524849624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/define_maps.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/define_maps.v" { { "Info" "ISGN_ENTITY_NAME" "1 define_maps " "Found entity 1: define_maps" {  } { { "../modelsim/define_maps.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/define_maps.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524849625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524849625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/defeat.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/defeat.v" { { "Info" "ISGN_ENTITY_NAME" "1 defeat " "Found entity 1: defeat" {  } { { "../modelsim/defeat.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/defeat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524849625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524849625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/button_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/button_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Found entity 1: button_handler" {  } { { "../modelsim/button_handler.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/button_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524849625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524849625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_updater " "Found entity 1: board_updater" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524849625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524849625 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "stopwatch stopwatch.v(13) " "Verilog HDL Parameter Declaration warning at stopwatch.v(13): Parameter Declaration in module \"stopwatch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modelsim/stopwatch.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1752524849626 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "state_machine state_machine.v(44) " "Verilog HDL Parameter Declaration warning at state_machine.v(44): Parameter Declaration in module \"state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1752524849626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752524849651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency frequency:game_frequency " "Elaborating entity \"frequency\" for hierarchy \"frequency:game_frequency\"" {  } { { "../modelsim/top.v" "game_frequency" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524849653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency.v(18) " "Verilog HDL assignment warning at frequency.v(18): truncated value with size 32 to match size of target (26)" {  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752524849654 "|top|frequency:game_frequency"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_handler button_handler:bh " "Elaborating entity \"button_handler\" for hierarchy \"button_handler:bh\"" {  } { { "../modelsim/top.v" "bh" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524849654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:d " "Elaborating entity \"display\" for hierarchy \"display:d\"" {  } { { "../modelsim/top.v" "d" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524849654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch stopwatch:sw " "Elaborating entity \"stopwatch\" for hierarchy \"stopwatch:sw\"" {  } { { "../modelsim/top.v" "sw" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524849655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency stopwatch:sw\|frequency:fd " "Elaborating entity \"frequency\" for hierarchy \"stopwatch:sw\|frequency:fd\"" {  } { { "../modelsim/stopwatch.v" "fd" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524849655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency.v(18) " "Verilog HDL assignment warning at frequency.v(18): truncated value with size 32 to match size of target (26)" {  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752524849656 "|top|stopwatch:sw|frequency:fd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:sc " "Elaborating entity \"score\" for hierarchy \"score:sc\"" {  } { { "../modelsim/top.v" "sc" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524849656 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 score.v(15) " "Verilog HDL assignment warning at score.v(15): truncated value with size 32 to match size of target (7)" {  } { { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752524849656 "|top|score:sc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 score.v(19) " "Verilog HDL assignment warning at score.v(19): truncated value with size 32 to match size of target (7)" {  } { { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752524849656 "|top|score:sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_selector map_selector:ms " "Elaborating entity \"map_selector\" for hierarchy \"map_selector:ms\"" {  } { { "../modelsim/top.v" "ms" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524849659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "define_maps map_selector:ms\|define_maps:dm " "Elaborating entity \"define_maps\" for hierarchy \"map_selector:ms\|define_maps:dm\"" {  } { { "../modelsim/map_selector.v" "dm" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524849920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random map_selector:ms\|random:r " "Elaborating entity \"random\" for hierarchy \"map_selector:ms\|random:r\"" {  } { { "../modelsim/map_selector.v" "r" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524849924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:sm " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:sm\"" {  } { { "../modelsim/top.v" "sm" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524849924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 state_machine.v(62) " "Verilog HDL assignment warning at state_machine.v(62): truncated value with size 32 to match size of target (4)" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752524849926 "|top|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 state_machine.v(63) " "Verilog HDL assignment warning at state_machine.v(63): truncated value with size 32 to match size of target (4)" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752524849926 "|top|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 state_machine.v(64) " "Verilog HDL assignment warning at state_machine.v(64): truncated value with size 32 to match size of target (4)" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752524849926 "|top|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 state_machine.v(70) " "Verilog HDL assignment warning at state_machine.v(70): truncated value with size 32 to match size of target (7)" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752524849926 "|top|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 state_machine.v(71) " "Verilog HDL assignment warning at state_machine.v(71): truncated value with size 32 to match size of target (8)" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752524849926 "|top|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 state_machine.v(72) " "Verilog HDL assignment warning at state_machine.v(72): truncated value with size 32 to match size of target (9)" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752524849926 "|top|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "state_machine.v(153) " "Verilog HDL Case Statement warning at state_machine.v(153): incomplete case statement has no default case item" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 153 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752524849926 "|top|state_machine:sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_updater state_machine:sm\|board_updater:b_up " "Elaborating entity \"board_updater\" for hierarchy \"state_machine:sm\|board_updater:b_up\"" {  } { { "../modelsim/state_machine.v" "b_up" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524849926 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "board_updater.v(56) " "Verilog HDL Case Statement warning at board_updater.v(56): incomplete case statement has no default case item" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 56 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752524849933 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "board_updater.v(56) " "Verilog HDL Case Statement information at board_updater.v(56): all case item expressions in this case statement are onehot" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1752524849933 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_updater state_machine:sm\|position_updater:pos_up " "Elaborating entity \"position_updater\" for hierarchy \"state_machine:sm\|position_updater:pos_up\"" {  } { { "../modelsim/state_machine.v" "pos_up" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524849933 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "position_updater.v(33) " "Verilog HDL Case Statement warning at position_updater.v(33): incomplete case statement has no default case item" {  } { { "../modelsim/position_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/position_updater.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752524849934 "|top|state_machine:sm|position_updater:pos_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "difficulty_selector state_machine:sm\|difficulty_selector:d_sel " "Elaborating entity \"difficulty_selector\" for hierarchy \"state_machine:sm\|difficulty_selector:d_sel\"" {  } { { "../modelsim/state_machine.v" "d_sel" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524849934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "victory state_machine:sm\|victory:v " "Elaborating entity \"victory\" for hierarchy \"state_machine:sm\|victory:v\"" {  } { { "../modelsim/state_machine.v" "v" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524849934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "defeat state_machine:sm\|defeat:d " "Elaborating entity \"defeat\" for hierarchy \"state_machine:sm\|defeat:d\"" {  } { { "../modelsim/state_machine.v" "d" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524849934 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "state_machine:sm\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"state_machine:sm\|Mod0\"" {  } { { "../modelsim/state_machine.v" "Mod0" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752524918507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "state_machine:sm\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"state_machine:sm\|Mod1\"" {  } { { "../modelsim/state_machine.v" "Mod1" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752524918507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "state_machine:sm\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"state_machine:sm\|Div0\"" {  } { { "../modelsim/state_machine.v" "Div0" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752524918507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "state_machine:sm\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"state_machine:sm\|Div1\"" {  } { { "../modelsim/state_machine.v" "Div1" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752524918507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "state_machine:sm\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"state_machine:sm\|Mod2\"" {  } { { "../modelsim/state_machine.v" "Mod2" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752524918507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "state_machine:sm\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"state_machine:sm\|Mod3\"" {  } { { "../modelsim/state_machine.v" "Mod3" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752524918507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "state_machine:sm\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"state_machine:sm\|Div2\"" {  } { { "../modelsim/state_machine.v" "Div2" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752524918507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "score:sc\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"score:sc\|Mult0\"" {  } { { "../modelsim/score.v" "Mult0" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752524918507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score:sc\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score:sc\|Div0\"" {  } { { "../modelsim/score.v" "Div0" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752524918507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "map_selector:ms\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"map_selector:ms\|Mult0\"" {  } { { "../modelsim/map_selector.v" "Mult0" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752524918507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "map_selector:ms\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"map_selector:ms\|Mult1\"" {  } { { "../modelsim/map_selector.v" "Mult1" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752524918507 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1752524918507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "state_machine:sm\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"state_machine:sm\|lpm_divide:Mod0\"" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_machine:sm\|lpm_divide:Mod0 " "Instantiated megafunction \"state_machine:sm\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918524 ""}  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752524918524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "state_machine:sm\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"state_machine:sm\|lpm_divide:Mod1\"" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_machine:sm\|lpm_divide:Mod1 " "Instantiated megafunction \"state_machine:sm\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918581 ""}  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752524918581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_l9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "state_machine:sm\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"state_machine:sm\|lpm_divide:Div0\"" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_machine:sm\|lpm_divide:Div0 " "Instantiated megafunction \"state_machine:sm\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918603 ""}  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752524918603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "state_machine:sm\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"state_machine:sm\|lpm_divide:Div1\"" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_machine:sm\|lpm_divide:Div1 " "Instantiated megafunction \"state_machine:sm\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918622 ""}  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752524918622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "state_machine:sm\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"state_machine:sm\|lpm_divide:Mod2\"" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_machine:sm\|lpm_divide:Mod2 " "Instantiated megafunction \"state_machine:sm\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918641 ""}  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752524918641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "state_machine:sm\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"state_machine:sm\|lpm_divide:Mod3\"" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_machine:sm\|lpm_divide:Mod3 " "Instantiated megafunction \"state_machine:sm\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918643 ""}  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752524918643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j9m " "Found entity 1: lpm_divide_j9m" {  } { { "db/lpm_divide_j9m.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_j9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_44f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "state_machine:sm\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"state_machine:sm\|lpm_divide:Div2\"" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_machine:sm\|lpm_divide:Div2 " "Instantiated megafunction \"state_machine:sm\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918666 ""}  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752524918666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lhm " "Found entity 1: lpm_divide_lhm" {  } { { "db/lpm_divide_lhm.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_lhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_e4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score:sc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"score:sc\|lpm_mult:Mult0\"" {  } { { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score:sc\|lpm_mult:Mult0 " "Instantiated megafunction \"score:sc\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918697 ""}  } { { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752524918697 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "score:sc\|lpm_mult:Mult0\|multcore:mult_core score:sc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"score:sc\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"score:sc\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918706 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "score:sc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder score:sc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"score:sc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"score:sc\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "score:sc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] score:sc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"score:sc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"score:sc\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918762 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "score:sc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add score:sc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"score:sc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"score:sc\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918764 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "score:sc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] score:sc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"score:sc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"score:sc\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/add_sub_ogh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918783 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "score:sc\|lpm_mult:Mult0\|altshift:external_latency_ffs score:sc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"score:sc\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"score:sc\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score:sc\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"score:sc\|lpm_divide:Div0\"" {  } { { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score:sc\|lpm_divide:Div0 " "Instantiated megafunction \"score:sc\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918808 ""}  } { { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752524918808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752524918831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524918831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "map_selector:ms\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult0\"" {  } { { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "map_selector:ms\|lpm_mult:Mult0 " "Instantiated megafunction \"map_selector:ms\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918841 ""}  } { { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752524918841 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "map_selector:ms\|lpm_mult:Mult0\|multcore:mult_core map_selector:ms\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"map_selector:ms\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918842 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "map_selector:ms\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder map_selector:ms\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"map_selector:ms\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918843 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "map_selector:ms\|lpm_mult:Mult0\|altshift:external_latency_ffs map_selector:ms\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"map_selector:ms\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "map_selector:ms\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\"" {  } { { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "map_selector:ms\|lpm_mult:Mult1 " "Instantiated megafunction \"map_selector:ms\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752524918844 ""}  } { { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752524918844 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "map_selector:ms\|lpm_mult:Mult1\|multcore:mult_core map_selector:ms\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918845 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "map_selector:ms\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder map_selector:ms\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918846 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "map_selector:ms\|lpm_mult:Mult1\|altshift:external_latency_ffs map_selector:ms\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524918846 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 41 -1 0 } } { "../modelsim/random.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1752524920299 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1752524920299 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[1\] GND " "Pin \"d3\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752524921465 "|top|d3[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1752524921465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752524921525 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "state_machine:sm\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"state_machine:sm\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_84f.tdf" "add_sub_6_result_int\[0\]~10" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_84f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1752524923570 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1752524923570 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752524923668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752524923668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1941 " "Implemented 1941 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752524923739 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752524923739 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1867 " "Implemented 1867 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752524923739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752524923739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752524923746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 14 17:28:43 2025 " "Processing ended: Mon Jul 14 17:28:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752524923746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752524923746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752524923746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752524923746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1752524924670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752524924670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 14 17:28:44 2025 " "Processing started: Mon Jul 14 17:28:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752524924670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1752524924670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sudoku -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1752524924670 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1752524924685 ""}
{ "Info" "0" "" "Project  = sudoku" {  } {  } 0 0 "Project  = sudoku" 0 0 "Fitter" 0 0 1752524924685 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1752524924685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1752524924718 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1752524924718 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1752524924724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752524924747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752524924747 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1752524924936 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1752524924939 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752524924966 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752524924966 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752524924966 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752524924966 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1752524924966 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 3749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752524924968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 3751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752524924968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 3753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752524924968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 3755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752524924968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 3757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752524924968 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1752524924968 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1752524924969 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1752524925679 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1752524925680 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1752524925689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1752524925689 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1752524925690 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752524925833 ""}  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 3744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752524925833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequency:game_frequency\|out_clk  " "Automatically promoted node frequency:game_frequency\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752524925833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency:game_frequency\|out_clk~0 " "Destination node frequency:game_frequency\|out_clk~0" {  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 3125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752524925833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1752524925833 ""}  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 1291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752524925833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stopwatch:sw\|frequency:fd\|out_clk  " "Automatically promoted node stopwatch:sw\|frequency:fd\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752524925833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stopwatch:sw\|frequency:fd\|out_clk~0 " "Destination node stopwatch:sw\|frequency:fd\|out_clk~0" {  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 3153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752524925833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1752524925833 ""}  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 1182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752524925833 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1752524926014 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1752524926015 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1752524926015 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752524926017 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752524926019 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1752524926022 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1752524926022 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1752524926023 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1752524926024 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1752524926026 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1752524926026 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752524926241 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1752524926244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1752524927095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752524927308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1752524927337 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1752524929945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752524929945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1752524930210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X81_Y24 X91_Y36 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36" {  } { { "loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36"} { { 12 { 0 ""} 81 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1752524932109 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1752524932109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1752524933845 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1752524933845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752524933846 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1752524933925 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752524933935 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752524934137 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752524934138 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752524934382 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752524934685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1616 " "Peak virtual memory: 1616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752524935310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 14 17:28:55 2025 " "Processing ended: Mon Jul 14 17:28:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752524935310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752524935310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752524935310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1752524935310 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1752524936269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752524936269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 14 17:28:56 2025 " "Processing started: Mon Jul 14 17:28:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752524936269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1752524936269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sudoku -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1752524936269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1752524936368 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1752524937539 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1752524937582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752524937692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 14 17:28:57 2025 " "Processing ended: Mon Jul 14 17:28:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752524937692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752524937692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752524937692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1752524937692 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1752524938263 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1752524938561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752524938562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 14 17:28:58 2025 " "Processing started: Mon Jul 14 17:28:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752524938562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1752524938562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sudoku -c top " "Command: quartus_sta sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1752524938562 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1752524938578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1752524938624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1752524938625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752524938649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752524938649 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1752524938923 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1752524938923 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752524938927 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stopwatch:sw\|frequency:fd\|out_clk stopwatch:sw\|frequency:fd\|out_clk " "create_clock -period 1.000 -name stopwatch:sw\|frequency:fd\|out_clk stopwatch:sw\|frequency:fd\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752524938927 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency:game_frequency\|out_clk frequency:game_frequency\|out_clk " "create_clock -period 1.000 -name frequency:game_frequency\|out_clk frequency:game_frequency\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752524938927 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752524938927 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1752524938931 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752524938931 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1752524938931 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1752524938935 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752524938975 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752524938975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -34.848 " "Worst-case setup slack is -34.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524938976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524938976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.848            -241.277 clk  " "  -34.848            -241.277 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524938976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.872           -2714.840 frequency:game_frequency\|out_clk  " "   -9.872           -2714.840 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524938976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.673             -52.800 stopwatch:sw\|frequency:fd\|out_clk  " "   -2.673             -52.800 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524938976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752524938976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.443 " "Worst-case hold slack is 0.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524938978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524938978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 frequency:game_frequency\|out_clk  " "    0.443               0.000 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524938978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 stopwatch:sw\|frequency:fd\|out_clk  " "    0.443               0.000 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524938978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 clk  " "    0.485               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524938978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752524938978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752524938979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752524938979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524938980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524938980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -96.681 clk  " "   -3.000             -96.681 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524938980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -750.935 frequency:game_frequency\|out_clk  " "   -1.487            -750.935 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524938980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 stopwatch:sw\|frequency:fd\|out_clk  " "   -1.487             -32.714 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524938980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752524938980 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752524939020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1752524939031 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1752524939298 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752524939372 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752524939380 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752524939380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.634 " "Worst-case setup slack is -31.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.634            -216.937 clk  " "  -31.634            -216.937 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.212           -2546.620 frequency:game_frequency\|out_clk  " "   -9.212           -2546.620 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.442             -47.867 stopwatch:sw\|frequency:fd\|out_clk  " "   -2.442             -47.867 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752524939380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.393 " "Worst-case hold slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 frequency:game_frequency\|out_clk  " "    0.393               0.000 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 stopwatch:sw\|frequency:fd\|out_clk  " "    0.393               0.000 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 clk  " "    0.449               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752524939384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752524939385 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752524939386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -96.681 clk  " "   -3.000             -96.681 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -750.935 frequency:game_frequency\|out_clk  " "   -1.487            -750.935 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 stopwatch:sw\|frequency:fd\|out_clk  " "   -1.487             -32.714 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752524939387 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752524939429 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752524939506 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752524939509 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752524939509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.227 " "Worst-case setup slack is -14.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.227             -73.263 clk  " "  -14.227             -73.263 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.726            -918.446 frequency:game_frequency\|out_clk  " "   -3.726            -918.446 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500              -8.932 stopwatch:sw\|frequency:fd\|out_clk  " "   -0.500              -8.932 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752524939511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 frequency:game_frequency\|out_clk  " "    0.182               0.000 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 stopwatch:sw\|frequency:fd\|out_clk  " "    0.183               0.000 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 clk  " "    0.195               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752524939514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752524939516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752524939518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -69.907 clk  " "   -3.000             -69.907 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -505.000 frequency:game_frequency\|out_clk  " "   -1.000            -505.000 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 stopwatch:sw\|frequency:fd\|out_clk  " "   -1.000             -22.000 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752524939519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752524939519 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752524939767 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752524939773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752524939808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 14 17:28:59 2025 " "Processing ended: Mon Jul 14 17:28:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752524939808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752524939808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752524939808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1752524939808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1752524940772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752524940772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 14 17:29:00 2025 " "Processing started: Mon Jul 14 17:29:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752524940772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1752524940772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sudoku -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1752524940772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1752524940890 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo /home/andreojr/dev/edu/engg52/sudoku/quartus/simulation/questa/ simulation " "Generated file top.vo in folder \"/home/andreojr/dev/edu/engg52/sudoku/quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1752524941048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752524941062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 14 17:29:01 2025 " "Processing ended: Mon Jul 14 17:29:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752524941062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752524941062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752524941062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1752524941062 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1752524941668 ""}
