#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun  1 10:53:59 2019
# Process ID: 5496
# Current directory: C:/FILES/asw_files/FPGA/spartan7_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4972 C:\FILES\asw_files\FPGA\spartan7_test\spartan7_test.xpr
# Log file: C:/FILES/asw_files/FPGA/spartan7_test/vivado.log
# Journal file: C:/FILES/asw_files/FPGA/spartan7_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.xpr
update_compile_order -fileset sources_1
close [ open C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_receive.v w ]
add_files C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_receive.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top spi_receive [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_receive_tbh.v w ]
add_files -fileset sim_1 C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_receive_tbh.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top spi_receive_tbh [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source spi_receive_tbh.tcl
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
launch_simulation -mode post-implementation -type timing
source spi_receive_tbh.tcl
run 1 us
run 1 us
run 1 us
run 1 us
relaunch_sim
run 5 us
restart
run 5 us
close_sim
close_design
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-implementation -type timing
source spi_receive_tbh.tcl
run 5 us
relaunch_sim
run 5 us
relaunch_sim
run 5 us
relaunch_sim
run 5 us
run 5 us
relaunch_sim
run 5 us
run 5 us
relaunch_sim
run 10 us
close_sim
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-implementation -type timing
launch_simulation -mode post-implementation -type timing
source spi_receive_tbh.tcl
run 10 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
restart
run 16 us
close_sim
set_property -dict [list CONFIG.Input_Depth {32} CONFIG.Output_Depth {32} CONFIG.Data_Count_Width {5} CONFIG.Write_Data_Count_Width {5} CONFIG.Read_Data_Count_Width {5} CONFIG.Full_Threshold_Assert_Value {29} CONFIG.Full_Threshold_Negate_Value {28}] [get_ips fifo_generator_0]
generate_target all [get_files  C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs -jobs 8 fifo_generator_0_synth_1
export_simulation -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/sim_scripts -ip_user_files_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files -ipstatic_source_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/modelsim} {questa=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/questa} {riviera=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/riviera} {activehdl=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-implementation -type timing
source spi_receive_tbh.tcl
run 16 us
run 16 us
relaunch_sim
run 16 us
run 16 us
relaunch_sim
run 16 us
relaunch_sim
run 16 us
close_sim
close_design
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-implementation -type timing
source spi_receive_tbh.tcl
run 16 us
relaunch_sim
run 16 us
relaunch_sim
run 16 us
relaunch_sim
run 16 us
run 16 us
run 16 us
close_sim
close_design
