#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Mar 17 15:50:32 2018
# Process ID: 9104
# Log file: C:/Users/Lauro/Desktop/CECS-461/Lab_2/project_2/vivado.log
# Journal file: C:/Users/Lauro/Desktop/CECS-461/Lab_2/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lauro/Desktop/CECS-461/Lab_2/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 825.379 ; gain = 236.988
save_project_as lab3 C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3 -force
save_project_as: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 841.852 ; gain = 12.746
set_property  ip_repo_paths  C:/Users/Lauro/Desktop/CECS-461/Lab_3/CustomIP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lauro/Desktop/CECS-461/Lab_3/CustomIP'.
open_bd_design {C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/system.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_ip:1.0 led_ip_0
endgroup
set_property name led_ip [get_bd_cells led_ip_0]
set_property -dict [list CONFIG.LED_WIDTH {4}] [get_bd_cells led_ip]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins led_ip/S_AXI]
</led_ip/S_AXI/S_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
regenerate_bd_layout
startgroup
create_bd_port -dir O -from 3 -to 0 LED
connect_bd_net [get_bd_pins /led_ip/LED] [get_bd_ports LED]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40000000[ 8K ]>
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
regenerate_bd_layout
validate_bd_design
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.445 ; gain = 32.340
validate_bd_design -force
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1008.758 ; gain = 15.313
add_files -fileset constrs_1 -norecurse C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3_zybo.xdc
generate_target all [get_files  C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
Wrote  : <C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block buttons .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_xbar_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_led_ip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_led_ip_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_led_ip_0_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_led_ip_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_led_ip_0_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'system_led_ip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_bram_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_bram_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_bram_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_bram_ctrl_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_bram_ctrl_0_bram_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_bram_ctrl_0_bram_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_bram_ctrl_0_bram_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_axi_bram_ctrl_0_bram_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_bram_ctrl_0_bram_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_1' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_2' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_2' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_3'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_3' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_3'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_3' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1064.434 ; gain = 39.363
save_bd_design
Wrote  : <C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 17 16:04:05 2018] Launched synth_1...
Run output will be captured here: C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.runs/synth_1/runme.log
[Sat Mar 17 16:04:05 2018] Launched impl_1...
Run output will be captured here: C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 17 16:10:29 2018...
