
Final_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006fa4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001798  08007148  08007148  00008148  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088e0  080088e0  0000a1d0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080088e0  080088e0  000098e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088e8  080088e8  0000a1d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088e8  080088e8  000098e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080088ec  080088ec  000098ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d0  20000000  080088f0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000228  200001d0  08008ac0  0000a1d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003f8  08008ac0  0000a3f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005647  00000000  00000000  0000a200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b0f  00000000  00000000  0000f847  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005a8  00000000  00000000  00011358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003f9  00000000  00000000  00011900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010f54  00000000  00000000  00011cf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000820c  00000000  00000000  00022c4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000597fa  00000000  00000000  0002ae59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00084653  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025a8  00000000  00000000  00084698  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  00086c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d0 	.word	0x200001d0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800712c 	.word	0x0800712c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d4 	.word	0x200001d4
 80001dc:	0800712c 	.word	0x0800712c

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <cli_init>:
                                                  {"kd", cli_set_kd_handler, false},
                                                  {"ref", cli_set_ref_handler, false},
                                                  {"exit", cli_exit_command_handler, true}};

void cli_init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
        cli_show_startup_menu();
 8000bdc:	f000 fce6 	bl	80015ac <cli_show_startup_menu>
}
 8000be0:	bf00      	nop
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <cli_process_rx_byte>:

void cli_process_rx_byte(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b086      	sub	sp, #24
 8000be8:	af00      	add	r7, sp, #0
        uint8_t ch = uart_read_char;
 8000bea:	4b29      	ldr	r3, [pc, #164]	@ (8000c90 <cli_process_rx_byte+0xac>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	75fb      	strb	r3, [r7, #23]

        // A button press while stream is on stops the stream.
        if (cli_stream_is_on)
 8000bf0:	4b28      	ldr	r3, [pc, #160]	@ (8000c94 <cli_process_rx_byte+0xb0>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d00a      	beq.n	8000c10 <cli_process_rx_byte+0x2c>
        {
                cli_stream_is_on      = false;
 8000bfa:	4b26      	ldr	r3, [pc, #152]	@ (8000c94 <cli_process_rx_byte+0xb0>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	701a      	strb	r2, [r3, #0]
                systick_print_counter = 0U;
 8000c00:	4b25      	ldr	r3, [pc, #148]	@ (8000c98 <cli_process_rx_byte+0xb4>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	801a      	strh	r2, [r3, #0]
                terminal_insert_new_line();
 8000c06:	f002 f8fb 	bl	8002e00 <terminal_insert_new_line>
                terminal_print_arrow();
 8000c0a:	f002 f903 	bl	8002e14 <terminal_print_arrow>
                                cli_buffer[cli_cmd_line_index++] = ch;
                                printf("%c", ch);
                        }
                }
        }
}
 8000c0e:	e03a      	b.n	8000c86 <cli_process_rx_byte+0xa2>
                if (ch == '\r' || ch == '\n')
 8000c10:	7dfb      	ldrb	r3, [r7, #23]
 8000c12:	2b0d      	cmp	r3, #13
 8000c14:	d002      	beq.n	8000c1c <cli_process_rx_byte+0x38>
 8000c16:	7dfb      	ldrb	r3, [r7, #23]
 8000c18:	2b0a      	cmp	r3, #10
 8000c1a:	d114      	bne.n	8000c46 <cli_process_rx_byte+0x62>
                        terminal_insert_new_line();
 8000c1c:	f002 f8f0 	bl	8002e00 <terminal_insert_new_line>
                        cli_buffer[cli_cmd_line_index] = '\0';
 8000c20:	4b1e      	ldr	r3, [pc, #120]	@ (8000c9c <cli_process_rx_byte+0xb8>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a1e      	ldr	r2, [pc, #120]	@ (8000ca0 <cli_process_rx_byte+0xbc>)
 8000c26:	2100      	movs	r1, #0
 8000c28:	54d1      	strb	r1, [r2, r3]
                        command_t command              = cli_tokenize_command(cli_buffer);
 8000c2a:	1d3b      	adds	r3, r7, #4
 8000c2c:	491c      	ldr	r1, [pc, #112]	@ (8000ca0 <cli_process_rx_byte+0xbc>)
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f000 f8fd 	bl	8000e2e <cli_tokenize_command>
                        cli_execute_command(command);
 8000c34:	1d3b      	adds	r3, r7, #4
 8000c36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c38:	f000 f94c 	bl	8000ed4 <cli_execute_command>
                        cli_cmd_line_index = 0;
 8000c3c:	4b17      	ldr	r3, [pc, #92]	@ (8000c9c <cli_process_rx_byte+0xb8>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
                {
 8000c42:	bf00      	nop
}
 8000c44:	e01f      	b.n	8000c86 <cli_process_rx_byte+0xa2>
                else if (ch == '\b')
 8000c46:	7dfb      	ldrb	r3, [r7, #23]
 8000c48:	2b08      	cmp	r3, #8
 8000c4a:	d10c      	bne.n	8000c66 <cli_process_rx_byte+0x82>
                        if (cli_cmd_line_index != 0)
 8000c4c:	4b13      	ldr	r3, [pc, #76]	@ (8000c9c <cli_process_rx_byte+0xb8>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d018      	beq.n	8000c86 <cli_process_rx_byte+0xa2>
                                cli_cmd_line_index--;
 8000c54:	4b11      	ldr	r3, [pc, #68]	@ (8000c9c <cli_process_rx_byte+0xb8>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	3b01      	subs	r3, #1
 8000c5a:	4a10      	ldr	r2, [pc, #64]	@ (8000c9c <cli_process_rx_byte+0xb8>)
 8000c5c:	6013      	str	r3, [r2, #0]
                                printf("\b \b");
 8000c5e:	4811      	ldr	r0, [pc, #68]	@ (8000ca4 <cli_process_rx_byte+0xc0>)
 8000c60:	f003 fc62 	bl	8004528 <iprintf>
}
 8000c64:	e00f      	b.n	8000c86 <cli_process_rx_byte+0xa2>
                        if (cli_cmd_line_index < CLI_BUFFER_LEN - 1)
 8000c66:	4b0d      	ldr	r3, [pc, #52]	@ (8000c9c <cli_process_rx_byte+0xb8>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	2b3e      	cmp	r3, #62	@ 0x3e
 8000c6c:	dc0b      	bgt.n	8000c86 <cli_process_rx_byte+0xa2>
                                cli_buffer[cli_cmd_line_index++] = ch;
 8000c6e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c9c <cli_process_rx_byte+0xb8>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	1c5a      	adds	r2, r3, #1
 8000c74:	4909      	ldr	r1, [pc, #36]	@ (8000c9c <cli_process_rx_byte+0xb8>)
 8000c76:	600a      	str	r2, [r1, #0]
 8000c78:	4909      	ldr	r1, [pc, #36]	@ (8000ca0 <cli_process_rx_byte+0xbc>)
 8000c7a:	7dfa      	ldrb	r2, [r7, #23]
 8000c7c:	54ca      	strb	r2, [r1, r3]
                                printf("%c", ch);
 8000c7e:	7dfb      	ldrb	r3, [r7, #23]
 8000c80:	4618      	mov	r0, r3
 8000c82:	f003 fc63 	bl	800454c <putchar>
}
 8000c86:	bf00      	nop
 8000c88:	3718      	adds	r7, #24
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	200002aa 	.word	0x200002aa
 8000c94:	200001ec 	.word	0x200001ec
 8000c98:	200002a0 	.word	0x200002a0
 8000c9c:	20000234 	.word	0x20000234
 8000ca0:	200001f4 	.word	0x200001f4
 8000ca4:	08007188 	.word	0x08007188

08000ca8 <cli_button_handler>:
/*
 * Although the push button does not really belong to CLI, but this file and this name is the most
 * appropriate choice for it.
 */
void cli_button_handler(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
        // Clear current line of the user command which was interrupted by button press.
        for (int i = 0; i < cli_cmd_line_index; i++)
 8000cae:	2300      	movs	r3, #0
 8000cb0:	607b      	str	r3, [r7, #4]
 8000cb2:	e005      	b.n	8000cc0 <cli_button_handler+0x18>
        {
                printf("\b \b");
 8000cb4:	4828      	ldr	r0, [pc, #160]	@ (8000d58 <cli_button_handler+0xb0>)
 8000cb6:	f003 fc37 	bl	8004528 <iprintf>
        for (int i = 0; i < cli_cmd_line_index; i++)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	607b      	str	r3, [r7, #4]
 8000cc0:	4b26      	ldr	r3, [pc, #152]	@ (8000d5c <cli_button_handler+0xb4>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	687a      	ldr	r2, [r7, #4]
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	dbf4      	blt.n	8000cb4 <cli_button_handler+0xc>
        }
        printf("The push button is pressed.");
 8000cca:	4825      	ldr	r0, [pc, #148]	@ (8000d60 <cli_button_handler+0xb8>)
 8000ccc:	f003 fc2c 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 8000cd0:	f002 f896 	bl	8002e00 <terminal_insert_new_line>

        // Reset command line buffer.
        cli_cmd_line_index = 0;
 8000cd4:	4b21      	ldr	r3, [pc, #132]	@ (8000d5c <cli_button_handler+0xb4>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]

        if (cli_config_is_entered_via_uart)
 8000cda:	4b22      	ldr	r3, [pc, #136]	@ (8000d64 <cli_button_handler+0xbc>)
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d006      	beq.n	8000cf0 <cli_button_handler+0x48>
        {
                printf("  Config mode is entered via UART. Button cannot change the mode now.");
 8000ce2:	4821      	ldr	r0, [pc, #132]	@ (8000d68 <cli_button_handler+0xc0>)
 8000ce4:	f003 fc20 	bl	8004528 <iprintf>
                terminal_insert_new_line();
 8000ce8:	f002 f88a 	bl	8002e00 <terminal_insert_new_line>
                terminal_print_arrow();
 8000cec:	f002 f892 	bl	8002e14 <terminal_print_arrow>
        }
        if (!cli_config_is_entered_via_uart)
 8000cf0:	4b1c      	ldr	r3, [pc, #112]	@ (8000d64 <cli_button_handler+0xbc>)
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	f083 0301 	eor.w	r3, r3, #1
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d028      	beq.n	8000d50 <cli_button_handler+0xa8>
        {
                converter_mode_t current_mode = converter_get_mode();
 8000cfe:	f001 fa67 	bl	80021d0 <converter_get_mode>
 8000d02:	4603      	mov	r3, r0
 8000d04:	70bb      	strb	r3, [r7, #2]
                converter_mode_t next_mode;

                switch (current_mode)
 8000d06:	78bb      	ldrb	r3, [r7, #2]
 8000d08:	2b02      	cmp	r3, #2
 8000d0a:	d00c      	beq.n	8000d26 <cli_button_handler+0x7e>
 8000d0c:	2b02      	cmp	r3, #2
 8000d0e:	dc0d      	bgt.n	8000d2c <cli_button_handler+0x84>
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d002      	beq.n	8000d1a <cli_button_handler+0x72>
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d003      	beq.n	8000d20 <cli_button_handler+0x78>
 8000d18:	e008      	b.n	8000d2c <cli_button_handler+0x84>
                {
                case IDLE:
                        next_mode = CONFIG;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	70fb      	strb	r3, [r7, #3]
                        break;
 8000d1e:	e005      	b.n	8000d2c <cli_button_handler+0x84>
                case CONFIG:
                        next_mode = MOD;
 8000d20:	2302      	movs	r3, #2
 8000d22:	70fb      	strb	r3, [r7, #3]

                        break;
 8000d24:	e002      	b.n	8000d2c <cli_button_handler+0x84>
                case MOD:
                        next_mode = IDLE;
 8000d26:	2300      	movs	r3, #0
 8000d28:	70fb      	strb	r3, [r7, #3]
                        break;
 8000d2a:	bf00      	nop
                }
                converter_set_mode(next_mode);
 8000d2c:	78fb      	ldrb	r3, [r7, #3]
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f001 fa5a 	bl	80021e8 <converter_set_mode>
                terminal_insert_new_line();
 8000d34:	f002 f864 	bl	8002e00 <terminal_insert_new_line>
                cli_print_mode_change_message(next_mode);
 8000d38:	78fb      	ldrb	r3, [r7, #3]
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f000 fe22 	bl	8001984 <cli_print_mode_change_message>
                cli_uart_block_until_ms = systick_get_ticks() + 5000UL;
 8000d40:	f001 ffe2 	bl	8002d08 <systick_get_ticks>
 8000d44:	4603      	mov	r3, r0
 8000d46:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8000d4a:	3308      	adds	r3, #8
 8000d4c:	4a07      	ldr	r2, [pc, #28]	@ (8000d6c <cli_button_handler+0xc4>)
 8000d4e:	6013      	str	r3, [r2, #0]
        }
}
 8000d50:	bf00      	nop
 8000d52:	3708      	adds	r7, #8
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	08007188 	.word	0x08007188
 8000d5c:	20000234 	.word	0x20000234
 8000d60:	0800718c 	.word	0x0800718c
 8000d64:	200001ed 	.word	0x200001ed
 8000d68:	080071a8 	.word	0x080071a8
 8000d6c:	200001f0 	.word	0x200001f0

08000d70 <cli_configure_mode_LEDs>:
 * to the converter but in the bonus task 2, this signal makes the PWM for
 * H-brdige switches and LEDs. Nevertheless, even in the basic task, we have to
 * use the PID controller output to make the PWM signal for the green LEDs.
 */
void cli_configure_mode_LEDs(converter_mode_t mode)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	71fb      	strb	r3, [r7, #7]
        switch (mode)
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	2b02      	cmp	r3, #2
 8000d7e:	d020      	beq.n	8000dc2 <cli_configure_mode_LEDs+0x52>
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	dc2b      	bgt.n	8000ddc <cli_configure_mode_LEDs+0x6c>
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d002      	beq.n	8000d8e <cli_configure_mode_LEDs+0x1e>
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d00d      	beq.n	8000da8 <cli_configure_mode_LEDs+0x38>
                gpio_set_pin(GPIO_PORT_A, GPIO_PIN_8);
                gpio_clear_pin(GPIO_PORT_B, GPIO_PIN_4);
                gpio_clear_pin(GPIO_PORT_B, GPIO_PIN_3);
                break;
        }
}
 8000d8c:	e026      	b.n	8000ddc <cli_configure_mode_LEDs+0x6c>
                gpio_set_pin(GPIO_PORT_B, GPIO_PIN_3);
 8000d8e:	2103      	movs	r1, #3
 8000d90:	2001      	movs	r0, #1
 8000d92:	f001 fb2b 	bl	80023ec <gpio_set_pin>
                gpio_clear_pin(GPIO_PORT_A, GPIO_PIN_8);
 8000d96:	2108      	movs	r1, #8
 8000d98:	2000      	movs	r0, #0
 8000d9a:	f001 fb41 	bl	8002420 <gpio_clear_pin>
                gpio_clear_pin(GPIO_PORT_B, GPIO_PIN_4);
 8000d9e:	2104      	movs	r1, #4
 8000da0:	2001      	movs	r0, #1
 8000da2:	f001 fb3d 	bl	8002420 <gpio_clear_pin>
                break;
 8000da6:	e019      	b.n	8000ddc <cli_configure_mode_LEDs+0x6c>
                gpio_set_pin(GPIO_PORT_B, GPIO_PIN_4);
 8000da8:	2104      	movs	r1, #4
 8000daa:	2001      	movs	r0, #1
 8000dac:	f001 fb1e 	bl	80023ec <gpio_set_pin>
                gpio_clear_pin(GPIO_PORT_A, GPIO_PIN_8);
 8000db0:	2108      	movs	r1, #8
 8000db2:	2000      	movs	r0, #0
 8000db4:	f001 fb34 	bl	8002420 <gpio_clear_pin>
                gpio_clear_pin(GPIO_PORT_B, GPIO_PIN_3);
 8000db8:	2103      	movs	r1, #3
 8000dba:	2001      	movs	r0, #1
 8000dbc:	f001 fb30 	bl	8002420 <gpio_clear_pin>
                break;
 8000dc0:	e00c      	b.n	8000ddc <cli_configure_mode_LEDs+0x6c>
                gpio_set_pin(GPIO_PORT_A, GPIO_PIN_8);
 8000dc2:	2108      	movs	r1, #8
 8000dc4:	2000      	movs	r0, #0
 8000dc6:	f001 fb11 	bl	80023ec <gpio_set_pin>
                gpio_clear_pin(GPIO_PORT_B, GPIO_PIN_4);
 8000dca:	2104      	movs	r1, #4
 8000dcc:	2001      	movs	r0, #1
 8000dce:	f001 fb27 	bl	8002420 <gpio_clear_pin>
                gpio_clear_pin(GPIO_PORT_B, GPIO_PIN_3);
 8000dd2:	2103      	movs	r1, #3
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	f001 fb23 	bl	8002420 <gpio_clear_pin>
                break;
 8000dda:	bf00      	nop
}
 8000ddc:	bf00      	nop
 8000dde:	3708      	adds	r7, #8
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}

08000de4 <cli_configure_text_color>:

void cli_configure_text_color(converter_mode_t mode)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	71fb      	strb	r3, [r7, #7]
        switch (mode)
 8000dee:	79fb      	ldrb	r3, [r7, #7]
 8000df0:	2b02      	cmp	r3, #2
 8000df2:	d012      	beq.n	8000e1a <cli_configure_text_color+0x36>
 8000df4:	2b02      	cmp	r3, #2
 8000df6:	dc16      	bgt.n	8000e26 <cli_configure_text_color+0x42>
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d002      	beq.n	8000e02 <cli_configure_text_color+0x1e>
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d006      	beq.n	8000e0e <cli_configure_text_color+0x2a>
        case MOD:
                terminal_reset_text_color();
                terminal_set_text_color(TERM_COLOR_WHITE);
                break;
        }
}
 8000e00:	e011      	b.n	8000e26 <cli_configure_text_color+0x42>
                terminal_reset_text_color();
 8000e02:	f002 f847 	bl	8002e94 <terminal_reset_text_color>
                terminal_set_text_color(TERM_COLOR_BLUE);
 8000e06:	2001      	movs	r0, #1
 8000e08:	f002 f80e 	bl	8002e28 <terminal_set_text_color>
                break;
 8000e0c:	e00b      	b.n	8000e26 <cli_configure_text_color+0x42>
                terminal_reset_text_color();
 8000e0e:	f002 f841 	bl	8002e94 <terminal_reset_text_color>
                terminal_set_text_color(TERM_COLOR_YELLOW);
 8000e12:	2000      	movs	r0, #0
 8000e14:	f002 f808 	bl	8002e28 <terminal_set_text_color>
                break;
 8000e18:	e005      	b.n	8000e26 <cli_configure_text_color+0x42>
                terminal_reset_text_color();
 8000e1a:	f002 f83b 	bl	8002e94 <terminal_reset_text_color>
                terminal_set_text_color(TERM_COLOR_WHITE);
 8000e1e:	2004      	movs	r0, #4
 8000e20:	f002 f802 	bl	8002e28 <terminal_set_text_color>
                break;
 8000e24:	bf00      	nop
}
 8000e26:	bf00      	nop
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}

08000e2e <cli_tokenize_command>:
 * - The possible second token represents the command argument.
 *
 * Note: Leading spaces in the input string are ignored.
 */
static command_t cli_tokenize_command(uint8_t *cmd_str)
{
 8000e2e:	b490      	push	{r4, r7}
 8000e30:	b086      	sub	sp, #24
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	6078      	str	r0, [r7, #4]
 8000e36:	6039      	str	r1, [r7, #0]
        command_t command = {0};
 8000e38:	f107 0308 	add.w	r3, r7, #8
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	605a      	str	r2, [r3, #4]
 8000e42:	609a      	str	r2, [r3, #8]
 8000e44:	60da      	str	r2, [r3, #12]

        while (*cmd_str == ' ')
 8000e46:	e002      	b.n	8000e4e <cli_tokenize_command+0x20>
        {
                cmd_str++;
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	603b      	str	r3, [r7, #0]
        while (*cmd_str == ' ')
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	2b20      	cmp	r3, #32
 8000e54:	d0f8      	beq.n	8000e48 <cli_tokenize_command+0x1a>
        }

        while (*cmd_str != '\0')
 8000e56:	e02c      	b.n	8000eb2 <cli_tokenize_command+0x84>
        {
                if (command.argc >= MAX_ARG_NUM)
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	dd02      	ble.n	8000e64 <cli_tokenize_command+0x36>
                {
                        command.excessive_args = true;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	753b      	strb	r3, [r7, #20]
                        break;
 8000e62:	e02a      	b.n	8000eba <cli_tokenize_command+0x8c>
                }

                command.argv[command.argc++] = (char *)cmd_str;
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	1c5a      	adds	r2, r3, #1
 8000e68:	60ba      	str	r2, [r7, #8]
 8000e6a:	009b      	lsls	r3, r3, #2
 8000e6c:	3318      	adds	r3, #24
 8000e6e:	443b      	add	r3, r7
 8000e70:	683a      	ldr	r2, [r7, #0]
 8000e72:	f843 2c0c 	str.w	r2, [r3, #-12]

                while (*cmd_str != '\0' && *cmd_str != ' ')
 8000e76:	e002      	b.n	8000e7e <cli_tokenize_command+0x50>
                {
                        cmd_str++;
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	603b      	str	r3, [r7, #0]
                while (*cmd_str != '\0' && *cmd_str != ' ')
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d003      	beq.n	8000e8e <cli_tokenize_command+0x60>
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	2b20      	cmp	r3, #32
 8000e8c:	d1f4      	bne.n	8000e78 <cli_tokenize_command+0x4a>
                }

                if (*cmd_str == ' ')
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	2b20      	cmp	r3, #32
 8000e94:	d10d      	bne.n	8000eb2 <cli_tokenize_command+0x84>
                {
                        *cmd_str = '\0';
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	2200      	movs	r2, #0
 8000e9a:	701a      	strb	r2, [r3, #0]
                        cmd_str++;
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	603b      	str	r3, [r7, #0]
                        while (*cmd_str == ' ')
 8000ea2:	e002      	b.n	8000eaa <cli_tokenize_command+0x7c>
                        {
                                cmd_str++;
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	603b      	str	r3, [r7, #0]
                        while (*cmd_str == ' ')
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	2b20      	cmp	r3, #32
 8000eb0:	d0f8      	beq.n	8000ea4 <cli_tokenize_command+0x76>
        while (*cmd_str != '\0')
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d1ce      	bne.n	8000e58 <cli_tokenize_command+0x2a>
                        }
                }
        }
        return command;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	461c      	mov	r4, r3
 8000ebe:	f107 0308 	add.w	r3, r7, #8
 8000ec2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ec4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8000ec8:	6878      	ldr	r0, [r7, #4]
 8000eca:	3718      	adds	r7, #24
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bc90      	pop	{r4, r7}
 8000ed0:	4770      	bx	lr
	...

08000ed4 <cli_execute_command>:

static int cli_execute_command(command_t command)
{
 8000ed4:	b590      	push	{r4, r7, lr}
 8000ed6:	b087      	sub	sp, #28
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	463c      	mov	r4, r7
 8000edc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        /*
         * All commands have at most two command line arguments, namely the command
         * function like mode and its possible argument like idle (mode idle).
         */
        if (command.argc == 0)
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d106      	bne.n	8000ef4 <cli_execute_command+0x20>
        {
                terminal_insert_new_line();
 8000ee6:	f001 ff8b 	bl	8002e00 <terminal_insert_new_line>
                terminal_print_arrow();
 8000eea:	f001 ff93 	bl	8002e14 <terminal_print_arrow>
                return -1;
 8000eee:	f04f 33ff 	mov.w	r3, #4294967295
 8000ef2:	e08e      	b.n	8001012 <cli_execute_command+0x13e>
        }
        else if (command.excessive_args)
 8000ef4:	7b3b      	ldrb	r3, [r7, #12]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d009      	beq.n	8000f0e <cli_execute_command+0x3a>
        {
                printf("  Command has too many arguments! Try again.");
 8000efa:	4848      	ldr	r0, [pc, #288]	@ (800101c <cli_execute_command+0x148>)
 8000efc:	f003 fb14 	bl	8004528 <iprintf>
                terminal_insert_new_line();
 8000f00:	f001 ff7e 	bl	8002e00 <terminal_insert_new_line>
                terminal_print_arrow();
 8000f04:	f001 ff86 	bl	8002e14 <terminal_print_arrow>
                return -1;
 8000f08:	f04f 33ff 	mov.w	r3, #4294967295
 8000f0c:	e081      	b.n	8001012 <cli_execute_command+0x13e>
        else
        {
                size_t i;

                // Convert the command to lower case before processing it.
                for (i = 0; i < command.argc; i++)
 8000f0e:	2300      	movs	r3, #0
 8000f10:	617b      	str	r3, [r7, #20]
 8000f12:	e00b      	b.n	8000f2c <cli_execute_command+0x58>
                {
                        str_to_lower(command.argv[i]);
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	3318      	adds	r3, #24
 8000f1a:	443b      	add	r3, r7
 8000f1c:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8000f20:	4618      	mov	r0, r3
 8000f22:	f002 fd3d 	bl	80039a0 <str_to_lower>
                for (i = 0; i < command.argc; i++)
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	3301      	adds	r3, #1
 8000f2a:	617b      	str	r3, [r7, #20]
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	461a      	mov	r2, r3
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d3ee      	bcc.n	8000f14 <cli_execute_command+0x40>
                }

                int cli_number_of_commands = ARRAY_LEN(cli_command_table);
 8000f36:	230a      	movs	r3, #10
 8000f38:	613b      	str	r3, [r7, #16]
                for (i = 0; i < cli_number_of_commands; i++)
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]
 8000f3e:	e054      	b.n	8000fea <cli_execute_command+0x116>
                {
                        if (strcmp(command.argv[0], (cli_command_table[i]).name) == 0)
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	4937      	ldr	r1, [pc, #220]	@ (8001020 <cli_execute_command+0x14c>)
 8000f44:	697a      	ldr	r2, [r7, #20]
 8000f46:	4613      	mov	r3, r2
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	4413      	add	r3, r2
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	440b      	add	r3, r1
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4619      	mov	r1, r3
 8000f54:	f7ff f944 	bl	80001e0 <strcmp>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d142      	bne.n	8000fe4 <cli_execute_command+0x110>
                        {
                                if ((cli_command_table[i]).has_one_arg && command.argc != 1)
 8000f5e:	4930      	ldr	r1, [pc, #192]	@ (8001020 <cli_execute_command+0x14c>)
 8000f60:	697a      	ldr	r2, [r7, #20]
 8000f62:	4613      	mov	r3, r2
 8000f64:	005b      	lsls	r3, r3, #1
 8000f66:	4413      	add	r3, r2
 8000f68:	009b      	lsls	r3, r3, #2
 8000f6a:	440b      	add	r3, r1
 8000f6c:	3308      	adds	r3, #8
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d00e      	beq.n	8000f92 <cli_execute_command+0xbe>
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d00b      	beq.n	8000f92 <cli_execute_command+0xbe>
                                {
                                        printf("  The command %s does not accept any arguments! "
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4829      	ldr	r0, [pc, #164]	@ (8001024 <cli_execute_command+0x150>)
 8000f80:	f003 fad2 	bl	8004528 <iprintf>
                                               "Try "
                                               "again.",
                                               command.argv[0]);
                                        terminal_insert_new_line();
 8000f84:	f001 ff3c 	bl	8002e00 <terminal_insert_new_line>
                                        terminal_print_arrow();
 8000f88:	f001 ff44 	bl	8002e14 <terminal_print_arrow>
                                        return -1;
 8000f8c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f90:	e03f      	b.n	8001012 <cli_execute_command+0x13e>
                                }
                                else if (!(cli_command_table[i]).has_one_arg && command.argc == 1)
 8000f92:	4923      	ldr	r1, [pc, #140]	@ (8001020 <cli_execute_command+0x14c>)
 8000f94:	697a      	ldr	r2, [r7, #20]
 8000f96:	4613      	mov	r3, r2
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	4413      	add	r3, r2
 8000f9c:	009b      	lsls	r3, r3, #2
 8000f9e:	440b      	add	r3, r1
 8000fa0:	3308      	adds	r3, #8
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	f083 0301 	eor.w	r3, r3, #1
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d00c      	beq.n	8000fc8 <cli_execute_command+0xf4>
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d109      	bne.n	8000fc8 <cli_execute_command+0xf4>
                                {
                                        printf("  This command needs an additional argument! Try "
 8000fb4:	481c      	ldr	r0, [pc, #112]	@ (8001028 <cli_execute_command+0x154>)
 8000fb6:	f003 fab7 	bl	8004528 <iprintf>
                                               "again.");
                                        terminal_insert_new_line();
 8000fba:	f001 ff21 	bl	8002e00 <terminal_insert_new_line>
                                        terminal_print_arrow();
 8000fbe:	f001 ff29 	bl	8002e14 <terminal_print_arrow>
                                        return -1;
 8000fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc6:	e024      	b.n	8001012 <cli_execute_command+0x13e>
                                }
                                else
                                {
                                        return ((cli_command_table[i]).handler)(command);
 8000fc8:	4915      	ldr	r1, [pc, #84]	@ (8001020 <cli_execute_command+0x14c>)
 8000fca:	697a      	ldr	r2, [r7, #20]
 8000fcc:	4613      	mov	r3, r2
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	4413      	add	r3, r2
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	440b      	add	r3, r1
 8000fd6:	3304      	adds	r3, #4
 8000fd8:	681c      	ldr	r4, [r3, #0]
 8000fda:	463b      	mov	r3, r7
 8000fdc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fde:	47a0      	blx	r4
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	e016      	b.n	8001012 <cli_execute_command+0x13e>
                for (i = 0; i < cli_number_of_commands; i++)
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	617b      	str	r3, [r7, #20]
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	697a      	ldr	r2, [r7, #20]
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	d3a6      	bcc.n	8000f40 <cli_execute_command+0x6c>
                                }
                        }
                }

                if (i == cli_number_of_commands)
 8000ff2:	693b      	ldr	r3, [r7, #16]
 8000ff4:	697a      	ldr	r2, [r7, #20]
 8000ff6:	429a      	cmp	r2, r3
 8000ff8:	d109      	bne.n	800100e <cli_execute_command+0x13a>
                {
                        printf("  Command not found! Try again.");
 8000ffa:	480c      	ldr	r0, [pc, #48]	@ (800102c <cli_execute_command+0x158>)
 8000ffc:	f003 fa94 	bl	8004528 <iprintf>
                        terminal_insert_new_line();
 8001000:	f001 fefe 	bl	8002e00 <terminal_insert_new_line>
                        terminal_print_arrow();
 8001004:	f001 ff06 	bl	8002e14 <terminal_print_arrow>
                        return -1;
 8001008:	f04f 33ff 	mov.w	r3, #4294967295
 800100c:	e001      	b.n	8001012 <cli_execute_command+0x13e>
                }
                return -1;
 800100e:	f04f 33ff 	mov.w	r3, #4294967295
        }
}
 8001012:	4618      	mov	r0, r3
 8001014:	371c      	adds	r7, #28
 8001016:	46bd      	mov	sp, r7
 8001018:	bd90      	pop	{r4, r7, pc}
 800101a:	bf00      	nop
 800101c:	080071f0 	.word	0x080071f0
 8001020:	08007ff4 	.word	0x08007ff4
 8001024:	08007220 	.word	0x08007220
 8001028:	0800725c 	.word	0x0800725c
 800102c:	08007294 	.word	0x08007294

08001030 <cli_show_help_and_notes_handler>:

/* ==================== CLI Command Handler Functions ==================== */
static int cli_show_help_and_notes_handler(command_t command)
{
 8001030:	b590      	push	{r4, r7, lr}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	463c      	mov	r4, r7
 8001038:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        cli_show_help_and_notes();
 800103c:	f000 fbf6 	bl	800182c <cli_show_help_and_notes>
        terminal_insert_new_line();
 8001040:	f001 fede 	bl	8002e00 <terminal_insert_new_line>
        terminal_print_arrow();
 8001044:	f001 fee6 	bl	8002e14 <terminal_print_arrow>
        return 0;
 8001048:	2300      	movs	r3, #0
}
 800104a:	4618      	mov	r0, r3
 800104c:	3714      	adds	r7, #20
 800104e:	46bd      	mov	sp, r7
 8001050:	bd90      	pop	{r4, r7, pc}

08001052 <cli_show_status_handler>:

static int cli_show_status_handler(command_t command)
{
 8001052:	b590      	push	{r4, r7, lr}
 8001054:	b08b      	sub	sp, #44	@ 0x2c
 8001056:	af00      	add	r7, sp, #0
 8001058:	463c      	mov	r4, r7
 800105a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        float kp              = pid_get_kp();
 800105e:	f000 fe93 	bl	8001d88 <pid_get_kp>
 8001062:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
        float ki              = pid_get_ki();
 8001066:	f000 fead 	bl	8001dc4 <pid_get_ki>
 800106a:	ed87 0a08 	vstr	s0, [r7, #32]
        float kd              = pid_get_kd();
 800106e:	f000 fec7 	bl	8001e00 <pid_get_kd>
 8001072:	ed87 0a07 	vstr	s0, [r7, #28]
        float ref             = pid_get_ref();
 8001076:	f000 fee1 	bl	8001e3c <pid_get_ref>
 800107a:	ed87 0a06 	vstr	s0, [r7, #24]
        converter_mode_t mode = converter_get_mode();
 800107e:	f001 f8a7 	bl	80021d0 <converter_get_mode>
 8001082:	4603      	mov	r3, r0
 8001084:	75fb      	strb	r3, [r7, #23]
        converter_type_t type = converter_get_type();
 8001086:	f001 f81f 	bl	80020c8 <converter_get_type>
 800108a:	4603      	mov	r3, r0
 800108c:	75bb      	strb	r3, [r7, #22]

        cli_show_system_status(mode, type, kp, ki, kd, ref);
 800108e:	7dba      	ldrb	r2, [r7, #22]
 8001090:	7dfb      	ldrb	r3, [r7, #23]
 8001092:	edd7 1a06 	vldr	s3, [r7, #24]
 8001096:	ed97 1a07 	vldr	s2, [r7, #28]
 800109a:	edd7 0a08 	vldr	s1, [r7, #32]
 800109e:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80010a2:	4611      	mov	r1, r2
 80010a4:	4618      	mov	r0, r3
 80010a6:	f000 fb07 	bl	80016b8 <cli_show_system_status>
        terminal_print_arrow();
 80010aa:	f001 feb3 	bl	8002e14 <terminal_print_arrow>
        return 0;
 80010ae:	2300      	movs	r3, #0
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	372c      	adds	r7, #44	@ 0x2c
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd90      	pop	{r4, r7, pc}

080010b8 <cli_uart_set_mode_handler>:

static int cli_uart_set_mode_handler(command_t command)
{
 80010b8:	b590      	push	{r4, r7, lr}
 80010ba:	b087      	sub	sp, #28
 80010bc:	af00      	add	r7, sp, #0
 80010be:	463c      	mov	r4, r7
 80010c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        if (systick_get_ticks() < cli_uart_block_until_ms)
 80010c4:	f001 fe20 	bl	8002d08 <systick_get_ticks>
 80010c8:	4602      	mov	r2, r0
 80010ca:	4b3e      	ldr	r3, [pc, #248]	@ (80011c4 <cli_uart_set_mode_handler+0x10c>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	429a      	cmp	r2, r3
 80010d0:	d209      	bcs.n	80010e6 <cli_uart_set_mode_handler+0x2e>
        {
                printf("  UART cannot change the mode right now! Try again in a few seconds.");
 80010d2:	483d      	ldr	r0, [pc, #244]	@ (80011c8 <cli_uart_set_mode_handler+0x110>)
 80010d4:	f003 fa28 	bl	8004528 <iprintf>
                terminal_insert_new_line();
 80010d8:	f001 fe92 	bl	8002e00 <terminal_insert_new_line>
                terminal_print_arrow();
 80010dc:	f001 fe9a 	bl	8002e14 <terminal_print_arrow>
                return -1;
 80010e0:	f04f 33ff 	mov.w	r3, #4294967295
 80010e4:	e06a      	b.n	80011bc <cli_uart_set_mode_handler+0x104>
        }

        if (strcmp("idle", command.argv[1]) == 0 || strcmp("config", command.argv[1]) == 0 ||
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	4619      	mov	r1, r3
 80010ea:	4838      	ldr	r0, [pc, #224]	@ (80011cc <cli_uart_set_mode_handler+0x114>)
 80010ec:	f7ff f878 	bl	80001e0 <strcmp>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d00f      	beq.n	8001116 <cli_uart_set_mode_handler+0x5e>
 80010f6:	68bb      	ldr	r3, [r7, #8]
 80010f8:	4619      	mov	r1, r3
 80010fa:	4835      	ldr	r0, [pc, #212]	@ (80011d0 <cli_uart_set_mode_handler+0x118>)
 80010fc:	f7ff f870 	bl	80001e0 <strcmp>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d007      	beq.n	8001116 <cli_uart_set_mode_handler+0x5e>
            strcmp("mod", command.argv[1]) == 0)
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	4619      	mov	r1, r3
 800110a:	4832      	ldr	r0, [pc, #200]	@ (80011d4 <cli_uart_set_mode_handler+0x11c>)
 800110c:	f7ff f868 	bl	80001e0 <strcmp>
 8001110:	4603      	mov	r3, r0
        if (strcmp("idle", command.argv[1]) == 0 || strcmp("config", command.argv[1]) == 0 ||
 8001112:	2b00      	cmp	r3, #0
 8001114:	d141      	bne.n	800119a <cli_uart_set_mode_handler+0xe2>
        {
                converter_mode_t mode;

                if (strcmp("idle", command.argv[1]) == 0)
 8001116:	68bb      	ldr	r3, [r7, #8]
 8001118:	4619      	mov	r1, r3
 800111a:	482c      	ldr	r0, [pc, #176]	@ (80011cc <cli_uart_set_mode_handler+0x114>)
 800111c:	f7ff f860 	bl	80001e0 <strcmp>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d102      	bne.n	800112c <cli_uart_set_mode_handler+0x74>
                {
                        mode = IDLE;
 8001126:	2300      	movs	r3, #0
 8001128:	75fb      	strb	r3, [r7, #23]
 800112a:	e00c      	b.n	8001146 <cli_uart_set_mode_handler+0x8e>
                }
                else if (strcmp("config", command.argv[1]) == 0)
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	4619      	mov	r1, r3
 8001130:	4827      	ldr	r0, [pc, #156]	@ (80011d0 <cli_uart_set_mode_handler+0x118>)
 8001132:	f7ff f855 	bl	80001e0 <strcmp>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d102      	bne.n	8001142 <cli_uart_set_mode_handler+0x8a>
                {
                        mode = CONFIG;
 800113c:	2301      	movs	r3, #1
 800113e:	75fb      	strb	r3, [r7, #23]
 8001140:	e001      	b.n	8001146 <cli_uart_set_mode_handler+0x8e>
                }
                else
                {
                        mode = MOD;
 8001142:	2302      	movs	r3, #2
 8001144:	75fb      	strb	r3, [r7, #23]
                }

                if (converter_get_mode() != mode) // Converter mode has changed
 8001146:	f001 f843 	bl	80021d0 <converter_get_mode>
 800114a:	4603      	mov	r3, r0
 800114c:	461a      	mov	r2, r3
 800114e:	7dfb      	ldrb	r3, [r7, #23]
 8001150:	4293      	cmp	r3, r2
 8001152:	d013      	beq.n	800117c <cli_uart_set_mode_handler+0xc4>
                {
                        if (mode == CONFIG)
 8001154:	7dfb      	ldrb	r3, [r7, #23]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d103      	bne.n	8001162 <cli_uart_set_mode_handler+0xaa>
                        {
                                // Going into config mode by uart disables the
                                // button.
                                cli_config_is_entered_via_uart = true;
 800115a:	4b1f      	ldr	r3, [pc, #124]	@ (80011d8 <cli_uart_set_mode_handler+0x120>)
 800115c:	2201      	movs	r2, #1
 800115e:	701a      	strb	r2, [r3, #0]
 8001160:	e002      	b.n	8001168 <cli_uart_set_mode_handler+0xb0>
                        }
                        else
                        {
                                cli_config_is_entered_via_uart = false;
 8001162:	4b1d      	ldr	r3, [pc, #116]	@ (80011d8 <cli_uart_set_mode_handler+0x120>)
 8001164:	2200      	movs	r2, #0
 8001166:	701a      	strb	r2, [r3, #0]
                        }

                        converter_set_mode(mode);
 8001168:	7dfb      	ldrb	r3, [r7, #23]
 800116a:	4618      	mov	r0, r3
 800116c:	f001 f83c 	bl	80021e8 <converter_set_mode>
                        cli_print_mode_change_message(mode);
 8001170:	7dfb      	ldrb	r3, [r7, #23]
 8001172:	4618      	mov	r0, r3
 8001174:	f000 fc06 	bl	8001984 <cli_print_mode_change_message>
                        return 0;
 8001178:	2300      	movs	r3, #0
 800117a:	e01f      	b.n	80011bc <cli_uart_set_mode_handler+0x104>
                }

                else
                {
                        printf("  Already in %s mode! Try again.", modes[mode]);
 800117c:	7dfb      	ldrb	r3, [r7, #23]
 800117e:	4a17      	ldr	r2, [pc, #92]	@ (80011dc <cli_uart_set_mode_handler+0x124>)
 8001180:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001184:	4619      	mov	r1, r3
 8001186:	4816      	ldr	r0, [pc, #88]	@ (80011e0 <cli_uart_set_mode_handler+0x128>)
 8001188:	f003 f9ce 	bl	8004528 <iprintf>
                        terminal_insert_new_line();
 800118c:	f001 fe38 	bl	8002e00 <terminal_insert_new_line>
                        terminal_print_arrow();
 8001190:	f001 fe40 	bl	8002e14 <terminal_print_arrow>
                        return -1;
 8001194:	f04f 33ff 	mov.w	r3, #4294967295
 8001198:	e010      	b.n	80011bc <cli_uart_set_mode_handler+0x104>
                }
        }
        else
        {
                printf("The mode was not found! Still in %s mode. Try again.",
                       modes[converter_get_mode()]);
 800119a:	f001 f819 	bl	80021d0 <converter_get_mode>
 800119e:	4603      	mov	r3, r0
 80011a0:	461a      	mov	r2, r3
 80011a2:	4b0e      	ldr	r3, [pc, #56]	@ (80011dc <cli_uart_set_mode_handler+0x124>)
 80011a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
                printf("The mode was not found! Still in %s mode. Try again.",
 80011a8:	4619      	mov	r1, r3
 80011aa:	480e      	ldr	r0, [pc, #56]	@ (80011e4 <cli_uart_set_mode_handler+0x12c>)
 80011ac:	f003 f9bc 	bl	8004528 <iprintf>
                terminal_insert_new_line();
 80011b0:	f001 fe26 	bl	8002e00 <terminal_insert_new_line>
                terminal_print_arrow();
 80011b4:	f001 fe2e 	bl	8002e14 <terminal_print_arrow>
                return -1;
 80011b8:	f04f 33ff 	mov.w	r3, #4294967295
        }
}
 80011bc:	4618      	mov	r0, r3
 80011be:	371c      	adds	r7, #28
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd90      	pop	{r4, r7, pc}
 80011c4:	200001f0 	.word	0x200001f0
 80011c8:	080072b4 	.word	0x080072b4
 80011cc:	080072fc 	.word	0x080072fc
 80011d0:	08007304 	.word	0x08007304
 80011d4:	0800730c 	.word	0x0800730c
 80011d8:	200001ed 	.word	0x200001ed
 80011dc:	0800808c 	.word	0x0800808c
 80011e0:	08007310 	.word	0x08007310
 80011e4:	08007334 	.word	0x08007334

080011e8 <cli_set_type_handler>:

static int cli_set_type_handler(command_t command)
{
 80011e8:	b590      	push	{r4, r7, lr}
 80011ea:	b087      	sub	sp, #28
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	463c      	mov	r4, r7
 80011f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        // Converter type can only be changed in config mode.
        if (converter_get_mode() != CONFIG)
 80011f4:	f000 ffec 	bl	80021d0 <converter_get_mode>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d009      	beq.n	8001212 <cli_set_type_handler+0x2a>
        {
                printf("  Converter type can only be changed in config mode! Try again.");
 80011fe:	4835      	ldr	r0, [pc, #212]	@ (80012d4 <cli_set_type_handler+0xec>)
 8001200:	f003 f992 	bl	8004528 <iprintf>
                terminal_insert_new_line();
 8001204:	f001 fdfc 	bl	8002e00 <terminal_insert_new_line>
                terminal_print_arrow();
 8001208:	f001 fe04 	bl	8002e14 <terminal_print_arrow>
                return -1;
 800120c:	f04f 33ff 	mov.w	r3, #4294967295
 8001210:	e05c      	b.n	80012cc <cli_set_type_handler+0xe4>
        }
        else
        {
                if (strcmp("0", command.argv[1]) == 0 || strcmp("1", command.argv[1]) == 0 ||
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	4619      	mov	r1, r3
 8001216:	4830      	ldr	r0, [pc, #192]	@ (80012d8 <cli_set_type_handler+0xf0>)
 8001218:	f7fe ffe2 	bl	80001e0 <strcmp>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d017      	beq.n	8001252 <cli_set_type_handler+0x6a>
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	4619      	mov	r1, r3
 8001226:	482d      	ldr	r0, [pc, #180]	@ (80012dc <cli_set_type_handler+0xf4>)
 8001228:	f7fe ffda 	bl	80001e0 <strcmp>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d00f      	beq.n	8001252 <cli_set_type_handler+0x6a>
                    strcmp("2", command.argv[1]) == 0 || strcmp("3", command.argv[1]) == 0)
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	4619      	mov	r1, r3
 8001236:	482a      	ldr	r0, [pc, #168]	@ (80012e0 <cli_set_type_handler+0xf8>)
 8001238:	f7fe ffd2 	bl	80001e0 <strcmp>
 800123c:	4603      	mov	r3, r0
                if (strcmp("0", command.argv[1]) == 0 || strcmp("1", command.argv[1]) == 0 ||
 800123e:	2b00      	cmp	r3, #0
 8001240:	d007      	beq.n	8001252 <cli_set_type_handler+0x6a>
                    strcmp("2", command.argv[1]) == 0 || strcmp("3", command.argv[1]) == 0)
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	4619      	mov	r1, r3
 8001246:	4827      	ldr	r0, [pc, #156]	@ (80012e4 <cli_set_type_handler+0xfc>)
 8001248:	f7fe ffca 	bl	80001e0 <strcmp>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d133      	bne.n	80012ba <cli_set_type_handler+0xd2>
                {
                        int type_id = (int)str_to_float(command.argv[1]);
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	4618      	mov	r0, r3
 8001256:	f002 fb21 	bl	800389c <str_to_float>
 800125a:	eef0 7a40 	vmov.f32	s15, s0
 800125e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001262:	ee17 3a90 	vmov	r3, s15
 8001266:	617b      	str	r3, [r7, #20]
                        if (converter_get_type() != type_id)
 8001268:	f000 ff2e 	bl	80020c8 <converter_get_type>
 800126c:	4603      	mov	r3, r0
 800126e:	461a      	mov	r2, r3
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	4293      	cmp	r3, r2
 8001274:	d012      	beq.n	800129c <cli_set_type_handler+0xb4>
                        {
                                converter_set_type(type_id);
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	b2db      	uxtb	r3, r3
 800127a:	4618      	mov	r0, r3
 800127c:	f000 ff30 	bl	80020e0 <converter_set_type>
                                printf("  Converter type changed to %s.", types[type_id]);
 8001280:	4a19      	ldr	r2, [pc, #100]	@ (80012e8 <cli_set_type_handler+0x100>)
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001288:	4619      	mov	r1, r3
 800128a:	4818      	ldr	r0, [pc, #96]	@ (80012ec <cli_set_type_handler+0x104>)
 800128c:	f003 f94c 	bl	8004528 <iprintf>
                                terminal_insert_new_line();
 8001290:	f001 fdb6 	bl	8002e00 <terminal_insert_new_line>
                                terminal_print_arrow();
 8001294:	f001 fdbe 	bl	8002e14 <terminal_print_arrow>
                                return 0;
 8001298:	2300      	movs	r3, #0
 800129a:	e017      	b.n	80012cc <cli_set_type_handler+0xe4>
                        }
                        else
                        {
                                printf("  Converter type is already %s! Try again.",
                                       types[type_id]);
 800129c:	4a12      	ldr	r2, [pc, #72]	@ (80012e8 <cli_set_type_handler+0x100>)
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                                printf("  Converter type is already %s! Try again.",
 80012a4:	4619      	mov	r1, r3
 80012a6:	4812      	ldr	r0, [pc, #72]	@ (80012f0 <cli_set_type_handler+0x108>)
 80012a8:	f003 f93e 	bl	8004528 <iprintf>
                                terminal_insert_new_line();
 80012ac:	f001 fda8 	bl	8002e00 <terminal_insert_new_line>
                                terminal_print_arrow();
 80012b0:	f001 fdb0 	bl	8002e14 <terminal_print_arrow>
                                return -1;
 80012b4:	f04f 33ff 	mov.w	r3, #4294967295
 80012b8:	e008      	b.n	80012cc <cli_set_type_handler+0xe4>
                        }
                }
                else
                {
                        printf("  The type id is invalid! Try again.");
 80012ba:	480e      	ldr	r0, [pc, #56]	@ (80012f4 <cli_set_type_handler+0x10c>)
 80012bc:	f003 f934 	bl	8004528 <iprintf>
                        terminal_insert_new_line();
 80012c0:	f001 fd9e 	bl	8002e00 <terminal_insert_new_line>
                        terminal_print_arrow();
 80012c4:	f001 fda6 	bl	8002e14 <terminal_print_arrow>
                        return -1;
 80012c8:	f04f 33ff 	mov.w	r3, #4294967295
                }
        }
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	371c      	adds	r7, #28
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd90      	pop	{r4, r7, pc}
 80012d4:	0800736c 	.word	0x0800736c
 80012d8:	080073ac 	.word	0x080073ac
 80012dc:	080073b0 	.word	0x080073b0
 80012e0:	080073b4 	.word	0x080073b4
 80012e4:	080073b8 	.word	0x080073b8
 80012e8:	08008098 	.word	0x08008098
 80012ec:	080073bc 	.word	0x080073bc
 80012f0:	080073dc 	.word	0x080073dc
 80012f4:	08007408 	.word	0x08007408

080012f8 <cli_stream_handler>:

static int cli_stream_handler(command_t)
{
 80012f8:	b590      	push	{r4, r7, lr}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	463c      	mov	r4, r7
 8001300:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        if (converter_get_mode() == MOD)
 8001304:	f000 ff64 	bl	80021d0 <converter_get_mode>
 8001308:	4603      	mov	r3, r0
 800130a:	2b02      	cmp	r3, #2
 800130c:	d104      	bne.n	8001318 <cli_stream_handler+0x20>
        {
                cli_stream_is_on = true;
 800130e:	4b0d      	ldr	r3, [pc, #52]	@ (8001344 <cli_stream_handler+0x4c>)
 8001310:	2201      	movs	r2, #1
 8001312:	701a      	strb	r2, [r3, #0]
                return 0;
 8001314:	2300      	movs	r3, #0
 8001316:	e010      	b.n	800133a <cli_stream_handler+0x42>
        }
        else
        {
                printf("  Stream cannot be turned on in %s mode! Try again.",
                       modes[converter_get_mode()]);
 8001318:	f000 ff5a 	bl	80021d0 <converter_get_mode>
 800131c:	4603      	mov	r3, r0
 800131e:	461a      	mov	r2, r3
 8001320:	4b09      	ldr	r3, [pc, #36]	@ (8001348 <cli_stream_handler+0x50>)
 8001322:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
                printf("  Stream cannot be turned on in %s mode! Try again.",
 8001326:	4619      	mov	r1, r3
 8001328:	4808      	ldr	r0, [pc, #32]	@ (800134c <cli_stream_handler+0x54>)
 800132a:	f003 f8fd 	bl	8004528 <iprintf>
                terminal_insert_new_line();
 800132e:	f001 fd67 	bl	8002e00 <terminal_insert_new_line>
                terminal_print_arrow();
 8001332:	f001 fd6f 	bl	8002e14 <terminal_print_arrow>
                return -1;
 8001336:	f04f 33ff 	mov.w	r3, #4294967295
        }
}
 800133a:	4618      	mov	r0, r3
 800133c:	3714      	adds	r7, #20
 800133e:	46bd      	mov	sp, r7
 8001340:	bd90      	pop	{r4, r7, pc}
 8001342:	bf00      	nop
 8001344:	200001ec 	.word	0x200001ec
 8001348:	0800808c 	.word	0x0800808c
 800134c:	08007430 	.word	0x08007430

08001350 <cli_set_kp_handler>:

static int cli_set_kp_handler(command_t command)
{
 8001350:	b590      	push	{r4, r7, lr}
 8001352:	b085      	sub	sp, #20
 8001354:	af00      	add	r7, sp, #0
 8001356:	463c      	mov	r4, r7
 8001358:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        if (converter_get_mode() == CONFIG)
 800135c:	f000 ff38 	bl	80021d0 <converter_get_mode>
 8001360:	4603      	mov	r3, r0
 8001362:	2b01      	cmp	r3, #1
 8001364:	d10d      	bne.n	8001382 <cli_set_kp_handler+0x32>
        {
                pid_set_kp(str_to_float(command.argv[1]));
 8001366:	68bb      	ldr	r3, [r7, #8]
 8001368:	4618      	mov	r0, r3
 800136a:	f002 fa97 	bl	800389c <str_to_float>
 800136e:	eef0 7a40 	vmov.f32	s15, s0
 8001372:	eeb0 0a67 	vmov.f32	s0, s15
 8001376:	f000 fcf7 	bl	8001d68 <pid_set_kp>
                terminal_print_arrow();
 800137a:	f001 fd4b 	bl	8002e14 <terminal_print_arrow>
                return 0;
 800137e:	2300      	movs	r3, #0
 8001380:	e008      	b.n	8001394 <cli_set_kp_handler+0x44>
        }
        else
        {
                printf("  You can modify kp only in config mode! Try again.");
 8001382:	4806      	ldr	r0, [pc, #24]	@ (800139c <cli_set_kp_handler+0x4c>)
 8001384:	f003 f8d0 	bl	8004528 <iprintf>
                terminal_insert_new_line();
 8001388:	f001 fd3a 	bl	8002e00 <terminal_insert_new_line>
                terminal_print_arrow();
 800138c:	f001 fd42 	bl	8002e14 <terminal_print_arrow>
                return -1;
 8001390:	f04f 33ff 	mov.w	r3, #4294967295
        }
}
 8001394:	4618      	mov	r0, r3
 8001396:	3714      	adds	r7, #20
 8001398:	46bd      	mov	sp, r7
 800139a:	bd90      	pop	{r4, r7, pc}
 800139c:	08007464 	.word	0x08007464

080013a0 <cli_set_ki_handler>:

static int cli_set_ki_handler(command_t command)
{
 80013a0:	b590      	push	{r4, r7, lr}
 80013a2:	b085      	sub	sp, #20
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	463c      	mov	r4, r7
 80013a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        if (converter_get_mode() == CONFIG)
 80013ac:	f000 ff10 	bl	80021d0 <converter_get_mode>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d10d      	bne.n	80013d2 <cli_set_ki_handler+0x32>
        {
                pid_set_ki(str_to_float(command.argv[1]));
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f002 fa6f 	bl	800389c <str_to_float>
 80013be:	eef0 7a40 	vmov.f32	s15, s0
 80013c2:	eeb0 0a67 	vmov.f32	s0, s15
 80013c6:	f000 fced 	bl	8001da4 <pid_set_ki>
                terminal_print_arrow();
 80013ca:	f001 fd23 	bl	8002e14 <terminal_print_arrow>
                return 0;
 80013ce:	2300      	movs	r3, #0
 80013d0:	e008      	b.n	80013e4 <cli_set_ki_handler+0x44>
        }
        else
        {
                printf("  You can modify ki only in config mode! Try again.");
 80013d2:	4806      	ldr	r0, [pc, #24]	@ (80013ec <cli_set_ki_handler+0x4c>)
 80013d4:	f003 f8a8 	bl	8004528 <iprintf>
                terminal_insert_new_line();
 80013d8:	f001 fd12 	bl	8002e00 <terminal_insert_new_line>
                terminal_print_arrow();
 80013dc:	f001 fd1a 	bl	8002e14 <terminal_print_arrow>
                return -1;
 80013e0:	f04f 33ff 	mov.w	r3, #4294967295
        }
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3714      	adds	r7, #20
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd90      	pop	{r4, r7, pc}
 80013ec:	08007498 	.word	0x08007498

080013f0 <cli_set_kd_handler>:

static int cli_set_kd_handler(command_t command)
{
 80013f0:	b590      	push	{r4, r7, lr}
 80013f2:	b085      	sub	sp, #20
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	463c      	mov	r4, r7
 80013f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        if (converter_get_mode() == CONFIG)
 80013fc:	f000 fee8 	bl	80021d0 <converter_get_mode>
 8001400:	4603      	mov	r3, r0
 8001402:	2b01      	cmp	r3, #1
 8001404:	d10d      	bne.n	8001422 <cli_set_kd_handler+0x32>
        {
                pid_set_kd(str_to_float(command.argv[1]));
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	4618      	mov	r0, r3
 800140a:	f002 fa47 	bl	800389c <str_to_float>
 800140e:	eef0 7a40 	vmov.f32	s15, s0
 8001412:	eeb0 0a67 	vmov.f32	s0, s15
 8001416:	f000 fce3 	bl	8001de0 <pid_set_kd>
                terminal_print_arrow();
 800141a:	f001 fcfb 	bl	8002e14 <terminal_print_arrow>
                return 0;
 800141e:	2300      	movs	r3, #0
 8001420:	e008      	b.n	8001434 <cli_set_kd_handler+0x44>
        }
        else
        {
                printf("  You can modify kd only in config mode! Try again.");
 8001422:	4806      	ldr	r0, [pc, #24]	@ (800143c <cli_set_kd_handler+0x4c>)
 8001424:	f003 f880 	bl	8004528 <iprintf>
                terminal_insert_new_line();
 8001428:	f001 fcea 	bl	8002e00 <terminal_insert_new_line>
                terminal_print_arrow();
 800142c:	f001 fcf2 	bl	8002e14 <terminal_print_arrow>
                return -1;
 8001430:	f04f 33ff 	mov.w	r3, #4294967295
        }
}
 8001434:	4618      	mov	r0, r3
 8001436:	3714      	adds	r7, #20
 8001438:	46bd      	mov	sp, r7
 800143a:	bd90      	pop	{r4, r7, pc}
 800143c:	080074cc 	.word	0x080074cc

08001440 <cli_set_ref_handler>:

static int cli_set_ref_handler(command_t command)
{
 8001440:	b590      	push	{r4, r7, lr}
 8001442:	b089      	sub	sp, #36	@ 0x24
 8001444:	af02      	add	r7, sp, #8
 8001446:	463c      	mov	r4, r7
 8001448:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        converter_mode_t current_mode = converter_get_mode();
 800144c:	f000 fec0 	bl	80021d0 <converter_get_mode>
 8001450:	4603      	mov	r3, r0
 8001452:	75fb      	strb	r3, [r7, #23]

        // Reference can only be changed in config and mod modes.
        if (current_mode == CONFIG || current_mode == MOD)
 8001454:	7dfb      	ldrb	r3, [r7, #23]
 8001456:	2b01      	cmp	r3, #1
 8001458:	d002      	beq.n	8001460 <cli_set_ref_handler+0x20>
 800145a:	7dfb      	ldrb	r3, [r7, #23]
 800145c:	2b02      	cmp	r3, #2
 800145e:	d14e      	bne.n	80014fe <cli_set_ref_handler+0xbe>
        {
                float ref = str_to_float(command.argv[1]);
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	4618      	mov	r0, r3
 8001464:	f002 fa1a 	bl	800389c <str_to_float>
 8001468:	ed87 0a04 	vstr	s0, [r7, #16]

                if (ref > REF_MAX)
 800146c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001470:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001518 <cli_set_ref_handler+0xd8>
 8001474:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800147c:	dd0b      	ble.n	8001496 <cli_set_ref_handler+0x56>
                {
                        printf("  The reference cannot be higher than %05.2f and is now "
 800147e:	f04f 0200 	mov.w	r2, #0
 8001482:	4b26      	ldr	r3, [pc, #152]	@ (800151c <cli_set_ref_handler+0xdc>)
 8001484:	e9cd 2300 	strd	r2, r3, [sp]
 8001488:	f04f 0200 	mov.w	r2, #0
 800148c:	4b23      	ldr	r3, [pc, #140]	@ (800151c <cli_set_ref_handler+0xdc>)
 800148e:	4824      	ldr	r0, [pc, #144]	@ (8001520 <cli_set_ref_handler+0xe0>)
 8001490:	f003 f84a 	bl	8004528 <iprintf>
 8001494:	e013      	b.n	80014be <cli_set_ref_handler+0x7e>
                               "%05.2f.",
                               REF_MAX,
                               REF_MAX);
                }
                else if (ref < -1.0f * REF_MAX)
 8001496:	edd7 7a04 	vldr	s15, [r7, #16]
 800149a:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001524 <cli_set_ref_handler+0xe4>
 800149e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014a6:	d50a      	bpl.n	80014be <cli_set_ref_handler+0x7e>
                {
                        printf("  The reference cannot be lower than %05.2f and is now "
 80014a8:	f04f 0200 	mov.w	r2, #0
 80014ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001528 <cli_set_ref_handler+0xe8>)
 80014ae:	e9cd 2300 	strd	r2, r3, [sp]
 80014b2:	f04f 0200 	mov.w	r2, #0
 80014b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001528 <cli_set_ref_handler+0xe8>)
 80014b8:	481c      	ldr	r0, [pc, #112]	@ (800152c <cli_set_ref_handler+0xec>)
 80014ba:	f003 f835 	bl	8004528 <iprintf>
                               -1.0f * REF_MAX,
                               -1.0f * REF_MAX);
                }

                // The reference value is then limited between -REF_MAX and REF_MAX.
                ref = CLAMP(ref, -1.0f * REF_MAX, REF_MAX);
 80014be:	edd7 7a04 	vldr	s15, [r7, #16]
 80014c2:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001524 <cli_set_ref_handler+0xe4>
 80014c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ce:	d501      	bpl.n	80014d4 <cli_set_ref_handler+0x94>
 80014d0:	4b17      	ldr	r3, [pc, #92]	@ (8001530 <cli_set_ref_handler+0xf0>)
 80014d2:	e00b      	b.n	80014ec <cli_set_ref_handler+0xac>
 80014d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80014d8:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001518 <cli_set_ref_handler+0xd8>
 80014dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e4:	dd01      	ble.n	80014ea <cli_set_ref_handler+0xaa>
 80014e6:	4b13      	ldr	r3, [pc, #76]	@ (8001534 <cli_set_ref_handler+0xf4>)
 80014e8:	e000      	b.n	80014ec <cli_set_ref_handler+0xac>
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	613b      	str	r3, [r7, #16]
                pid_set_ref(ref);
 80014ee:	ed97 0a04 	vldr	s0, [r7, #16]
 80014f2:	f000 fc93 	bl	8001e1c <pid_set_ref>
                terminal_print_arrow();
 80014f6:	f001 fc8d 	bl	8002e14 <terminal_print_arrow>
                return 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	e008      	b.n	8001510 <cli_set_ref_handler+0xd0>
        }
        else
        {
                printf("  You cannot modify ref in idle mode! Try again.");
 80014fe:	480e      	ldr	r0, [pc, #56]	@ (8001538 <cli_set_ref_handler+0xf8>)
 8001500:	f003 f812 	bl	8004528 <iprintf>
                terminal_insert_new_line();
 8001504:	f001 fc7c 	bl	8002e00 <terminal_insert_new_line>
                terminal_print_arrow();
 8001508:	f001 fc84 	bl	8002e14 <terminal_print_arrow>
                return -1;
 800150c:	f04f 33ff 	mov.w	r3, #4294967295
        }
}
 8001510:	4618      	mov	r0, r3
 8001512:	371c      	adds	r7, #28
 8001514:	46bd      	mov	sp, r7
 8001516:	bd90      	pop	{r4, r7, pc}
 8001518:	42480000 	.word	0x42480000
 800151c:	40490000 	.word	0x40490000
 8001520:	08007500 	.word	0x08007500
 8001524:	c2480000 	.word	0xc2480000
 8001528:	c0490000 	.word	0xc0490000
 800152c:	08007540 	.word	0x08007540
 8001530:	c2480000 	.word	0xc2480000
 8001534:	42480000 	.word	0x42480000
 8001538:	08007580 	.word	0x08007580

0800153c <cli_exit_command_handler>:

static int cli_exit_command_handler(command_t command)
{
 800153c:	b590      	push	{r4, r7, lr}
 800153e:	b089      	sub	sp, #36	@ 0x24
 8001540:	af00      	add	r7, sp, #0
 8001542:	463c      	mov	r4, r7
 8001544:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
         * The exit command only works for config mode.
         * In the config mode, the command make cli exit config mode,
         * and returns the cli back to the main menu in idle mode.
         */

        if (converter_get_mode() == CONFIG)
 8001548:	f000 fe42 	bl	80021d0 <converter_get_mode>
 800154c:	4603      	mov	r3, r0
 800154e:	2b01      	cmp	r3, #1
 8001550:	d116      	bne.n	8001580 <cli_exit_command_handler+0x44>
        {
                command_t dummy_command = {.argc = 2, .argv = {"mode", "idle"}};
 8001552:	f107 0310 	add.w	r3, r7, #16
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
 800155e:	60da      	str	r2, [r3, #12]
 8001560:	2302      	movs	r3, #2
 8001562:	613b      	str	r3, [r7, #16]
 8001564:	4b0d      	ldr	r3, [pc, #52]	@ (800159c <cli_exit_command_handler+0x60>)
 8001566:	617b      	str	r3, [r7, #20]
 8001568:	4b0d      	ldr	r3, [pc, #52]	@ (80015a0 <cli_exit_command_handler+0x64>)
 800156a:	61bb      	str	r3, [r7, #24]
                cli_uart_set_mode_handler(dummy_command);
 800156c:	f107 0310 	add.w	r3, r7, #16
 8001570:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001572:	f7ff fda1 	bl	80010b8 <cli_uart_set_mode_handler>
                cli_config_is_entered_via_uart = false;
 8001576:	4b0b      	ldr	r3, [pc, #44]	@ (80015a4 <cli_exit_command_handler+0x68>)
 8001578:	2200      	movs	r2, #0
 800157a:	701a      	strb	r2, [r3, #0]
                return 0;
 800157c:	2300      	movs	r3, #0
 800157e:	e008      	b.n	8001592 <cli_exit_command_handler+0x56>
        }
        else
        {
                printf("  The \"exit\" command only works in config mode! Try again.");
 8001580:	4809      	ldr	r0, [pc, #36]	@ (80015a8 <cli_exit_command_handler+0x6c>)
 8001582:	f002 ffd1 	bl	8004528 <iprintf>
                terminal_insert_new_line();
 8001586:	f001 fc3b 	bl	8002e00 <terminal_insert_new_line>
                terminal_print_arrow();
 800158a:	f001 fc43 	bl	8002e14 <terminal_print_arrow>
                return -1;
 800158e:	f04f 33ff 	mov.w	r3, #4294967295
        }
}
 8001592:	4618      	mov	r0, r3
 8001594:	3724      	adds	r7, #36	@ 0x24
 8001596:	46bd      	mov	sp, r7
 8001598:	bd90      	pop	{r4, r7, pc}
 800159a:	bf00      	nop
 800159c:	08007158 	.word	0x08007158
 80015a0:	080072fc 	.word	0x080072fc
 80015a4:	200001ed 	.word	0x200001ed
 80015a8:	080075b4 	.word	0x080075b4

080015ac <cli_show_startup_menu>:

/* ==================== CLI Printing Functions ==================== */
static void cli_show_startup_menu(void)
{
 80015ac:	b5b0      	push	{r4, r5, r7, lr}
 80015ae:	ed2d 8b04 	vpush	{d8-d9}
 80015b2:	af00      	add	r7, sp, #0
        terminal_clear();
 80015b4:	f001 fc1a 	bl	8002dec <terminal_clear>

        terminal_reset_text_color();
 80015b8:	f001 fc6c 	bl	8002e94 <terminal_reset_text_color>
        terminal_set_text_color(TERM_COLOR_CYAN);
 80015bc:	2003      	movs	r0, #3
 80015be:	f001 fc33 	bl	8002e28 <terminal_set_text_color>

        printf(SEPERATOR_1);
 80015c2:	4835      	ldr	r0, [pc, #212]	@ (8001698 <cli_show_startup_menu+0xec>)
 80015c4:	f002 ffb0 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80015c8:	f001 fc1a 	bl	8002e00 <terminal_insert_new_line>
        printf("  Nucleo-F411RE - Converter Control Interface  ");
 80015cc:	4833      	ldr	r0, [pc, #204]	@ (800169c <cli_show_startup_menu+0xf0>)
 80015ce:	f002 ffab 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80015d2:	f001 fc15 	bl	8002e00 <terminal_insert_new_line>
        printf(SEPERATOR_1);
 80015d6:	4830      	ldr	r0, [pc, #192]	@ (8001698 <cli_show_startup_menu+0xec>)
 80015d8:	f002 ffa6 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80015dc:	f001 fc10 	bl	8002e00 <terminal_insert_new_line>
        terminal_insert_new_line();
 80015e0:	f001 fc0e 	bl	8002e00 <terminal_insert_new_line>

        terminal_reset_text_color();
 80015e4:	f001 fc56 	bl	8002e94 <terminal_reset_text_color>
        terminal_set_text_color(TERM_COLOR_MAGENTA);
 80015e8:	2002      	movs	r0, #2
 80015ea:	f001 fc1d 	bl	8002e28 <terminal_set_text_color>

        printf("  Group Name    : Lazy Geniuses");
 80015ee:	482c      	ldr	r0, [pc, #176]	@ (80016a0 <cli_show_startup_menu+0xf4>)
 80015f0:	f002 ff9a 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80015f4:	f001 fc04 	bl	8002e00 <terminal_insert_new_line>
        printf("  Students      : 1. Arman Golbidi,");
 80015f8:	482a      	ldr	r0, [pc, #168]	@ (80016a4 <cli_show_startup_menu+0xf8>)
 80015fa:	f002 ff95 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80015fe:	f001 fbff 	bl	8002e00 <terminal_insert_new_line>
        printf("                  2. Hossein Ghollabdouz,");
 8001602:	4829      	ldr	r0, [pc, #164]	@ (80016a8 <cli_show_startup_menu+0xfc>)
 8001604:	f002 ff90 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 8001608:	f001 fbfa 	bl	8002e00 <terminal_insert_new_line>
        printf("                  3. Ian Chirchir, and ");
 800160c:	4827      	ldr	r0, [pc, #156]	@ (80016ac <cli_show_startup_menu+0x100>)
 800160e:	f002 ff8b 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 8001612:	f001 fbf5 	bl	8002e00 <terminal_insert_new_line>
        printf("                  4. Mike Komidiera");
 8001616:	4826      	ldr	r0, [pc, #152]	@ (80016b0 <cli_show_startup_menu+0x104>)
 8001618:	f002 ff86 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 800161c:	f001 fbf0 	bl	8002e00 <terminal_insert_new_line>
        printf("  Board         : NUCLEO-F411RE");
 8001620:	4824      	ldr	r0, [pc, #144]	@ (80016b4 <cli_show_startup_menu+0x108>)
 8001622:	f002 ff81 	bl	8004528 <iprintf>

        terminal_reset_text_color();
 8001626:	f001 fc35 	bl	8002e94 <terminal_reset_text_color>
        terminal_set_text_color(TERM_COLOR_BLUE);
 800162a:	2001      	movs	r0, #1
 800162c:	f001 fbfc 	bl	8002e28 <terminal_set_text_color>

        terminal_insert_new_line();
 8001630:	f001 fbe6 	bl	8002e00 <terminal_insert_new_line>
        terminal_insert_new_line();
 8001634:	f001 fbe4 	bl	8002e00 <terminal_insert_new_line>

        cli_show_system_status(converter_get_mode(),
 8001638:	f000 fdca 	bl	80021d0 <converter_get_mode>
 800163c:	4603      	mov	r3, r0
 800163e:	461c      	mov	r4, r3
 8001640:	f000 fd42 	bl	80020c8 <converter_get_type>
 8001644:	4603      	mov	r3, r0
 8001646:	461d      	mov	r5, r3
 8001648:	f000 fb9e 	bl	8001d88 <pid_get_kp>
 800164c:	eeb0 8a40 	vmov.f32	s16, s0
 8001650:	f000 fbb8 	bl	8001dc4 <pid_get_ki>
 8001654:	eef0 8a40 	vmov.f32	s17, s0
 8001658:	f000 fbd2 	bl	8001e00 <pid_get_kd>
 800165c:	eeb0 9a40 	vmov.f32	s18, s0
 8001660:	f000 fbec 	bl	8001e3c <pid_get_ref>
 8001664:	eef0 7a40 	vmov.f32	s15, s0
 8001668:	eef0 1a67 	vmov.f32	s3, s15
 800166c:	eeb0 1a49 	vmov.f32	s2, s18
 8001670:	eef0 0a68 	vmov.f32	s1, s17
 8001674:	eeb0 0a48 	vmov.f32	s0, s16
 8001678:	4629      	mov	r1, r5
 800167a:	4620      	mov	r0, r4
 800167c:	f000 f81c 	bl	80016b8 <cli_show_system_status>
                               pid_get_kp(),
                               pid_get_ki(),
                               pid_get_kd(),
                               pid_get_ref());

        cli_show_help_and_notes();
 8001680:	f000 f8d4 	bl	800182c <cli_show_help_and_notes>

        terminal_insert_new_line();
 8001684:	f001 fbbc 	bl	8002e00 <terminal_insert_new_line>

        terminal_print_arrow();
 8001688:	f001 fbc4 	bl	8002e14 <terminal_print_arrow>
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	ecbd 8b04 	vpop	{d8-d9}
 8001694:	bdb0      	pop	{r4, r5, r7, pc}
 8001696:	bf00      	nop
 8001698:	080075f0 	.word	0x080075f0
 800169c:	08007620 	.word	0x08007620
 80016a0:	08007650 	.word	0x08007650
 80016a4:	08007670 	.word	0x08007670
 80016a8:	08007694 	.word	0x08007694
 80016ac:	080076c0 	.word	0x080076c0
 80016b0:	080076e8 	.word	0x080076e8
 80016b4:	0800770c 	.word	0x0800770c

080016b8 <cli_show_system_status>:

static void cli_show_system_status(
        converter_mode_t mode, converter_type_t type, float kp, float ki, float kd, float reference)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4603      	mov	r3, r0
 80016c0:	460a      	mov	r2, r1
 80016c2:	ed87 0a04 	vstr	s0, [r7, #16]
 80016c6:	edc7 0a03 	vstr	s1, [r7, #12]
 80016ca:	ed87 1a02 	vstr	s2, [r7, #8]
 80016ce:	edc7 1a01 	vstr	s3, [r7, #4]
 80016d2:	75fb      	strb	r3, [r7, #23]
 80016d4:	4613      	mov	r3, r2
 80016d6:	75bb      	strb	r3, [r7, #22]
        printf("  System Status");
 80016d8:	4825      	ldr	r0, [pc, #148]	@ (8001770 <cli_show_system_status+0xb8>)
 80016da:	f002 ff25 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80016de:	f001 fb8f 	bl	8002e00 <terminal_insert_new_line>
        printf(SEPERATOR_2);
 80016e2:	4824      	ldr	r0, [pc, #144]	@ (8001774 <cli_show_system_status+0xbc>)
 80016e4:	f002 ff20 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80016e8:	f001 fb8a 	bl	8002e00 <terminal_insert_new_line>
        printf("  type          : %s", types[type]);
 80016ec:	7dbb      	ldrb	r3, [r7, #22]
 80016ee:	4a22      	ldr	r2, [pc, #136]	@ (8001778 <cli_show_system_status+0xc0>)
 80016f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016f4:	4619      	mov	r1, r3
 80016f6:	4821      	ldr	r0, [pc, #132]	@ (800177c <cli_show_system_status+0xc4>)
 80016f8:	f002 ff16 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80016fc:	f001 fb80 	bl	8002e00 <terminal_insert_new_line>
        printf("  mode          : %s", modes[mode]);
 8001700:	7dfb      	ldrb	r3, [r7, #23]
 8001702:	4a1f      	ldr	r2, [pc, #124]	@ (8001780 <cli_show_system_status+0xc8>)
 8001704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001708:	4619      	mov	r1, r3
 800170a:	481e      	ldr	r0, [pc, #120]	@ (8001784 <cli_show_system_status+0xcc>)
 800170c:	f002 ff0c 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 8001710:	f001 fb76 	bl	8002e00 <terminal_insert_new_line>
        printf("  kp            : %-11.6f", kp);
 8001714:	6938      	ldr	r0, [r7, #16]
 8001716:	f7fe ff2f 	bl	8000578 <__aeabi_f2d>
 800171a:	4602      	mov	r2, r0
 800171c:	460b      	mov	r3, r1
 800171e:	481a      	ldr	r0, [pc, #104]	@ (8001788 <cli_show_system_status+0xd0>)
 8001720:	f002 ff02 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 8001724:	f001 fb6c 	bl	8002e00 <terminal_insert_new_line>
        printf("  ki            : %-11.6f", ki);
 8001728:	68f8      	ldr	r0, [r7, #12]
 800172a:	f7fe ff25 	bl	8000578 <__aeabi_f2d>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	4816      	ldr	r0, [pc, #88]	@ (800178c <cli_show_system_status+0xd4>)
 8001734:	f002 fef8 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 8001738:	f001 fb62 	bl	8002e00 <terminal_insert_new_line>
        printf("  kd            : %-11.6f", kd);
 800173c:	68b8      	ldr	r0, [r7, #8]
 800173e:	f7fe ff1b 	bl	8000578 <__aeabi_f2d>
 8001742:	4602      	mov	r2, r0
 8001744:	460b      	mov	r3, r1
 8001746:	4812      	ldr	r0, [pc, #72]	@ (8001790 <cli_show_system_status+0xd8>)
 8001748:	f002 feee 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 800174c:	f001 fb58 	bl	8002e00 <terminal_insert_new_line>
        printf("  reference     : %-11.6f", reference);
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f7fe ff11 	bl	8000578 <__aeabi_f2d>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	480e      	ldr	r0, [pc, #56]	@ (8001794 <cli_show_system_status+0xdc>)
 800175c:	f002 fee4 	bl	8004528 <iprintf>

        terminal_insert_new_line();
 8001760:	f001 fb4e 	bl	8002e00 <terminal_insert_new_line>
        terminal_insert_new_line();
 8001764:	f001 fb4c 	bl	8002e00 <terminal_insert_new_line>
}
 8001768:	bf00      	nop
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	0800772c 	.word	0x0800772c
 8001774:	0800773c 	.word	0x0800773c
 8001778:	08008098 	.word	0x08008098
 800177c:	08007770 	.word	0x08007770
 8001780:	0800808c 	.word	0x0800808c
 8001784:	08007788 	.word	0x08007788
 8001788:	080077a0 	.word	0x080077a0
 800178c:	080077bc 	.word	0x080077bc
 8001790:	080077d8 	.word	0x080077d8
 8001794:	080077f4 	.word	0x080077f4

08001798 <cli_show_config_menu>:

static void cli_show_config_menu(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
        terminal_insert_new_line();
 800179c:	f001 fb30 	bl	8002e00 <terminal_insert_new_line>
        terminal_insert_new_line();
 80017a0:	f001 fb2e 	bl	8002e00 <terminal_insert_new_line>
        printf("  Available commands in this mode");
 80017a4:	4818      	ldr	r0, [pc, #96]	@ (8001808 <cli_show_config_menu+0x70>)
 80017a6:	f002 febf 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80017aa:	f001 fb29 	bl	8002e00 <terminal_insert_new_line>
        printf(SEPERATOR_2);
 80017ae:	4817      	ldr	r0, [pc, #92]	@ (800180c <cli_show_config_menu+0x74>)
 80017b0:	f002 feba 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80017b4:	f001 fb24 	bl	8002e00 <terminal_insert_new_line>
        printf("  type <type_id>        - Set converter model type");
 80017b8:	4815      	ldr	r0, [pc, #84]	@ (8001810 <cli_show_config_menu+0x78>)
 80017ba:	f002 feb5 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80017be:	f001 fb1f 	bl	8002e00 <terminal_insert_new_line>
        printf("  kp <value>            - Set proportional gain");
 80017c2:	4814      	ldr	r0, [pc, #80]	@ (8001814 <cli_show_config_menu+0x7c>)
 80017c4:	f002 feb0 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80017c8:	f001 fb1a 	bl	8002e00 <terminal_insert_new_line>
        printf("  ki <value>            - Set integral gain");
 80017cc:	4812      	ldr	r0, [pc, #72]	@ (8001818 <cli_show_config_menu+0x80>)
 80017ce:	f002 feab 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80017d2:	f001 fb15 	bl	8002e00 <terminal_insert_new_line>
        printf("  kd <value>            - Set derivative gain");
 80017d6:	4811      	ldr	r0, [pc, #68]	@ (800181c <cli_show_config_menu+0x84>)
 80017d8:	f002 fea6 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80017dc:	f001 fb10 	bl	8002e00 <terminal_insert_new_line>
        printf("  ref <value>           - Set reference value");
 80017e0:	480f      	ldr	r0, [pc, #60]	@ (8001820 <cli_show_config_menu+0x88>)
 80017e2:	f002 fea1 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80017e6:	f001 fb0b 	bl	8002e00 <terminal_insert_new_line>
        terminal_insert_new_line();
 80017ea:	f001 fb09 	bl	8002e00 <terminal_insert_new_line>
        printf("  Note: ref refers to the output desired DC value for DC-DC types, ");
 80017ee:	480d      	ldr	r0, [pc, #52]	@ (8001824 <cli_show_config_menu+0x8c>)
 80017f0:	f002 fe9a 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80017f4:	f001 fb04 	bl	8002e00 <terminal_insert_new_line>
        printf("  and output desired sinusoidal amplitude for inverter types.");
 80017f8:	480b      	ldr	r0, [pc, #44]	@ (8001828 <cli_show_config_menu+0x90>)
 80017fa:	f002 fe95 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80017fe:	f001 faff 	bl	8002e00 <terminal_insert_new_line>
}
 8001802:	bf00      	nop
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	08007810 	.word	0x08007810
 800180c:	0800773c 	.word	0x0800773c
 8001810:	08007834 	.word	0x08007834
 8001814:	08007868 	.word	0x08007868
 8001818:	08007898 	.word	0x08007898
 800181c:	080078c4 	.word	0x080078c4
 8001820:	080078f4 	.word	0x080078f4
 8001824:	08007924 	.word	0x08007924
 8001828:	08007968 	.word	0x08007968

0800182c <cli_show_help_and_notes>:

static void cli_show_help_and_notes(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
        printf("  Available commands");
 8001830:	483d      	ldr	r0, [pc, #244]	@ (8001928 <cli_show_help_and_notes+0xfc>)
 8001832:	f002 fe79 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 8001836:	f001 fae3 	bl	8002e00 <terminal_insert_new_line>
        printf(SEPERATOR_2);
 800183a:	483c      	ldr	r0, [pc, #240]	@ (800192c <cli_show_help_and_notes+0x100>)
 800183c:	f002 fe74 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 8001840:	f001 fade 	bl	8002e00 <terminal_insert_new_line>
        printf("  help                  - Show this help menu");
 8001844:	483a      	ldr	r0, [pc, #232]	@ (8001930 <cli_show_help_and_notes+0x104>)
 8001846:	f002 fe6f 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 800184a:	f001 fad9 	bl	8002e00 <terminal_insert_new_line>
        printf("  status                - Show current type, mode, kp, ki, kd, and ref");
 800184e:	4839      	ldr	r0, [pc, #228]	@ (8001934 <cli_show_help_and_notes+0x108>)
 8001850:	f002 fe6a 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 8001854:	f001 fad4 	bl	8002e00 <terminal_insert_new_line>
        printf("  type <type_id>        - Switch to the converter type with selected id:");
 8001858:	4837      	ldr	r0, [pc, #220]	@ (8001938 <cli_show_help_and_notes+0x10c>)
 800185a:	f002 fe65 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 800185e:	f001 facf 	bl	8002e00 <terminal_insert_new_line>
        printf("                          0: DC-DC Ideal Bridge");
 8001862:	4836      	ldr	r0, [pc, #216]	@ (800193c <cli_show_help_and_notes+0x110>)
 8001864:	f002 fe60 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 8001868:	f001 faca 	bl	8002e00 <terminal_insert_new_line>
        printf("                          1: Inverter Ideal Bridge");
 800186c:	4834      	ldr	r0, [pc, #208]	@ (8001940 <cli_show_help_and_notes+0x114>)
 800186e:	f002 fe5b 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 8001872:	f001 fac5 	bl	8002e00 <terminal_insert_new_line>
        printf("                          2: DC-DC H-Bridge, and");
 8001876:	4833      	ldr	r0, [pc, #204]	@ (8001944 <cli_show_help_and_notes+0x118>)
 8001878:	f002 fe56 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 800187c:	f001 fac0 	bl	8002e00 <terminal_insert_new_line>
        printf("                          3: Inverter H-Bridge");
 8001880:	4831      	ldr	r0, [pc, #196]	@ (8001948 <cli_show_help_and_notes+0x11c>)
 8001882:	f002 fe51 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 8001886:	f001 fabb 	bl	8002e00 <terminal_insert_new_line>
        printf("  mode idle             - Switch to idle mode");
 800188a:	4830      	ldr	r0, [pc, #192]	@ (800194c <cli_show_help_and_notes+0x120>)
 800188c:	f002 fe4c 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 8001890:	f001 fab6 	bl	8002e00 <terminal_insert_new_line>
        printf("  mode config           - Enter config mode (tune type, kp, ki, kd, and ref)");
 8001894:	482e      	ldr	r0, [pc, #184]	@ (8001950 <cli_show_help_and_notes+0x124>)
 8001896:	f002 fe47 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 800189a:	f001 fab1 	bl	8002e00 <terminal_insert_new_line>
        printf("  mode mod              - Enter mod mode (converter in operation)");
 800189e:	482d      	ldr	r0, [pc, #180]	@ (8001954 <cli_show_help_and_notes+0x128>)
 80018a0:	f002 fe42 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80018a4:	f001 faac 	bl	8002e00 <terminal_insert_new_line>
        printf("  kp <value>            - Set proportional gain (config mode only)");
 80018a8:	482b      	ldr	r0, [pc, #172]	@ (8001958 <cli_show_help_and_notes+0x12c>)
 80018aa:	f002 fe3d 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80018ae:	f001 faa7 	bl	8002e00 <terminal_insert_new_line>
        printf("  ki <value>            - Set integral gain (config mode only)");
 80018b2:	482a      	ldr	r0, [pc, #168]	@ (800195c <cli_show_help_and_notes+0x130>)
 80018b4:	f002 fe38 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80018b8:	f001 faa2 	bl	8002e00 <terminal_insert_new_line>
        printf("  kd <value>            - Set derivative gain (config mode only)");
 80018bc:	4828      	ldr	r0, [pc, #160]	@ (8001960 <cli_show_help_and_notes+0x134>)
 80018be:	f002 fe33 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80018c2:	f001 fa9d 	bl	8002e00 <terminal_insert_new_line>
        printf("  ref <voltage>         - Set reference voltage (config and mod mode only)");
 80018c6:	4827      	ldr	r0, [pc, #156]	@ (8001964 <cli_show_help_and_notes+0x138>)
 80018c8:	f002 fe2e 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80018cc:	f001 fa98 	bl	8002e00 <terminal_insert_new_line>
        printf("  stream                - Periodically print output voltage");
 80018d0:	4825      	ldr	r0, [pc, #148]	@ (8001968 <cli_show_help_and_notes+0x13c>)
 80018d2:	f002 fe29 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80018d6:	f001 fa93 	bl	8002e00 <terminal_insert_new_line>
        printf("  exit                  - Leave config mode");
 80018da:	4824      	ldr	r0, [pc, #144]	@ (800196c <cli_show_help_and_notes+0x140>)
 80018dc:	f002 fe24 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80018e0:	f001 fa8e 	bl	8002e00 <terminal_insert_new_line>
        terminal_insert_new_line();
 80018e4:	f001 fa8c 	bl	8002e00 <terminal_insert_new_line>
        printf("  Notes");
 80018e8:	4821      	ldr	r0, [pc, #132]	@ (8001970 <cli_show_help_and_notes+0x144>)
 80018ea:	f002 fe1d 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80018ee:	f001 fa87 	bl	8002e00 <terminal_insert_new_line>
        printf(SEPERATOR_2);
 80018f2:	480e      	ldr	r0, [pc, #56]	@ (800192c <cli_show_help_and_notes+0x100>)
 80018f4:	f002 fe18 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 80018f8:	f001 fa82 	bl	8002e00 <terminal_insert_new_line>
        printf("  - While CLI is printing the output voltage, press any key to stop the stream.");
 80018fc:	481d      	ldr	r0, [pc, #116]	@ (8001974 <cli_show_help_and_notes+0x148>)
 80018fe:	f002 fe13 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 8001902:	f001 fa7d 	bl	8002e00 <terminal_insert_new_line>
        printf("  - When UART enters CONFIG mode, the button is disabled.");
 8001906:	481c      	ldr	r0, [pc, #112]	@ (8001978 <cli_show_help_and_notes+0x14c>)
 8001908:	f002 fe0e 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 800190c:	f001 fa78 	bl	8002e00 <terminal_insert_new_line>
        printf("  - After changing mode by button, uart cannot change the mode for 5 seconds.");
 8001910:	481a      	ldr	r0, [pc, #104]	@ (800197c <cli_show_help_and_notes+0x150>)
 8001912:	f002 fe09 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 8001916:	f001 fa73 	bl	8002e00 <terminal_insert_new_line>
        printf("  - Type \"help\" at any time to reprint this guide menu.");
 800191a:	4819      	ldr	r0, [pc, #100]	@ (8001980 <cli_show_help_and_notes+0x154>)
 800191c:	f002 fe04 	bl	8004528 <iprintf>
        terminal_insert_new_line();
 8001920:	f001 fa6e 	bl	8002e00 <terminal_insert_new_line>
}
 8001924:	bf00      	nop
 8001926:	bd80      	pop	{r7, pc}
 8001928:	080079a8 	.word	0x080079a8
 800192c:	0800773c 	.word	0x0800773c
 8001930:	080079c0 	.word	0x080079c0
 8001934:	080079f0 	.word	0x080079f0
 8001938:	08007a38 	.word	0x08007a38
 800193c:	08007a84 	.word	0x08007a84
 8001940:	08007ab4 	.word	0x08007ab4
 8001944:	08007ae8 	.word	0x08007ae8
 8001948:	08007b1c 	.word	0x08007b1c
 800194c:	08007b4c 	.word	0x08007b4c
 8001950:	08007b7c 	.word	0x08007b7c
 8001954:	08007bcc 	.word	0x08007bcc
 8001958:	08007c10 	.word	0x08007c10
 800195c:	08007c54 	.word	0x08007c54
 8001960:	08007c94 	.word	0x08007c94
 8001964:	08007cd8 	.word	0x08007cd8
 8001968:	08007d24 	.word	0x08007d24
 800196c:	08007d60 	.word	0x08007d60
 8001970:	08007d8c 	.word	0x08007d8c
 8001974:	08007d94 	.word	0x08007d94
 8001978:	08007de4 	.word	0x08007de4
 800197c:	08007e20 	.word	0x08007e20
 8001980:	08007e70 	.word	0x08007e70

08001984 <cli_print_mode_change_message>:

static void cli_print_mode_change_message(converter_mode_t mode)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	71fb      	strb	r3, [r7, #7]
        printf("  In %s mode. ", modes[mode]);
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	4a13      	ldr	r2, [pc, #76]	@ (80019e0 <cli_print_mode_change_message+0x5c>)
 8001992:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001996:	4619      	mov	r1, r3
 8001998:	4812      	ldr	r0, [pc, #72]	@ (80019e4 <cli_print_mode_change_message+0x60>)
 800199a:	f002 fdc5 	bl	8004528 <iprintf>

        switch (mode)
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d010      	beq.n	80019c6 <cli_print_mode_change_message+0x42>
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	dc12      	bgt.n	80019ce <cli_print_mode_change_message+0x4a>
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d002      	beq.n	80019b2 <cli_print_mode_change_message+0x2e>
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d004      	beq.n	80019ba <cli_print_mode_change_message+0x36>
 80019b0:	e00d      	b.n	80019ce <cli_print_mode_change_message+0x4a>
        {
        case IDLE:
                printf("Converter is off.");
 80019b2:	480d      	ldr	r0, [pc, #52]	@ (80019e8 <cli_print_mode_change_message+0x64>)
 80019b4:	f002 fdb8 	bl	8004528 <iprintf>
                break;
 80019b8:	e009      	b.n	80019ce <cli_print_mode_change_message+0x4a>
        case CONFIG:
                printf("You can configure the controller.");
 80019ba:	480c      	ldr	r0, [pc, #48]	@ (80019ec <cli_print_mode_change_message+0x68>)
 80019bc:	f002 fdb4 	bl	8004528 <iprintf>
                cli_show_config_menu();
 80019c0:	f7ff feea 	bl	8001798 <cli_show_config_menu>
                break;
 80019c4:	e003      	b.n	80019ce <cli_print_mode_change_message+0x4a>
        case MOD:
                printf("The converter is operating.");
 80019c6:	480a      	ldr	r0, [pc, #40]	@ (80019f0 <cli_print_mode_change_message+0x6c>)
 80019c8:	f002 fdae 	bl	8004528 <iprintf>
                break;
 80019cc:	bf00      	nop
        }

        terminal_insert_new_line();
 80019ce:	f001 fa17 	bl	8002e00 <terminal_insert_new_line>
        terminal_print_arrow();
 80019d2:	f001 fa1f 	bl	8002e14 <terminal_print_arrow>
 80019d6:	bf00      	nop
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	0800808c 	.word	0x0800808c
 80019e4:	08007ea8 	.word	0x08007ea8
 80019e8:	08007eb8 	.word	0x08007eb8
 80019ec:	08007ecc 	.word	0x08007ecc
 80019f0:	08007ef0 	.word	0x08007ef0

080019f4 <clock_init>:
 * - Set AHB and APB prescalers
 * - Configure and enable PLL (100 MHz SYSCLK)
 * - Switch SYSCLK to PLL
 */
void clock_init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
        clock_enable_HSE();
 80019f8:	f000 f80c 	bl	8001a14 <clock_enable_HSE>
        clock_configure_flash_wait_states(WAIT_STATE);
 80019fc:	2003      	movs	r0, #3
 80019fe:	f000 f827 	bl	8001a50 <clock_configure_flash_wait_states>
        clock_configure_prescalers();
 8001a02:	f000 f855 	bl	8001ab0 <clock_configure_prescalers>
        clock_configure_PLL();
 8001a06:	f000 f87d 	bl	8001b04 <clock_configure_PLL>
        clock_switch_SYSCLK_to_PLL();
 8001a0a:	f000 f8b9 	bl	8001b80 <clock_switch_SYSCLK_to_PLL>
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
	...

08001a14 <clock_enable_HSE>:
 * to the OSC_IN pin (PH0). There is no crystal connected, and OSC_OUT
 * (PH1) is left floating. Therefore, HSE must be enabled in bypass mode
 * to accept the externally driven clock signal.
 */
static void clock_enable_HSE(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
        // Select bypass mode since OSC_IN is driven by an external clock.
        RCC->CR |= RCC_CR_HSEBYP;
 8001a18:	4b0c      	ldr	r3, [pc, #48]	@ (8001a4c <clock_enable_HSE+0x38>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a0b      	ldr	r2, [pc, #44]	@ (8001a4c <clock_enable_HSE+0x38>)
 8001a1e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a22:	6013      	str	r3, [r2, #0]

        // Enable the external high-speed clock.
        RCC->CR |= RCC_CR_HSEON;
 8001a24:	4b09      	ldr	r3, [pc, #36]	@ (8001a4c <clock_enable_HSE+0x38>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a08      	ldr	r2, [pc, #32]	@ (8001a4c <clock_enable_HSE+0x38>)
 8001a2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a2e:	6013      	str	r3, [r2, #0]

        // Wait until the HSE clock becomes ready.
        while (!(RCC->CR & RCC_CR_HSERDY))
 8001a30:	bf00      	nop
 8001a32:	4b06      	ldr	r3, [pc, #24]	@ (8001a4c <clock_enable_HSE+0x38>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d0f9      	beq.n	8001a32 <clock_enable_HSE+0x1e>
                ;
}
 8001a3e:	bf00      	nop
 8001a40:	bf00      	nop
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	40023800 	.word	0x40023800

08001a50 <clock_configure_flash_wait_states>:
 *
 * At 3.3 V and SYSCLK = 100 MHz, the Flash requires 3 WS (wait states) for
 * reliable read access.
 */
static void clock_configure_flash_wait_states(size_t wait_state)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
        FLASH->ACR &= ~(FLASH_ACR_LATENCY_Msk);
 8001a58:	4b13      	ldr	r3, [pc, #76]	@ (8001aa8 <clock_configure_flash_wait_states+0x58>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a12      	ldr	r2, [pc, #72]	@ (8001aa8 <clock_configure_flash_wait_states+0x58>)
 8001a5e:	f023 0307 	bic.w	r3, r3, #7
 8001a62:	6013      	str	r3, [r2, #0]
        FLASH->ACR |= flash_acr_latency_ws[wait_state];
 8001a64:	4b10      	ldr	r3, [pc, #64]	@ (8001aa8 <clock_configure_flash_wait_states+0x58>)
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	4910      	ldr	r1, [pc, #64]	@ (8001aac <clock_configure_flash_wait_states+0x5c>)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001a70:	490d      	ldr	r1, [pc, #52]	@ (8001aa8 <clock_configure_flash_wait_states+0x58>)
 8001a72:	4313      	orrs	r3, r2
 8001a74:	600b      	str	r3, [r1, #0]

        // Enable Flash pre-fetch to reduce wait-state penalties.
        FLASH->ACR |= FLASH_ACR_PRFTEN;
 8001a76:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa8 <clock_configure_flash_wait_states+0x58>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a0b      	ldr	r2, [pc, #44]	@ (8001aa8 <clock_configure_flash_wait_states+0x58>)
 8001a7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a80:	6013      	str	r3, [r2, #0]

        // Enable instruction cache for faster code fetches.
        FLASH->ACR |= FLASH_ACR_ICEN;
 8001a82:	4b09      	ldr	r3, [pc, #36]	@ (8001aa8 <clock_configure_flash_wait_states+0x58>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a08      	ldr	r2, [pc, #32]	@ (8001aa8 <clock_configure_flash_wait_states+0x58>)
 8001a88:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a8c:	6013      	str	r3, [r2, #0]

        // Enable data cache for faster Flash data accesses.
        FLASH->ACR |= FLASH_ACR_DCEN;
 8001a8e:	4b06      	ldr	r3, [pc, #24]	@ (8001aa8 <clock_configure_flash_wait_states+0x58>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a05      	ldr	r2, [pc, #20]	@ (8001aa8 <clock_configure_flash_wait_states+0x58>)
 8001a94:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a98:	6013      	str	r3, [r2, #0]
}
 8001a9a:	bf00      	nop
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	40023c00 	.word	0x40023c00
 8001aac:	0800806c 	.word	0x0800806c

08001ab0 <clock_configure_prescalers>:
 * - AHB  (HCLK)  = SYSCLK / 1 = 100 MHz
 * - APB1 (PCLK1) = HCLK   / 2 = 50  MHz (max allowed on STM32F411RE)
 * - APB2 (PCLK2) = HCLK   / 1 = 100 MHz
 */
static void clock_configure_prescalers(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
        /*
         * AHB prescaler: HCLK = SYSCLK / 1
         * Clear HPRE bits [7:4] : no division.
         */
        RCC->CFGR &= ~RCC_CFGR_HPRE;
 8001ab4:	4b12      	ldr	r3, [pc, #72]	@ (8001b00 <clock_configure_prescalers+0x50>)
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	4a11      	ldr	r2, [pc, #68]	@ (8001b00 <clock_configure_prescalers+0x50>)
 8001aba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001abe:	6093      	str	r3, [r2, #8]
        RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001ac0:	4b0f      	ldr	r3, [pc, #60]	@ (8001b00 <clock_configure_prescalers+0x50>)
 8001ac2:	4a0f      	ldr	r2, [pc, #60]	@ (8001b00 <clock_configure_prescalers+0x50>)
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	6093      	str	r3, [r2, #8]

        /*
         * APB1 prescaler: PCLK1 = HCLK / 2
         * Clear PPRE1 bits [12:10], then set divide-by-2.
         */
        RCC->CFGR &= ~RCC_CFGR_PPRE1;
 8001ac8:	4b0d      	ldr	r3, [pc, #52]	@ (8001b00 <clock_configure_prescalers+0x50>)
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	4a0c      	ldr	r2, [pc, #48]	@ (8001b00 <clock_configure_prescalers+0x50>)
 8001ace:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8001ad2:	6093      	str	r3, [r2, #8]
        RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 8001ad4:	4b0a      	ldr	r3, [pc, #40]	@ (8001b00 <clock_configure_prescalers+0x50>)
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	4a09      	ldr	r2, [pc, #36]	@ (8001b00 <clock_configure_prescalers+0x50>)
 8001ada:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ade:	6093      	str	r3, [r2, #8]

        /*
         * APB2 prescaler: PCLK2 = HCLK / 1
         * Clear PPRE2 bits [15:13] : no division.
         */
        RCC->CFGR &= ~RCC_CFGR_PPRE2;
 8001ae0:	4b07      	ldr	r3, [pc, #28]	@ (8001b00 <clock_configure_prescalers+0x50>)
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	4a06      	ldr	r2, [pc, #24]	@ (8001b00 <clock_configure_prescalers+0x50>)
 8001ae6:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001aea:	6093      	str	r3, [r2, #8]
        RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 8001aec:	4b04      	ldr	r3, [pc, #16]	@ (8001b00 <clock_configure_prescalers+0x50>)
 8001aee:	4a04      	ldr	r2, [pc, #16]	@ (8001b00 <clock_configure_prescalers+0x50>)
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	6093      	str	r3, [r2, #8]
}
 8001af4:	bf00      	nop
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	40023800 	.word	0x40023800

08001b04 <clock_configure_PLL>:
 * - PLLM = 4   : VCO_in  = 2 MHz   (must be 12 MHz)
 * - PLLN = 100 : VCO_out = 200 MHz (must be 100432 MHz)
 * - PLLP = 2   : SYSCLK  = 100 MHz
 */
static void clock_configure_PLL(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
        // Disable PLL before configuration.
        RCC->CR &= ~RCC_CR_PLLON;
 8001b0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001b78 <clock_configure_PLL+0x74>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a1a      	ldr	r2, [pc, #104]	@ (8001b78 <clock_configure_PLL+0x74>)
 8001b10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b14:	6013      	str	r3, [r2, #0]
        while (RCC->CR & RCC_CR_PLLRDY)
 8001b16:	bf00      	nop
 8001b18:	4b17      	ldr	r3, [pc, #92]	@ (8001b78 <clock_configure_PLL+0x74>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d1f9      	bne.n	8001b18 <clock_configure_PLL+0x14>
                ;

        // Start from current value to preserve reserved bits.
        uint32_t pll_cfgr = RCC->PLLCFGR;
 8001b24:	4b14      	ldr	r3, [pc, #80]	@ (8001b78 <clock_configure_PLL+0x74>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	607b      	str	r3, [r7, #4]

        pll_cfgr &= ~(RCC_PLLCFGR_PLLM_Msk | RCC_PLLCFGR_PLLN_Msk | RCC_PLLCFGR_PLLP_Msk |
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	4b13      	ldr	r3, [pc, #76]	@ (8001b7c <clock_configure_PLL+0x78>)
 8001b2e:	4013      	ands	r3, r2
 8001b30:	607b      	str	r3, [r7, #4]
                      RCC_PLLCFGR_PLLSRC_Msk);

        // Select HSE as PLL source.
        pll_cfgr |= RCC_PLLCFGR_PLLSRC_HSE;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b38:	607b      	str	r3, [r7, #4]

        pll_cfgr |= (PLLM_VALUE << 0U);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	f043 0304 	orr.w	r3, r3, #4
 8001b40:	607b      	str	r3, [r7, #4]

        pll_cfgr |= (PLLN_VALUE << 6U);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	f443 53c8 	orr.w	r3, r3, #6400	@ 0x1900
 8001b48:	607b      	str	r3, [r7, #4]

        // Set PLLP (bits 17:16), encoded as (PLLP/2 - 1)
        pll_cfgr |= (((PLLP_VALUE / 2U) - 1U) << 16U);

        // Write back the configuration (reserved bits preserved).
        RCC->PLLCFGR = pll_cfgr;
 8001b4a:	4a0b      	ldr	r2, [pc, #44]	@ (8001b78 <clock_configure_PLL+0x74>)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6053      	str	r3, [r2, #4]

        // Enable PLL.
        RCC->CR |= RCC_CR_PLLON;
 8001b50:	4b09      	ldr	r3, [pc, #36]	@ (8001b78 <clock_configure_PLL+0x74>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a08      	ldr	r2, [pc, #32]	@ (8001b78 <clock_configure_PLL+0x74>)
 8001b56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b5a:	6013      	str	r3, [r2, #0]

        // Wait until PLL is locked and ready.
        while (!(RCC->CR & RCC_CR_PLLRDY))
 8001b5c:	bf00      	nop
 8001b5e:	4b06      	ldr	r3, [pc, #24]	@ (8001b78 <clock_configure_PLL+0x74>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d0f9      	beq.n	8001b5e <clock_configure_PLL+0x5a>
                ;
}
 8001b6a:	bf00      	nop
 8001b6c:	bf00      	nop
 8001b6e:	370c      	adds	r7, #12
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	ffbc8000 	.word	0xffbc8000

08001b80 <clock_switch_SYSCLK_to_PLL>:
 *
 * SW  = 0b10: PLL selected as system clock
 * SWS = 0b10: PLL is the active system clock
 */
static void clock_switch_SYSCLK_to_PLL(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
        RCC->CFGR &= ~RCC_CFGR_SW_Msk;
 8001b84:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb8 <clock_switch_SYSCLK_to_PLL+0x38>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	4a0b      	ldr	r2, [pc, #44]	@ (8001bb8 <clock_switch_SYSCLK_to_PLL+0x38>)
 8001b8a:	f023 0303 	bic.w	r3, r3, #3
 8001b8e:	6093      	str	r3, [r2, #8]

        // Select PLL as system clock.
        RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001b90:	4b09      	ldr	r3, [pc, #36]	@ (8001bb8 <clock_switch_SYSCLK_to_PLL+0x38>)
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	4a08      	ldr	r2, [pc, #32]	@ (8001bb8 <clock_switch_SYSCLK_to_PLL+0x38>)
 8001b96:	f043 0302 	orr.w	r3, r3, #2
 8001b9a:	6093      	str	r3, [r2, #8]

        // Wait until PLL is actually used as system clock.
        while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != RCC_CFGR_SWS_PLL)
 8001b9c:	bf00      	nop
 8001b9e:	4b06      	ldr	r3, [pc, #24]	@ (8001bb8 <clock_switch_SYSCLK_to_PLL+0x38>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	f003 030c 	and.w	r3, r3, #12
 8001ba6:	2b08      	cmp	r3, #8
 8001ba8:	d1f9      	bne.n	8001b9e <clock_switch_SYSCLK_to_PLL+0x1e>
                ;
 8001baa:	bf00      	nop
 8001bac:	bf00      	nop
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	40023800 	.word	0x40023800

08001bbc <pid_init>:
              float Ts,
              float int_out_min,
              float int_out_max,
              float controller_out_min,
              float controller_out_max)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b089      	sub	sp, #36	@ 0x24
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	ed87 0a07 	vstr	s0, [r7, #28]
 8001bc6:	edc7 0a06 	vstr	s1, [r7, #24]
 8001bca:	ed87 1a05 	vstr	s2, [r7, #20]
 8001bce:	edc7 1a04 	vstr	s3, [r7, #16]
 8001bd2:	ed87 2a03 	vstr	s4, [r7, #12]
 8001bd6:	edc7 2a02 	vstr	s5, [r7, #8]
 8001bda:	ed87 3a01 	vstr	s6, [r7, #4]
 8001bde:	edc7 3a00 	vstr	s7, [r7]
        pid.kp                 = kp;
 8001be2:	4a13      	ldr	r2, [pc, #76]	@ (8001c30 <pid_init+0x74>)
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	6013      	str	r3, [r2, #0]
        pid.ki                 = ki;
 8001be8:	4a11      	ldr	r2, [pc, #68]	@ (8001c30 <pid_init+0x74>)
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	6053      	str	r3, [r2, #4]
        pid.kd                 = kd;
 8001bee:	4a10      	ldr	r2, [pc, #64]	@ (8001c30 <pid_init+0x74>)
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	6093      	str	r3, [r2, #8]
        pid.Ts                 = Ts; // Sampling time in seconds
 8001bf4:	4a0e      	ldr	r2, [pc, #56]	@ (8001c30 <pid_init+0x74>)
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	60d3      	str	r3, [r2, #12]
        pid.prev_error         = 0.0f;
 8001bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8001c30 <pid_init+0x74>)
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	611a      	str	r2, [r3, #16]
        pid.integral           = 0.0f; // Accumulated integral term
 8001c02:	4b0b      	ldr	r3, [pc, #44]	@ (8001c30 <pid_init+0x74>)
 8001c04:	f04f 0200 	mov.w	r2, #0
 8001c08:	615a      	str	r2, [r3, #20]
        pid.int_out_min        = int_out_min;
 8001c0a:	4a09      	ldr	r2, [pc, #36]	@ (8001c30 <pid_init+0x74>)
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	6193      	str	r3, [r2, #24]
        pid.int_out_max        = int_out_max;
 8001c10:	4a07      	ldr	r2, [pc, #28]	@ (8001c30 <pid_init+0x74>)
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	61d3      	str	r3, [r2, #28]
        pid.controller_out_min = controller_out_min;
 8001c16:	4a06      	ldr	r2, [pc, #24]	@ (8001c30 <pid_init+0x74>)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6213      	str	r3, [r2, #32]
        pid.controller_out_max = controller_out_max;
 8001c1c:	4a04      	ldr	r2, [pc, #16]	@ (8001c30 <pid_init+0x74>)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8001c22:	bf00      	nop
 8001c24:	3724      	adds	r7, #36	@ 0x24
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	20000238 	.word	0x20000238

08001c34 <pid_update>:

float pid_update(float reference, float measurement)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b089      	sub	sp, #36	@ 0x24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001c3e:	edc7 0a00 	vstr	s1, [r7]
        // Compute error.
        float error = reference - measurement;
 8001c42:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c46:	edd7 7a00 	vldr	s15, [r7]
 8001c4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c4e:	edc7 7a07 	vstr	s15, [r7, #28]

        // Calculate proportional term.
        float p = pid.kp * error;
 8001c52:	4b44      	ldr	r3, [pc, #272]	@ (8001d64 <pid_update+0x130>)
 8001c54:	edd3 7a00 	vldr	s15, [r3]
 8001c58:	ed97 7a07 	vldr	s14, [r7, #28]
 8001c5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c60:	edc7 7a06 	vstr	s15, [r7, #24]

        // Calculate integral term.
        pid.integral += (pid.ki * pid.Ts * error);
 8001c64:	4b3f      	ldr	r3, [pc, #252]	@ (8001d64 <pid_update+0x130>)
 8001c66:	ed93 7a05 	vldr	s14, [r3, #20]
 8001c6a:	4b3e      	ldr	r3, [pc, #248]	@ (8001d64 <pid_update+0x130>)
 8001c6c:	edd3 6a01 	vldr	s13, [r3, #4]
 8001c70:	4b3c      	ldr	r3, [pc, #240]	@ (8001d64 <pid_update+0x130>)
 8001c72:	edd3 7a03 	vldr	s15, [r3, #12]
 8001c76:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c7a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c86:	4b37      	ldr	r3, [pc, #220]	@ (8001d64 <pid_update+0x130>)
 8001c88:	edc3 7a05 	vstr	s15, [r3, #20]

        // limit integral term to avoid windup.
        pid.integral = CLAMP(pid.integral, pid.int_out_min, pid.int_out_max);
 8001c8c:	4b35      	ldr	r3, [pc, #212]	@ (8001d64 <pid_update+0x130>)
 8001c8e:	ed93 7a05 	vldr	s14, [r3, #20]
 8001c92:	4b34      	ldr	r3, [pc, #208]	@ (8001d64 <pid_update+0x130>)
 8001c94:	edd3 7a06 	vldr	s15, [r3, #24]
 8001c98:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ca0:	d502      	bpl.n	8001ca8 <pid_update+0x74>
 8001ca2:	4b30      	ldr	r3, [pc, #192]	@ (8001d64 <pid_update+0x130>)
 8001ca4:	699b      	ldr	r3, [r3, #24]
 8001ca6:	e00f      	b.n	8001cc8 <pid_update+0x94>
 8001ca8:	4b2e      	ldr	r3, [pc, #184]	@ (8001d64 <pid_update+0x130>)
 8001caa:	ed93 7a05 	vldr	s14, [r3, #20]
 8001cae:	4b2d      	ldr	r3, [pc, #180]	@ (8001d64 <pid_update+0x130>)
 8001cb0:	edd3 7a07 	vldr	s15, [r3, #28]
 8001cb4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cbc:	dd02      	ble.n	8001cc4 <pid_update+0x90>
 8001cbe:	4b29      	ldr	r3, [pc, #164]	@ (8001d64 <pid_update+0x130>)
 8001cc0:	69db      	ldr	r3, [r3, #28]
 8001cc2:	e001      	b.n	8001cc8 <pid_update+0x94>
 8001cc4:	4b27      	ldr	r3, [pc, #156]	@ (8001d64 <pid_update+0x130>)
 8001cc6:	695b      	ldr	r3, [r3, #20]
 8001cc8:	4a26      	ldr	r2, [pc, #152]	@ (8001d64 <pid_update+0x130>)
 8001cca:	6153      	str	r3, [r2, #20]

        float i = pid.integral;
 8001ccc:	4b25      	ldr	r3, [pc, #148]	@ (8001d64 <pid_update+0x130>)
 8001cce:	695b      	ldr	r3, [r3, #20]
 8001cd0:	617b      	str	r3, [r7, #20]

        // Calculate derivative term.
        float d = (error - pid.prev_error) * (pid.kd / pid.Ts);
 8001cd2:	4b24      	ldr	r3, [pc, #144]	@ (8001d64 <pid_update+0x130>)
 8001cd4:	edd3 7a04 	vldr	s15, [r3, #16]
 8001cd8:	ed97 7a07 	vldr	s14, [r7, #28]
 8001cdc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ce0:	4b20      	ldr	r3, [pc, #128]	@ (8001d64 <pid_update+0x130>)
 8001ce2:	ed93 6a02 	vldr	s12, [r3, #8]
 8001ce6:	4b1f      	ldr	r3, [pc, #124]	@ (8001d64 <pid_update+0x130>)
 8001ce8:	edd3 6a03 	vldr	s13, [r3, #12]
 8001cec:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001cf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cf4:	edc7 7a04 	vstr	s15, [r7, #16]

        // Calculate PID controller output.
        float output = p + i + d;
 8001cf8:	ed97 7a06 	vldr	s14, [r7, #24]
 8001cfc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d04:	ed97 7a04 	vldr	s14, [r7, #16]
 8001d08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d0c:	edc7 7a03 	vstr	s15, [r7, #12]

        // Apply output saturation.
        output = CLAMP(output, pid.controller_out_min, pid.controller_out_max);
 8001d10:	4b14      	ldr	r3, [pc, #80]	@ (8001d64 <pid_update+0x130>)
 8001d12:	edd3 7a08 	vldr	s15, [r3, #32]
 8001d16:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d22:	d502      	bpl.n	8001d2a <pid_update+0xf6>
 8001d24:	4b0f      	ldr	r3, [pc, #60]	@ (8001d64 <pid_update+0x130>)
 8001d26:	6a1b      	ldr	r3, [r3, #32]
 8001d28:	e00d      	b.n	8001d46 <pid_update+0x112>
 8001d2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001d64 <pid_update+0x130>)
 8001d2c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001d30:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d3c:	dd02      	ble.n	8001d44 <pid_update+0x110>
 8001d3e:	4b09      	ldr	r3, [pc, #36]	@ (8001d64 <pid_update+0x130>)
 8001d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d42:	e000      	b.n	8001d46 <pid_update+0x112>
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	60fb      	str	r3, [r7, #12]

        // Save state for next call.
        pid.prev_error = error;
 8001d48:	4a06      	ldr	r2, [pc, #24]	@ (8001d64 <pid_update+0x130>)
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	6113      	str	r3, [r2, #16]

        return output;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	ee07 3a90 	vmov	s15, r3
}
 8001d54:	eeb0 0a67 	vmov.f32	s0, s15
 8001d58:	3724      	adds	r7, #36	@ 0x24
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	20000238 	.word	0x20000238

08001d68 <pid_set_kp>:

void pid_set_kp(float kp)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	ed87 0a01 	vstr	s0, [r7, #4]
        pid.kp = kp;
 8001d72:	4a04      	ldr	r2, [pc, #16]	@ (8001d84 <pid_set_kp+0x1c>)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6013      	str	r3, [r2, #0]
}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	20000238 	.word	0x20000238

08001d88 <pid_get_kp>:

float pid_get_kp()
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
        return pid.kp;
 8001d8c:	4b04      	ldr	r3, [pc, #16]	@ (8001da0 <pid_get_kp+0x18>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	ee07 3a90 	vmov	s15, r3
}
 8001d94:	eeb0 0a67 	vmov.f32	s0, s15
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr
 8001da0:	20000238 	.word	0x20000238

08001da4 <pid_set_ki>:

void pid_set_ki(float ki)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	ed87 0a01 	vstr	s0, [r7, #4]
        pid.ki = ki;
 8001dae:	4a04      	ldr	r2, [pc, #16]	@ (8001dc0 <pid_set_ki+0x1c>)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6053      	str	r3, [r2, #4]
}
 8001db4:	bf00      	nop
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr
 8001dc0:	20000238 	.word	0x20000238

08001dc4 <pid_get_ki>:

float pid_get_ki()
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
        return pid.ki;
 8001dc8:	4b04      	ldr	r3, [pc, #16]	@ (8001ddc <pid_get_ki+0x18>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	ee07 3a90 	vmov	s15, r3
}
 8001dd0:	eeb0 0a67 	vmov.f32	s0, s15
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr
 8001ddc:	20000238 	.word	0x20000238

08001de0 <pid_set_kd>:

void pid_set_kd(float kd)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	ed87 0a01 	vstr	s0, [r7, #4]
        pid.kd = kd;
 8001dea:	4a04      	ldr	r2, [pc, #16]	@ (8001dfc <pid_set_kd+0x1c>)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6093      	str	r3, [r2, #8]
}
 8001df0:	bf00      	nop
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr
 8001dfc:	20000238 	.word	0x20000238

08001e00 <pid_get_kd>:

float pid_get_kd()
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
        return pid.kd;
 8001e04:	4b04      	ldr	r3, [pc, #16]	@ (8001e18 <pid_get_kd+0x18>)
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	ee07 3a90 	vmov	s15, r3
}
 8001e0c:	eeb0 0a67 	vmov.f32	s0, s15
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr
 8001e18:	20000238 	.word	0x20000238

08001e1c <pid_set_ref>:

void pid_set_ref(float new_ref)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	ed87 0a01 	vstr	s0, [r7, #4]
        reference = new_ref;
 8001e26:	4a04      	ldr	r2, [pc, #16]	@ (8001e38 <pid_set_ref+0x1c>)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6013      	str	r3, [r2, #0]
}
 8001e2c:	bf00      	nop
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	20000000 	.word	0x20000000

08001e3c <pid_get_ref>:

float pid_get_ref(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
        return reference;
 8001e40:	4b04      	ldr	r3, [pc, #16]	@ (8001e54 <pid_get_ref+0x18>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	ee07 3a90 	vmov	s15, r3
}
 8001e48:	eeb0 0a67 	vmov.f32	s0, s15
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr
 8001e54:	20000000 	.word	0x20000000

08001e58 <pid_clear_integrator>:

void pid_clear_integrator(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
        pid.integral = 0;
 8001e5c:	4b04      	ldr	r3, [pc, #16]	@ (8001e70 <pid_clear_integrator+0x18>)
 8001e5e:	f04f 0200 	mov.w	r2, #0
 8001e62:	615a      	str	r2, [r3, #20]
}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	20000238 	.word	0x20000238

08001e74 <pid_clear_prev_error>:

void pid_clear_prev_error(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
        pid.prev_error = 0;
 8001e78:	4b04      	ldr	r3, [pc, #16]	@ (8001e8c <pid_clear_prev_error+0x18>)
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	611a      	str	r2, [r3, #16]
 8001e80:	bf00      	nop
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	20000238 	.word	0x20000238

08001e90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	4603      	mov	r3, r0
 8001e98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	db0b      	blt.n	8001eba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ea2:	79fb      	ldrb	r3, [r7, #7]
 8001ea4:	f003 021f 	and.w	r2, r3, #31
 8001ea8:	4907      	ldr	r1, [pc, #28]	@ (8001ec8 <__NVIC_EnableIRQ+0x38>)
 8001eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eae:	095b      	lsrs	r3, r3, #5
 8001eb0:	2001      	movs	r0, #1
 8001eb2:	fa00 f202 	lsl.w	r2, r0, r2
 8001eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001eba:	bf00      	nop
 8001ebc:	370c      	adds	r7, #12
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	e000e100 	.word	0xe000e100

08001ecc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	db12      	blt.n	8001f04 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ede:	79fb      	ldrb	r3, [r7, #7]
 8001ee0:	f003 021f 	and.w	r2, r3, #31
 8001ee4:	490a      	ldr	r1, [pc, #40]	@ (8001f10 <__NVIC_DisableIRQ+0x44>)
 8001ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eea:	095b      	lsrs	r3, r3, #5
 8001eec:	2001      	movs	r0, #1
 8001eee:	fa00 f202 	lsl.w	r2, r0, r2
 8001ef2:	3320      	adds	r3, #32
 8001ef4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001ef8:	f3bf 8f4f 	dsb	sy
}
 8001efc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001efe:	f3bf 8f6f 	isb	sy
}
 8001f02:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001f04:	bf00      	nop
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	e000e100 	.word	0xe000e100

08001f14 <converter_init>:
/*
 * This function initialize a converter model with the state vector of zero and set the type to
 * DC-DC ideal and mode to idle.
 */
void converter_init(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
        converter_reset_state();
 8001f18:	f000 f808 	bl	8001f2c <converter_reset_state>
        converter_set_type(DC_DC_IDEAL);
 8001f1c:	2000      	movs	r0, #0
 8001f1e:	f000 f8df 	bl	80020e0 <converter_set_type>
        converter_set_mode(IDLE);
 8001f22:	2000      	movs	r0, #0
 8001f24:	f000 f960 	bl	80021e8 <converter_set_mode>
}
 8001f28:	bf00      	nop
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <converter_reset_state>:

void converter_reset_state(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
        for (size_t i = 0; i < STATES_NUM; i++)
 8001f32:	2300      	movs	r3, #0
 8001f34:	607b      	str	r3, [r7, #4]
 8001f36:	e009      	b.n	8001f4c <converter_reset_state+0x20>
                (plant.x)[i][0] = 0.0f;
 8001f38:	4a09      	ldr	r2, [pc, #36]	@ (8001f60 <converter_reset_state+0x34>)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	4413      	add	r3, r2
 8001f40:	f04f 0200 	mov.w	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]
        for (size_t i = 0; i < STATES_NUM; i++)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	3301      	adds	r3, #1
 8001f4a:	607b      	str	r3, [r7, #4]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2b05      	cmp	r3, #5
 8001f50:	d9f2      	bls.n	8001f38 <converter_reset_state+0xc>
}
 8001f52:	bf00      	nop
 8001f54:	bf00      	nop
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr
 8001f60:	2000026c 	.word	0x2000026c

08001f64 <converter_update>:

void converter_update(float const u[INPUTS_NUM][1], float y[OUTPUTS_NUM][1])
{
 8001f64:	b480      	push	{r7}
 8001f66:	b091      	sub	sp, #68	@ 0x44
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
        float x_next[STATES_NUM][1];

        // x_(n+1) = Ad * x_n + Bd * u_n
        for (size_t i = 0; i < STATES_NUM; i++)
 8001f6e:	2300      	movs	r3, #0
 8001f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f72:	e04e      	b.n	8002012 <converter_update+0xae>
        {
                float result = 0.0f;
 8001f74:	f04f 0300 	mov.w	r3, #0
 8001f78:	63bb      	str	r3, [r7, #56]	@ 0x38

                for (size_t j = 0; j < STATES_NUM; j++)
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f7e:	e01c      	b.n	8001fba <converter_update+0x56>
                {
                        result += (Ad[i][j] * (plant.x)[j][0]);
 8001f80:	494d      	ldr	r1, [pc, #308]	@ (80020b8 <converter_update+0x154>)
 8001f82:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001f84:	4613      	mov	r3, r2
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	4413      	add	r3, r2
 8001f8a:	005b      	lsls	r3, r3, #1
 8001f8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001f8e:	4413      	add	r3, r2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	440b      	add	r3, r1
 8001f94:	ed93 7a00 	vldr	s14, [r3]
 8001f98:	4a48      	ldr	r2, [pc, #288]	@ (80020bc <converter_update+0x158>)
 8001f9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	4413      	add	r3, r2
 8001fa0:	edd3 7a00 	vldr	s15, [r3]
 8001fa4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fa8:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001fac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fb0:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
                for (size_t j = 0; j < STATES_NUM; j++)
 8001fb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8001fba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fbc:	2b05      	cmp	r3, #5
 8001fbe:	d9df      	bls.n	8001f80 <converter_update+0x1c>
                }
                for (size_t k = 0; k < INPUTS_NUM; k++)
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	633b      	str	r3, [r7, #48]	@ 0x30
 8001fc4:	e018      	b.n	8001ff8 <converter_update+0x94>
                {
                        result += Bd[i][k] * u[k][0];
 8001fc6:	493e      	ldr	r1, [pc, #248]	@ (80020c0 <converter_update+0x15c>)
 8001fc8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fcc:	4413      	add	r3, r2
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	440b      	add	r3, r1
 8001fd2:	ed93 7a00 	vldr	s14, [r3]
 8001fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	4413      	add	r3, r2
 8001fde:	edd3 7a00 	vldr	s15, [r3]
 8001fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fe6:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001fea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fee:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
                for (size_t k = 0; k < INPUTS_NUM; k++)
 8001ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	633b      	str	r3, [r7, #48]	@ 0x30
 8001ff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d0e3      	beq.n	8001fc6 <converter_update+0x62>
                }

                x_next[i][0] = result;
 8001ffe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	3340      	adds	r3, #64	@ 0x40
 8002004:	443b      	add	r3, r7
 8002006:	3b38      	subs	r3, #56	@ 0x38
 8002008:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800200a:	601a      	str	r2, [r3, #0]
        for (size_t i = 0; i < STATES_NUM; i++)
 800200c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800200e:	3301      	adds	r3, #1
 8002010:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002014:	2b05      	cmp	r3, #5
 8002016:	d9ad      	bls.n	8001f74 <converter_update+0x10>
        }

        // Update the model's state to the new state (x_n -> x_(n+1))
        for (size_t i = 0; i < STATES_NUM; i++)
 8002018:	2300      	movs	r3, #0
 800201a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800201c:	e00d      	b.n	800203a <converter_update+0xd6>
        {
                (plant.x)[i][0] = x_next[i][0];
 800201e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	3340      	adds	r3, #64	@ 0x40
 8002024:	443b      	add	r3, r7
 8002026:	3b38      	subs	r3, #56	@ 0x38
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	4924      	ldr	r1, [pc, #144]	@ (80020bc <converter_update+0x158>)
 800202c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	440b      	add	r3, r1
 8002032:	601a      	str	r2, [r3, #0]
        for (size_t i = 0; i < STATES_NUM; i++)
 8002034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002036:	3301      	adds	r3, #1
 8002038:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800203a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800203c:	2b05      	cmp	r3, #5
 800203e:	d9ee      	bls.n	800201e <converter_update+0xba>

        /*
         * y_(n+1) = Cd * x_(n+1) (state and output should be at the same time index after this
         * function returns). Here Dd is zero and it is not included in the calculations.
         */
        for (size_t i = 0; i < OUTPUTS_NUM; i++)
 8002040:	2300      	movs	r3, #0
 8002042:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002044:	e02e      	b.n	80020a4 <converter_update+0x140>
        {
                float result = 0.0f;
 8002046:	f04f 0300 	mov.w	r3, #0
 800204a:	627b      	str	r3, [r7, #36]	@ 0x24

                for (size_t j = 0; j < STATES_NUM; j++)
 800204c:	2300      	movs	r3, #0
 800204e:	623b      	str	r3, [r7, #32]
 8002050:	e01c      	b.n	800208c <converter_update+0x128>
                {
                        result += Cd[i][j] * (plant.x)[j][0];
 8002052:	491c      	ldr	r1, [pc, #112]	@ (80020c4 <converter_update+0x160>)
 8002054:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002056:	4613      	mov	r3, r2
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	4413      	add	r3, r2
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	6a3a      	ldr	r2, [r7, #32]
 8002060:	4413      	add	r3, r2
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	440b      	add	r3, r1
 8002066:	ed93 7a00 	vldr	s14, [r3]
 800206a:	4a14      	ldr	r2, [pc, #80]	@ (80020bc <converter_update+0x158>)
 800206c:	6a3b      	ldr	r3, [r7, #32]
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	4413      	add	r3, r2
 8002072:	edd3 7a00 	vldr	s15, [r3]
 8002076:	ee67 7a27 	vmul.f32	s15, s14, s15
 800207a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800207e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002082:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                for (size_t j = 0; j < STATES_NUM; j++)
 8002086:	6a3b      	ldr	r3, [r7, #32]
 8002088:	3301      	adds	r3, #1
 800208a:	623b      	str	r3, [r7, #32]
 800208c:	6a3b      	ldr	r3, [r7, #32]
 800208e:	2b05      	cmp	r3, #5
 8002090:	d9df      	bls.n	8002052 <converter_update+0xee>
                }
                y[i][0] = result;
 8002092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	683a      	ldr	r2, [r7, #0]
 8002098:	4413      	add	r3, r2
 800209a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800209c:	601a      	str	r2, [r3, #0]
        for (size_t i = 0; i < OUTPUTS_NUM; i++)
 800209e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020a0:	3301      	adds	r3, #1
 80020a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80020a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d0cd      	beq.n	8002046 <converter_update+0xe2>
        }
}
 80020aa:	bf00      	nop
 80020ac:	bf00      	nop
 80020ae:	3744      	adds	r7, #68	@ 0x44
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr
 80020b8:	080080ac 	.word	0x080080ac
 80020bc:	2000026c 	.word	0x2000026c
 80020c0:	0800813c 	.word	0x0800813c
 80020c4:	08008154 	.word	0x08008154

080020c8 <converter_get_type>:

converter_type_t converter_get_type(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
        return converter_type;
 80020cc:	4b03      	ldr	r3, [pc, #12]	@ (80020dc <converter_get_type+0x14>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	20000284 	.word	0x20000284

080020e0 <converter_set_type>:

void converter_set_type(converter_type_t type)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	71fb      	strb	r3, [r7, #7]
        converter_type = type;
 80020ea:	4a38      	ldr	r2, [pc, #224]	@ (80021cc <converter_set_type+0xec>)
 80020ec:	79fb      	ldrb	r3, [r7, #7]
 80020ee:	7013      	strb	r3, [r2, #0]

        if (type == DC_DC_IDEAL || type == INVERTER_IDEAL)
 80020f0:	79fb      	ldrb	r3, [r7, #7]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d002      	beq.n	80020fc <converter_set_type+0x1c>
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d110      	bne.n	800211e <converter_set_type+0x3e>
                /*
                 * In ideal types, disable counter match interrupt and enable update event
                 * interrupt. In these types, controller and converter updates happen once TIM2
                 * update event happens.
                 */
                TIM2->DIER &= ~TIM_DIER_CC1IE;
 80020fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002100:	68db      	ldr	r3, [r3, #12]
 8002102:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002106:	f023 0302 	bic.w	r3, r3, #2
 800210a:	60d3      	str	r3, [r2, #12]
                TIM2->DIER |= TIM_DIER_UIE;
 800210c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002110:	68db      	ldr	r3, [r3, #12]
 8002112:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002116:	f043 0301 	orr.w	r3, r3, #1
 800211a:	60d3      	str	r3, [r2, #12]
 800211c:	e023      	b.n	8002166 <converter_set_type+0x86>
        }
        else if (type == DC_DC_H_BRIDGE)
 800211e:	79fb      	ldrb	r3, [r7, #7]
 8002120:	2b02      	cmp	r3, #2
 8002122:	d110      	bne.n	8002146 <converter_set_type+0x66>
                /*
                 * In this type, both interrupts should be enabled because when CNT = CCR, we
                 * change the input to the plant from v_link to -v_link, and when update event
                 * interrupt happens we change the plant input from -v_link to v_link.
                 */
                TIM2->DIER |= TIM_DIER_CC1IE;
 8002124:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002128:	68db      	ldr	r3, [r3, #12]
 800212a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800212e:	f043 0302 	orr.w	r3, r3, #2
 8002132:	60d3      	str	r3, [r2, #12]
                TIM2->DIER |= TIM_DIER_UIE;
 8002134:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800213e:	f043 0301 	orr.w	r3, r3, #1
 8002142:	60d3      	str	r3, [r2, #12]
 8002144:	e00f      	b.n	8002166 <converter_set_type+0x86>
                 * care about update events. So their interrupt is turned off. The counter match
                 * interrupt is enabled because in when CNT = CCR while upcounting, we change the
                 * plant input from v_link to -v_link and when CNT = CCR while counting down, we
                 * change the plant input from -v_link to v_link.
                 */
                TIM2->DIER |= TIM_DIER_CC1IE;
 8002146:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002150:	f043 0302 	orr.w	r3, r3, #2
 8002154:	60d3      	str	r3, [r2, #12]
                TIM2->DIER &= ~TIM_DIER_UIE;
 8002156:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002160:	f023 0301 	bic.w	r3, r3, #1
 8002164:	60d3      	str	r3, [r2, #12]
        }

        // Disable TIM2 counter before changing the counting mode of the TIM2.
        TIM2->CR1 &= ~TIM_CR1_CEN;
 8002166:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002170:	f023 0301 	bic.w	r3, r3, #1
 8002174:	6013      	str	r3, [r2, #0]

        if (type == INVERTER_H_BRIDGE)
 8002176:	79fb      	ldrb	r3, [r7, #7]
 8002178:	2b03      	cmp	r3, #3
 800217a:	d110      	bne.n	800219e <converter_set_type+0xbe>
        {
                // In this mode, TIM2 counts in up-down mode.
                TIM2->CR1 &= ~TIM_CR1_CMS;
 800217c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002186:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 800218a:	6013      	str	r3, [r2, #0]
                TIM2->CR1 |= (TIM_CR1_CMS_0 | TIM_CR1_CMS_1);
 800218c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002196:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800219a:	6013      	str	r3, [r2, #0]
        {
                // In this mode, TIM2 operates in up-count mode.
                TIM2->CR1 &= ~TIM_CR1_CMS;
                TIM2->CR1 &= ~(TIM_CR1_CMS | TIM_CR1_DIR);
        }
}
 800219c:	e00f      	b.n	80021be <converter_set_type+0xde>
                TIM2->CR1 &= ~TIM_CR1_CMS;
 800219e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80021a8:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 80021ac:	6013      	str	r3, [r2, #0]
                TIM2->CR1 &= ~(TIM_CR1_CMS | TIM_CR1_DIR);
 80021ae:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80021b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021bc:	6013      	str	r3, [r2, #0]
}
 80021be:	bf00      	nop
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	20000284 	.word	0x20000284

080021d0 <converter_get_mode>:

converter_mode_t converter_get_mode(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
        return current_mode;
 80021d4:	4b03      	ldr	r3, [pc, #12]	@ (80021e4 <converter_get_mode+0x14>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	20000285 	.word	0x20000285

080021e8 <converter_set_mode>:

void converter_set_mode(converter_mode_t mode)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	4603      	mov	r3, r0
 80021f0:	71fb      	strb	r3, [r7, #7]
        if (mode == IDLE || mode == CONFIG)
 80021f2:	79fb      	ldrb	r3, [r7, #7]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d002      	beq.n	80021fe <converter_set_mode+0x16>
 80021f8:	79fb      	ldrb	r3, [r7, #7]
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d133      	bne.n	8002266 <converter_set_mode+0x7e>
        {
                /*
                 * Stop updating the control loop, and converter state
                 * vector by disabling timer 2 interrupt.
                 */
                NVIC_DisableIRQ(TIM2_IRQn);
 80021fe:	201c      	movs	r0, #28
 8002200:	f7ff fe64 	bl	8001ecc <__NVIC_DisableIRQ>

                // Disable TIM2 counter.
                TIM2->CR1 &= ~TIM_CR1_CEN;
 8002204:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800220e:	f023 0301 	bic.w	r3, r3, #1
 8002212:	6013      	str	r3, [r2, #0]

                // Reset TIM2 counter register.
                TIM2->CNT = 0U;
 8002214:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002218:	2200      	movs	r2, #0
 800221a:	625a      	str	r2, [r3, #36]	@ 0x24

                // Clear PID controller integral accumulative term and previous error.
                pid_clear_integrator();
 800221c:	f7ff fe1c 	bl	8001e58 <pid_clear_integrator>
                pid_clear_prev_error();
 8002220:	f7ff fe28 	bl	8001e74 <pid_clear_prev_error>
                // Set plant's input and output to 0
                u[0][0] = 0.0f;
 8002224:	4b1f      	ldr	r3, [pc, #124]	@ (80022a4 <converter_set_mode+0xbc>)
 8002226:	f04f 0200 	mov.w	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
                y[0][0] = 0.0f;
 800222c:	4b1e      	ldr	r3, [pc, #120]	@ (80022a8 <converter_set_mode+0xc0>)
 800222e:	f04f 0200 	mov.w	r2, #0
 8002232:	601a      	str	r2, [r3, #0]
                // Reset converter state vector.
                converter_reset_state();
 8002234:	f7ff fe7a 	bl	8001f2c <converter_reset_state>
                /*
                Remove TASK0 from the scheduler so that we do not update the loop accidentally after
                coming out of MOD mode.
                */
                atomic_fetch_and(&ready_flag_word, ~TASK0);
 8002238:	4b1c      	ldr	r3, [pc, #112]	@ (80022ac <converter_set_mode+0xc4>)
 800223a:	f3bf 8f5b 	dmb	ish
 800223e:	e853 1f00 	ldrex	r1, [r3]
 8002242:	f021 0101 	bic.w	r1, r1, #1
 8002246:	e843 1200 	strex	r2, r1, [r3]
 800224a:	2a00      	cmp	r2, #0
 800224c:	d1f7      	bne.n	800223e <converter_set_mode+0x56>
 800224e:	f3bf 8f5b 	dmb	ish

                // Turn off TIM2 PWM so that green LED turns off.
                pwm_tim2_set_duty(0.0f);
 8002252:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 80022b0 <converter_set_mode+0xc8>
 8002256:	f000 fb6d 	bl	8002934 <pwm_tim2_set_duty>
                pwm_tim2_disable();
 800225a:	f000 fbb3 	bl	80029c4 <pwm_tim2_disable>

                // Disable stream to make sure it is off in idle and config modes
                cli_stream_is_on = false;
 800225e:	4b15      	ldr	r3, [pc, #84]	@ (80022b4 <converter_set_mode+0xcc>)
 8002260:	2200      	movs	r2, #0
 8002262:	701a      	strb	r2, [r3, #0]
 8002264:	e00c      	b.n	8002280 <converter_set_mode+0x98>
        {
                /*
                 * In modulation mode. Start updating the control loop and converter state
                 * vector in modulation mode by enabling timer 2 interrupt.
                 */
                NVIC_EnableIRQ(TIM2_IRQn);
 8002266:	201c      	movs	r0, #28
 8002268:	f7ff fe12 	bl	8001e90 <__NVIC_EnableIRQ>

                // Enable TIM2 counter.
                TIM2->CR1 |= TIM_CR1_CEN;
 800226c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002276:	f043 0301 	orr.w	r3, r3, #1
 800227a:	6013      	str	r3, [r2, #0]

                // Turn on TIM2 PWM so that green LED turns on.
                pwm_tim2_enable();
 800227c:	f000 fbb1 	bl	80029e2 <pwm_tim2_enable>
        }

        current_mode = mode;
 8002280:	4a0d      	ldr	r2, [pc, #52]	@ (80022b8 <converter_set_mode+0xd0>)
 8002282:	79fb      	ldrb	r3, [r7, #7]
 8002284:	7013      	strb	r3, [r2, #0]
        // Confgiure mode LEDs.
        cli_configure_mode_LEDs(current_mode);
 8002286:	4b0c      	ldr	r3, [pc, #48]	@ (80022b8 <converter_set_mode+0xd0>)
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	4618      	mov	r0, r3
 800228c:	f7fe fd70 	bl	8000d70 <cli_configure_mode_LEDs>
        // Configure terminal text color.
        cli_configure_text_color(current_mode);
 8002290:	4b09      	ldr	r3, [pc, #36]	@ (80022b8 <converter_set_mode+0xd0>)
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	4618      	mov	r0, r3
 8002296:	f7fe fda5 	bl	8000de4 <cli_configure_text_color>
 800229a:	bf00      	nop
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	20000264 	.word	0x20000264
 80022a8:	20000268 	.word	0x20000268
 80022ac:	20000288 	.word	0x20000288
 80022b0:	00000000 	.word	0x00000000
 80022b4:	200001ec 	.word	0x200001ec
 80022b8:	20000285 	.word	0x20000285

080022bc <fpu_enable>:
#include "stm32f4xx.h"

#include "fpu.h"

void fpu_enable(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
        SCB->CPACR |= (0xF << 20);
 80022c0:	4b09      	ldr	r3, [pc, #36]	@ (80022e8 <fpu_enable+0x2c>)
 80022c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022c6:	4a08      	ldr	r2, [pc, #32]	@ (80022e8 <fpu_enable+0x2c>)
 80022c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  __ASM volatile ("dsb 0xF":::"memory");
 80022d0:	f3bf 8f4f 	dsb	sy
}
 80022d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80022d6:	f3bf 8f6f 	isb	sy
}
 80022da:	bf00      	nop
        __DSB();
        __ISB();
 80022dc:	bf00      	nop
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	e000ed00 	.word	0xe000ed00

080022ec <gpio_init>:
static void gpio_set_pin_ospeed(gpio_port_t port, gpio_pin_t pin, gpio_speed_t speed);
static void gpio_set_pin_otype(gpio_port_t port, gpio_pin_t pin, gpio_otype_t type);
static void gpio_set_pin_pupd(gpio_port_t port, gpio_pin_t pin, gpio_pupd_t pupd);

void gpio_init(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
        // Enable clock for port A and configure PA5 as TIM2_CH1 output.
        gpio_enable_port_clock(GPIO_PORT_A);
 80022f0:	2000      	movs	r0, #0
 80022f2:	f000 f901 	bl	80024f8 <gpio_enable_port_clock>
        gpio_set_pin_ospeed(GPIO_PORT_A, GPIO_PIN_5, GPIO_SPEED_VERY_HIGH);
 80022f6:	2203      	movs	r2, #3
 80022f8:	2105      	movs	r1, #5
 80022fa:	2000      	movs	r0, #0
 80022fc:	f000 f99e 	bl	800263c <gpio_set_pin_ospeed>
        gpio_set_pin_otype(GPIO_PORT_A, GPIO_PIN_5, GPIO_OTYPE_PUSH_PULL);
 8002300:	2200      	movs	r2, #0
 8002302:	2105      	movs	r1, #5
 8002304:	2000      	movs	r0, #0
 8002306:	f000 f9cd 	bl	80026a4 <gpio_set_pin_otype>
        gpio_set_pin_pupd(GPIO_PORT_A, GPIO_PIN_5, GPIO_PUPD_NONE);
 800230a:	2200      	movs	r2, #0
 800230c:	2105      	movs	r1, #5
 800230e:	2000      	movs	r0, #0
 8002310:	f000 f9fc 	bl	800270c <gpio_set_pin_pupd>
        gpio_set_pin_alternate_function(GPIO_PORT_A, GPIO_PIN_5, 1UL);
 8002314:	2201      	movs	r2, #1
 8002316:	2105      	movs	r1, #5
 8002318:	2000      	movs	r0, #0
 800231a:	f000 f939 	bl	8002590 <gpio_set_pin_alternate_function>
        gpio_set_pin_mode(GPIO_PORT_A, GPIO_PIN_5, GPIO_PIN_MODE_ALTERNATE);
 800231e:	2202      	movs	r2, #2
 8002320:	2105      	movs	r1, #5
 8002322:	2000      	movs	r0, #0
 8002324:	f000 f900 	bl	8002528 <gpio_set_pin_mode>

        // Enable clock for port C and configure PC13 as the board push button.
        gpio_enable_port_clock(GPIO_PORT_C);
 8002328:	2002      	movs	r0, #2
 800232a:	f000 f8e5 	bl	80024f8 <gpio_enable_port_clock>
        gpio_set_pin_mode(GPIO_PORT_C, GPIO_PIN_13, GPIO_PIN_MODE_INPUT);
 800232e:	2200      	movs	r2, #0
 8002330:	210d      	movs	r1, #13
 8002332:	2002      	movs	r0, #2
 8002334:	f000 f8f8 	bl	8002528 <gpio_set_pin_mode>
        gpio_set_pin_pupd(GPIO_PORT_C, GPIO_PIN_13, GPIO_PUPD_PULL_UP);
 8002338:	2201      	movs	r2, #1
 800233a:	210d      	movs	r1, #13
 800233c:	2002      	movs	r0, #2
 800233e:	f000 f9e5 	bl	800270c <gpio_set_pin_pupd>

        // Set PA2 as USART2_TX.
        gpio_set_pin_ospeed(GPIO_PORT_A, GPIO_PIN_2, GPIO_SPEED_VERY_HIGH);
 8002342:	2203      	movs	r2, #3
 8002344:	2102      	movs	r1, #2
 8002346:	2000      	movs	r0, #0
 8002348:	f000 f978 	bl	800263c <gpio_set_pin_ospeed>
        gpio_set_pin_otype(GPIO_PORT_A, GPIO_PIN_2, GPIO_OTYPE_PUSH_PULL);
 800234c:	2200      	movs	r2, #0
 800234e:	2102      	movs	r1, #2
 8002350:	2000      	movs	r0, #0
 8002352:	f000 f9a7 	bl	80026a4 <gpio_set_pin_otype>
        gpio_set_pin_pupd(GPIO_PORT_A, GPIO_PIN_2, GPIO_PUPD_NONE);
 8002356:	2200      	movs	r2, #0
 8002358:	2102      	movs	r1, #2
 800235a:	2000      	movs	r0, #0
 800235c:	f000 f9d6 	bl	800270c <gpio_set_pin_pupd>
        gpio_set_pin_alternate_function(GPIO_PORT_A, GPIO_PIN_2, 7UL);
 8002360:	2207      	movs	r2, #7
 8002362:	2102      	movs	r1, #2
 8002364:	2000      	movs	r0, #0
 8002366:	f000 f913 	bl	8002590 <gpio_set_pin_alternate_function>
        gpio_set_pin_mode(GPIO_PORT_A, GPIO_PIN_2, GPIO_PIN_MODE_ALTERNATE);
 800236a:	2202      	movs	r2, #2
 800236c:	2102      	movs	r1, #2
 800236e:	2000      	movs	r0, #0
 8002370:	f000 f8da 	bl	8002528 <gpio_set_pin_mode>

        // Set PA3 as USART2_RX.
        gpio_set_pin_alternate_function(GPIO_PORT_A, GPIO_PIN_3, 7UL);
 8002374:	2207      	movs	r2, #7
 8002376:	2103      	movs	r1, #3
 8002378:	2000      	movs	r0, #0
 800237a:	f000 f909 	bl	8002590 <gpio_set_pin_alternate_function>
        gpio_set_pin_mode(GPIO_PORT_A, GPIO_PIN_3, GPIO_PIN_MODE_ALTERNATE);
 800237e:	2202      	movs	r2, #2
 8002380:	2103      	movs	r1, #3
 8002382:	2000      	movs	r0, #0
 8002384:	f000 f8d0 	bl	8002528 <gpio_set_pin_mode>

        // Set PA8 as blue (idle mode) LED
        gpio_set_pin_mode(GPIO_PORT_A, GPIO_PIN_8, GPIO_PIN_MODE_OUTPUT);
 8002388:	2201      	movs	r2, #1
 800238a:	2108      	movs	r1, #8
 800238c:	2000      	movs	r0, #0
 800238e:	f000 f8cb 	bl	8002528 <gpio_set_pin_mode>
        gpio_set_pin_otype(GPIO_PORT_A, GPIO_PIN_8, GPIO_OTYPE_PUSH_PULL);
 8002392:	2200      	movs	r2, #0
 8002394:	2108      	movs	r1, #8
 8002396:	2000      	movs	r0, #0
 8002398:	f000 f984 	bl	80026a4 <gpio_set_pin_otype>
        gpio_set_pin_pupd(GPIO_PORT_A, GPIO_PIN_8, GPIO_PUPD_NONE);
 800239c:	2200      	movs	r2, #0
 800239e:	2108      	movs	r1, #8
 80023a0:	2000      	movs	r0, #0
 80023a2:	f000 f9b3 	bl	800270c <gpio_set_pin_pupd>

        // Enable clock for port B and set PB4 as yellow (config mode) LED
        gpio_enable_port_clock(GPIO_PORT_B);
 80023a6:	2001      	movs	r0, #1
 80023a8:	f000 f8a6 	bl	80024f8 <gpio_enable_port_clock>
        gpio_set_pin_mode(GPIO_PORT_B, GPIO_PIN_4, GPIO_PIN_MODE_OUTPUT);
 80023ac:	2201      	movs	r2, #1
 80023ae:	2104      	movs	r1, #4
 80023b0:	2001      	movs	r0, #1
 80023b2:	f000 f8b9 	bl	8002528 <gpio_set_pin_mode>
        gpio_set_pin_otype(GPIO_PORT_B, GPIO_PIN_4, GPIO_OTYPE_PUSH_PULL);
 80023b6:	2200      	movs	r2, #0
 80023b8:	2104      	movs	r1, #4
 80023ba:	2001      	movs	r0, #1
 80023bc:	f000 f972 	bl	80026a4 <gpio_set_pin_otype>
        gpio_set_pin_pupd(GPIO_PORT_B, GPIO_PIN_4, GPIO_PUPD_NONE);
 80023c0:	2200      	movs	r2, #0
 80023c2:	2104      	movs	r1, #4
 80023c4:	2001      	movs	r0, #1
 80023c6:	f000 f9a1 	bl	800270c <gpio_set_pin_pupd>

        // Set PB3 as white (mod mode) LED
        gpio_set_pin_mode(GPIO_PORT_B, GPIO_PIN_3, GPIO_PIN_MODE_OUTPUT);
 80023ca:	2201      	movs	r2, #1
 80023cc:	2103      	movs	r1, #3
 80023ce:	2001      	movs	r0, #1
 80023d0:	f000 f8aa 	bl	8002528 <gpio_set_pin_mode>
        gpio_set_pin_otype(GPIO_PORT_B, GPIO_PIN_3, GPIO_OTYPE_PUSH_PULL);
 80023d4:	2200      	movs	r2, #0
 80023d6:	2103      	movs	r1, #3
 80023d8:	2001      	movs	r0, #1
 80023da:	f000 f963 	bl	80026a4 <gpio_set_pin_otype>
        gpio_set_pin_pupd(GPIO_PORT_B, GPIO_PIN_3, GPIO_PUPD_NONE);
 80023de:	2200      	movs	r2, #0
 80023e0:	2103      	movs	r1, #3
 80023e2:	2001      	movs	r0, #1
 80023e4:	f000 f992 	bl	800270c <gpio_set_pin_pupd>
}
 80023e8:	bf00      	nop
 80023ea:	bd80      	pop	{r7, pc}

080023ec <gpio_set_pin>:

// atomic set: write 1 to lower 16 bits.
void gpio_set_pin(gpio_port_t port, gpio_pin_t pin)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	460a      	mov	r2, r1
 80023f6:	71fb      	strb	r3, [r7, #7]
 80023f8:	4613      	mov	r3, r2
 80023fa:	71bb      	strb	r3, [r7, #6]
        gpio_port_base_address[port]->BSRR = (1UL << pin);
 80023fc:	79ba      	ldrb	r2, [r7, #6]
 80023fe:	79fb      	ldrb	r3, [r7, #7]
 8002400:	4906      	ldr	r1, [pc, #24]	@ (800241c <gpio_set_pin+0x30>)
 8002402:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002406:	2101      	movs	r1, #1
 8002408:	fa01 f202 	lsl.w	r2, r1, r2
 800240c:	619a      	str	r2, [r3, #24]
}
 800240e:	bf00      	nop
 8002410:	370c      	adds	r7, #12
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
 800241a:	bf00      	nop
 800241c:	08008184 	.word	0x08008184

08002420 <gpio_clear_pin>:

// atomic clear: write 1 to upper 16 bits.
void gpio_clear_pin(gpio_port_t port, gpio_pin_t pin)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	4603      	mov	r3, r0
 8002428:	460a      	mov	r2, r1
 800242a:	71fb      	strb	r3, [r7, #7]
 800242c:	4613      	mov	r3, r2
 800242e:	71bb      	strb	r3, [r7, #6]
        gpio_port_base_address[port]->BSRR = (1UL << (pin + 16U));
 8002430:	79bb      	ldrb	r3, [r7, #6]
 8002432:	f103 0210 	add.w	r2, r3, #16
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	4906      	ldr	r1, [pc, #24]	@ (8002454 <gpio_clear_pin+0x34>)
 800243a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800243e:	2101      	movs	r1, #1
 8002440:	fa01 f202 	lsl.w	r2, r1, r2
 8002444:	619a      	str	r2, [r3, #24]
}
 8002446:	bf00      	nop
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	08008184 	.word	0x08008184

08002458 <gpio_read_pin_input>:
{
        gpio_port_base_address[port]->ODR ^= (1UL << pin);
}

bool gpio_read_pin_input(gpio_port_t port, gpio_pin_t pin)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	4603      	mov	r3, r0
 8002460:	460a      	mov	r2, r1
 8002462:	71fb      	strb	r3, [r7, #7]
 8002464:	4613      	mov	r3, r2
 8002466:	71bb      	strb	r3, [r7, #6]
        return (gpio_port_base_address[port]->IDR & (1UL << pin)) != 0;
 8002468:	79fb      	ldrb	r3, [r7, #7]
 800246a:	4a0a      	ldr	r2, [pc, #40]	@ (8002494 <gpio_read_pin_input+0x3c>)
 800246c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002470:	691a      	ldr	r2, [r3, #16]
 8002472:	79bb      	ldrb	r3, [r7, #6]
 8002474:	fa22 f303 	lsr.w	r3, r2, r3
 8002478:	f003 0301 	and.w	r3, r3, #1
 800247c:	2b00      	cmp	r3, #0
 800247e:	bf14      	ite	ne
 8002480:	2301      	movne	r3, #1
 8002482:	2300      	moveq	r3, #0
 8002484:	b2db      	uxtb	r3, r3
}
 8002486:	4618      	mov	r0, r3
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	08008184 	.word	0x08008184

08002498 <gpio_button_is_pressed>:
/*
 * This function handles push-button bounce. It is called by tim3_read_button function in timer.c
 * which in turn is called every 20 ms by TIM3 interrupt.
 */
bool gpio_button_is_pressed(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
        // This variable shows previous state of button being pushed or not (instantaneous state).
        static bool button_previous_state = false;

        // Push button is active low.
        bool button_is_pressed   = !gpio_read_pin_input(GPIO_PORT_C, GPIO_PIN_13);
 800249e:	210d      	movs	r1, #13
 80024a0:	2002      	movs	r0, #2
 80024a2:	f7ff ffd9 	bl	8002458 <gpio_read_pin_input>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	bf14      	ite	ne
 80024ac:	2301      	movne	r3, #1
 80024ae:	2300      	moveq	r3, #0
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	f083 0301 	eor.w	r3, r3, #1
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	71fb      	strb	r3, [r7, #7]
 80024ba:	79fb      	ldrb	r3, [r7, #7]
 80024bc:	f003 0301 	and.w	r3, r3, #1
 80024c0:	71fb      	strb	r3, [r7, #7]
        bool reading_is_reliable = (button_is_pressed == button_previous_state);
 80024c2:	4b0c      	ldr	r3, [pc, #48]	@ (80024f4 <gpio_button_is_pressed+0x5c>)
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	79fa      	ldrb	r2, [r7, #7]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	bf0c      	ite	eq
 80024cc:	2301      	moveq	r3, #1
 80024ce:	2300      	movne	r3, #0
 80024d0:	71bb      	strb	r3, [r7, #6]
        button_previous_state    = button_is_pressed;
 80024d2:	4a08      	ldr	r2, [pc, #32]	@ (80024f4 <gpio_button_is_pressed+0x5c>)
 80024d4:	79fb      	ldrb	r3, [r7, #7]
 80024d6:	7013      	strb	r3, [r2, #0]

        if (!reading_is_reliable)
 80024d8:	79bb      	ldrb	r3, [r7, #6]
 80024da:	f083 0301 	eor.w	r3, r3, #1
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <gpio_button_is_pressed+0x50>
        {
                button_is_pressed = false;
 80024e4:	2300      	movs	r3, #0
 80024e6:	71fb      	strb	r3, [r7, #7]
        }

        return button_is_pressed;
 80024e8:	79fb      	ldrb	r3, [r7, #7]
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	20000287 	.word	0x20000287

080024f8 <gpio_enable_port_clock>:

static void gpio_enable_port_clock(gpio_port_t port)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	4603      	mov	r3, r0
 8002500:	71fb      	strb	r3, [r7, #7]
        RCC->AHB1ENR |= gpio_port_rcc_ahb1_en[port];
 8002502:	4b07      	ldr	r3, [pc, #28]	@ (8002520 <gpio_enable_port_clock+0x28>)
 8002504:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002506:	79fb      	ldrb	r3, [r7, #7]
 8002508:	4906      	ldr	r1, [pc, #24]	@ (8002524 <gpio_enable_port_clock+0x2c>)
 800250a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800250e:	4904      	ldr	r1, [pc, #16]	@ (8002520 <gpio_enable_port_clock+0x28>)
 8002510:	4313      	orrs	r3, r2
 8002512:	630b      	str	r3, [r1, #48]	@ 0x30
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	40023800 	.word	0x40023800
 8002524:	0800816c 	.word	0x0800816c

08002528 <gpio_set_pin_mode>:

static void gpio_set_pin_mode(gpio_port_t port, gpio_pin_t pin, gpio_pin_mode_t mode)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	4603      	mov	r3, r0
 8002530:	71fb      	strb	r3, [r7, #7]
 8002532:	460b      	mov	r3, r1
 8002534:	71bb      	strb	r3, [r7, #6]
 8002536:	4613      	mov	r3, r2
 8002538:	717b      	strb	r3, [r7, #5]
        gpio_port_base_address[port]->MODER &= ~(GPIO_MODER_MODE_Msk << GPIO_MODER_MODE_Pos(pin));
 800253a:	79fb      	ldrb	r3, [r7, #7]
 800253c:	4a13      	ldr	r2, [pc, #76]	@ (800258c <gpio_set_pin_mode+0x64>)
 800253e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002542:	6819      	ldr	r1, [r3, #0]
 8002544:	79bb      	ldrb	r3, [r7, #6]
 8002546:	005b      	lsls	r3, r3, #1
 8002548:	2203      	movs	r2, #3
 800254a:	fa02 f303 	lsl.w	r3, r2, r3
 800254e:	43da      	mvns	r2, r3
 8002550:	79fb      	ldrb	r3, [r7, #7]
 8002552:	480e      	ldr	r0, [pc, #56]	@ (800258c <gpio_set_pin_mode+0x64>)
 8002554:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8002558:	400a      	ands	r2, r1
 800255a:	601a      	str	r2, [r3, #0]

        gpio_port_base_address[port]->MODER |= GPIO_MODER_MODE(pin, mode);
 800255c:	79fb      	ldrb	r3, [r7, #7]
 800255e:	4a0b      	ldr	r2, [pc, #44]	@ (800258c <gpio_set_pin_mode+0x64>)
 8002560:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	7979      	ldrb	r1, [r7, #5]
 8002568:	79bb      	ldrb	r3, [r7, #6]
 800256a:	005b      	lsls	r3, r3, #1
 800256c:	fa01 f303 	lsl.w	r3, r1, r3
 8002570:	4618      	mov	r0, r3
 8002572:	79fb      	ldrb	r3, [r7, #7]
 8002574:	4905      	ldr	r1, [pc, #20]	@ (800258c <gpio_set_pin_mode+0x64>)
 8002576:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800257a:	4302      	orrs	r2, r0
 800257c:	601a      	str	r2, [r3, #0]
}
 800257e:	bf00      	nop
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	08008184 	.word	0x08008184

08002590 <gpio_set_pin_alternate_function>:

static void
gpio_set_pin_alternate_function(gpio_port_t port, gpio_pin_t pin, uint32_t alternate_function_code)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	4603      	mov	r3, r0
 8002598:	603a      	str	r2, [r7, #0]
 800259a:	71fb      	strb	r3, [r7, #7]
 800259c:	460b      	mov	r3, r1
 800259e:	71bb      	strb	r3, [r7, #6]
        /*
         * Pins 0-7 and 8-15 have different AFR registers. This if-else takes care
         * of that.
         */
        if (pin <= GPIO_PIN_7)
 80025a0:	79bb      	ldrb	r3, [r7, #6]
 80025a2:	2b07      	cmp	r3, #7
 80025a4:	d820      	bhi.n	80025e8 <gpio_set_pin_alternate_function+0x58>
        {
                gpio_port_base_address[port]->AFR[0] &=
 80025a6:	79fb      	ldrb	r3, [r7, #7]
 80025a8:	4a23      	ldr	r2, [pc, #140]	@ (8002638 <gpio_set_pin_alternate_function+0xa8>)
 80025aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025ae:	6a19      	ldr	r1, [r3, #32]
                        ~(GPIO_AFR_AFSEL_Msk << GPIO_AFR_AFSEL_Pos(pin));
 80025b0:	79bb      	ldrb	r3, [r7, #6]
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	220f      	movs	r2, #15
 80025b6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ba:	43da      	mvns	r2, r3
                gpio_port_base_address[port]->AFR[0] &=
 80025bc:	79fb      	ldrb	r3, [r7, #7]
 80025be:	481e      	ldr	r0, [pc, #120]	@ (8002638 <gpio_set_pin_alternate_function+0xa8>)
 80025c0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80025c4:	400a      	ands	r2, r1
 80025c6:	621a      	str	r2, [r3, #32]

                gpio_port_base_address[port]->AFR[0] |=
 80025c8:	79fb      	ldrb	r3, [r7, #7]
 80025ca:	4a1b      	ldr	r2, [pc, #108]	@ (8002638 <gpio_set_pin_alternate_function+0xa8>)
 80025cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025d0:	6a19      	ldr	r1, [r3, #32]
                        GPIO_AFR_AFSEL(pin, alternate_function_code);
 80025d2:	79bb      	ldrb	r3, [r7, #6]
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	683a      	ldr	r2, [r7, #0]
 80025d8:	409a      	lsls	r2, r3
                gpio_port_base_address[port]->AFR[0] |=
 80025da:	79fb      	ldrb	r3, [r7, #7]
 80025dc:	4816      	ldr	r0, [pc, #88]	@ (8002638 <gpio_set_pin_alternate_function+0xa8>)
 80025de:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80025e2:	430a      	orrs	r2, r1
 80025e4:	621a      	str	r2, [r3, #32]
                        ~(GPIO_AFR_AFSEL_Msk << GPIO_AFR_AFSEL_Pos(pin - 8));

                gpio_port_base_address[port]->AFR[1] |=
                        GPIO_AFR_AFSEL(pin - 8, alternate_function_code);
        }
}
 80025e6:	e021      	b.n	800262c <gpio_set_pin_alternate_function+0x9c>
                gpio_port_base_address[port]->AFR[1] &=
 80025e8:	79fb      	ldrb	r3, [r7, #7]
 80025ea:	4a13      	ldr	r2, [pc, #76]	@ (8002638 <gpio_set_pin_alternate_function+0xa8>)
 80025ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025f0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
                        ~(GPIO_AFR_AFSEL_Msk << GPIO_AFR_AFSEL_Pos(pin - 8));
 80025f2:	79bb      	ldrb	r3, [r7, #6]
 80025f4:	3b08      	subs	r3, #8
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	220f      	movs	r2, #15
 80025fa:	fa02 f303 	lsl.w	r3, r2, r3
 80025fe:	43da      	mvns	r2, r3
                gpio_port_base_address[port]->AFR[1] &=
 8002600:	79fb      	ldrb	r3, [r7, #7]
 8002602:	480d      	ldr	r0, [pc, #52]	@ (8002638 <gpio_set_pin_alternate_function+0xa8>)
 8002604:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8002608:	400a      	ands	r2, r1
 800260a:	625a      	str	r2, [r3, #36]	@ 0x24
                gpio_port_base_address[port]->AFR[1] |=
 800260c:	79fb      	ldrb	r3, [r7, #7]
 800260e:	4a0a      	ldr	r2, [pc, #40]	@ (8002638 <gpio_set_pin_alternate_function+0xa8>)
 8002610:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002614:	6a59      	ldr	r1, [r3, #36]	@ 0x24
                        GPIO_AFR_AFSEL(pin - 8, alternate_function_code);
 8002616:	79bb      	ldrb	r3, [r7, #6]
 8002618:	3b08      	subs	r3, #8
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	683a      	ldr	r2, [r7, #0]
 800261e:	409a      	lsls	r2, r3
                gpio_port_base_address[port]->AFR[1] |=
 8002620:	79fb      	ldrb	r3, [r7, #7]
 8002622:	4805      	ldr	r0, [pc, #20]	@ (8002638 <gpio_set_pin_alternate_function+0xa8>)
 8002624:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8002628:	430a      	orrs	r2, r1
 800262a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800262c:	bf00      	nop
 800262e:	370c      	adds	r7, #12
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr
 8002638:	08008184 	.word	0x08008184

0800263c <gpio_set_pin_ospeed>:

static void gpio_set_pin_ospeed(gpio_port_t port, gpio_pin_t pin, gpio_speed_t speed)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	4603      	mov	r3, r0
 8002644:	71fb      	strb	r3, [r7, #7]
 8002646:	460b      	mov	r3, r1
 8002648:	71bb      	strb	r3, [r7, #6]
 800264a:	4613      	mov	r3, r2
 800264c:	717b      	strb	r3, [r7, #5]
        gpio_port_base_address[port]->OSPEEDR &=
 800264e:	79fb      	ldrb	r3, [r7, #7]
 8002650:	4a13      	ldr	r2, [pc, #76]	@ (80026a0 <gpio_set_pin_ospeed+0x64>)
 8002652:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002656:	6899      	ldr	r1, [r3, #8]
                ~(GPIO_OSPEEDR_SPEED_Msk << GPIO_OSPEEDR_SPEED_Pos(pin));
 8002658:	79bb      	ldrb	r3, [r7, #6]
 800265a:	005b      	lsls	r3, r3, #1
 800265c:	2203      	movs	r2, #3
 800265e:	fa02 f303 	lsl.w	r3, r2, r3
 8002662:	43da      	mvns	r2, r3
        gpio_port_base_address[port]->OSPEEDR &=
 8002664:	79fb      	ldrb	r3, [r7, #7]
 8002666:	480e      	ldr	r0, [pc, #56]	@ (80026a0 <gpio_set_pin_ospeed+0x64>)
 8002668:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800266c:	400a      	ands	r2, r1
 800266e:	609a      	str	r2, [r3, #8]

        gpio_port_base_address[port]->OSPEEDR |= GPIO_OSPEEDR_SPEED(pin, speed);
 8002670:	79fb      	ldrb	r3, [r7, #7]
 8002672:	4a0b      	ldr	r2, [pc, #44]	@ (80026a0 <gpio_set_pin_ospeed+0x64>)
 8002674:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002678:	689a      	ldr	r2, [r3, #8]
 800267a:	7979      	ldrb	r1, [r7, #5]
 800267c:	79bb      	ldrb	r3, [r7, #6]
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	fa01 f303 	lsl.w	r3, r1, r3
 8002684:	4618      	mov	r0, r3
 8002686:	79fb      	ldrb	r3, [r7, #7]
 8002688:	4905      	ldr	r1, [pc, #20]	@ (80026a0 <gpio_set_pin_ospeed+0x64>)
 800268a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800268e:	4302      	orrs	r2, r0
 8002690:	609a      	str	r2, [r3, #8]
}
 8002692:	bf00      	nop
 8002694:	370c      	adds	r7, #12
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	08008184 	.word	0x08008184

080026a4 <gpio_set_pin_otype>:

static void gpio_set_pin_otype(gpio_port_t port, gpio_pin_t pin, gpio_otype_t type)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	4603      	mov	r3, r0
 80026ac:	71fb      	strb	r3, [r7, #7]
 80026ae:	460b      	mov	r3, r1
 80026b0:	71bb      	strb	r3, [r7, #6]
 80026b2:	4613      	mov	r3, r2
 80026b4:	717b      	strb	r3, [r7, #5]
        if (type == GPIO_OTYPE_OPEN_DRAIN)
 80026b6:	797b      	ldrb	r3, [r7, #5]
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d10e      	bne.n	80026da <gpio_set_pin_otype+0x36>
        {
                gpio_port_base_address[port]->OTYPER |= (1UL << pin);
 80026bc:	79fb      	ldrb	r3, [r7, #7]
 80026be:	4a12      	ldr	r2, [pc, #72]	@ (8002708 <gpio_set_pin_otype+0x64>)
 80026c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026c4:	6859      	ldr	r1, [r3, #4]
 80026c6:	79bb      	ldrb	r3, [r7, #6]
 80026c8:	2201      	movs	r2, #1
 80026ca:	409a      	lsls	r2, r3
 80026cc:	79fb      	ldrb	r3, [r7, #7]
 80026ce:	480e      	ldr	r0, [pc, #56]	@ (8002708 <gpio_set_pin_otype+0x64>)
 80026d0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80026d4:	430a      	orrs	r2, r1
 80026d6:	605a      	str	r2, [r3, #4]
        }
        else
        {
                gpio_port_base_address[port]->OTYPER &= ~(1UL << pin);
        }
}
 80026d8:	e00f      	b.n	80026fa <gpio_set_pin_otype+0x56>
                gpio_port_base_address[port]->OTYPER &= ~(1UL << pin);
 80026da:	79fb      	ldrb	r3, [r7, #7]
 80026dc:	4a0a      	ldr	r2, [pc, #40]	@ (8002708 <gpio_set_pin_otype+0x64>)
 80026de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026e2:	6859      	ldr	r1, [r3, #4]
 80026e4:	79bb      	ldrb	r3, [r7, #6]
 80026e6:	2201      	movs	r2, #1
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	43da      	mvns	r2, r3
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	4805      	ldr	r0, [pc, #20]	@ (8002708 <gpio_set_pin_otype+0x64>)
 80026f2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80026f6:	400a      	ands	r2, r1
 80026f8:	605a      	str	r2, [r3, #4]
}
 80026fa:	bf00      	nop
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	08008184 	.word	0x08008184

0800270c <gpio_set_pin_pupd>:

static void gpio_set_pin_pupd(gpio_port_t port, gpio_pin_t pin, gpio_pupd_t pupd)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	4603      	mov	r3, r0
 8002714:	71fb      	strb	r3, [r7, #7]
 8002716:	460b      	mov	r3, r1
 8002718:	71bb      	strb	r3, [r7, #6]
 800271a:	4613      	mov	r3, r2
 800271c:	717b      	strb	r3, [r7, #5]
        gpio_port_base_address[port]->PUPDR &= ~(GPIO_PUPDR_PUPD_Msk << GPIO_PUPDR_PUPD_Pos(pin));
 800271e:	79fb      	ldrb	r3, [r7, #7]
 8002720:	4a13      	ldr	r2, [pc, #76]	@ (8002770 <gpio_set_pin_pupd+0x64>)
 8002722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002726:	68d9      	ldr	r1, [r3, #12]
 8002728:	79bb      	ldrb	r3, [r7, #6]
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	2203      	movs	r2, #3
 800272e:	fa02 f303 	lsl.w	r3, r2, r3
 8002732:	43da      	mvns	r2, r3
 8002734:	79fb      	ldrb	r3, [r7, #7]
 8002736:	480e      	ldr	r0, [pc, #56]	@ (8002770 <gpio_set_pin_pupd+0x64>)
 8002738:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800273c:	400a      	ands	r2, r1
 800273e:	60da      	str	r2, [r3, #12]

        gpio_port_base_address[port]->PUPDR |= GPIO_PUPDR_PUPD(pin, pupd);
 8002740:	79fb      	ldrb	r3, [r7, #7]
 8002742:	4a0b      	ldr	r2, [pc, #44]	@ (8002770 <gpio_set_pin_pupd+0x64>)
 8002744:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002748:	68da      	ldr	r2, [r3, #12]
 800274a:	7979      	ldrb	r1, [r7, #5]
 800274c:	79bb      	ldrb	r3, [r7, #6]
 800274e:	005b      	lsls	r3, r3, #1
 8002750:	fa01 f303 	lsl.w	r3, r1, r3
 8002754:	4618      	mov	r0, r3
 8002756:	79fb      	ldrb	r3, [r7, #7]
 8002758:	4905      	ldr	r1, [pc, #20]	@ (8002770 <gpio_set_pin_pupd+0x64>)
 800275a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800275e:	4302      	orrs	r2, r0
 8002760:	60da      	str	r2, [r3, #12]
 8002762:	bf00      	nop
 8002764:	370c      	adds	r7, #12
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	08008184 	.word	0x08008184

08002774 <iwdg_init>:

static uint32_t iwdg_compute_rlr(float timeout_s, uint32_t lsi_hz, uint32_t prescaler);
static bool iwdg_is_ready(void);

void iwdg_init(void)
{
 8002774:	b598      	push	{r3, r4, r7, lr}
 8002776:	af00      	add	r7, sp, #0
        // Enable the IWDG by writing 0x0000CCCCU in the IWDG_KR register.
        IWDG->KR = IWDG_KEY_ENABLE;
 8002778:	4b11      	ldr	r3, [pc, #68]	@ (80027c0 <iwdg_init+0x4c>)
 800277a:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 800277e:	601a      	str	r2, [r3, #0]

        // Enable register access by writing 0x00005555U in the IWDG_KR register.
        IWDG->KR = IWDG_KEY_WR_ACCESS_ENABLE;
 8002780:	4b0f      	ldr	r3, [pc, #60]	@ (80027c0 <iwdg_init+0x4c>)
 8002782:	f245 5255 	movw	r2, #21845	@ 0x5555
 8002786:	601a      	str	r2, [r3, #0]

        // Set the IWDG Prescaler.
        IWDG->PR = IWDG_PRESCALER_64;
 8002788:	4b0d      	ldr	r3, [pc, #52]	@ (80027c0 <iwdg_init+0x4c>)
 800278a:	2204      	movs	r2, #4
 800278c:	605a      	str	r2, [r3, #4]

        // Set the reload register (IWDG_RLR) to the largest value 0xFFFU.
        IWDG->RLR = iwdg_compute_rlr(IWDG_TIMEOUT, LSI_CLK, IWDG_PRESCALER);
 800278e:	4c0c      	ldr	r4, [pc, #48]	@ (80027c0 <iwdg_init+0x4c>)
 8002790:	2140      	movs	r1, #64	@ 0x40
 8002792:	f44f 40fa 	mov.w	r0, #32000	@ 0x7d00
 8002796:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 800279a:	f000 f813 	bl	80027c4 <iwdg_compute_rlr>
 800279e:	4603      	mov	r3, r0
 80027a0:	60a3      	str	r3, [r4, #8]

        // Wait for the registers to be updated.
        while (!iwdg_is_ready())
 80027a2:	bf00      	nop
 80027a4:	f000 f83c 	bl	8002820 <iwdg_is_ready>
 80027a8:	4603      	mov	r3, r0
 80027aa:	f083 0301 	eor.w	r3, r3, #1
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d1f7      	bne.n	80027a4 <iwdg_init+0x30>
                ;

        // Refresh the counter value by writing 0x0000AAAAUL to the key register.
        IWDG->KR = IWDG_KEY_RELOAD;
 80027b4:	4b02      	ldr	r3, [pc, #8]	@ (80027c0 <iwdg_init+0x4c>)
 80027b6:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80027ba:	601a      	str	r2, [r3, #0]
}
 80027bc:	bf00      	nop
 80027be:	bd98      	pop	{r3, r4, r7, pc}
 80027c0:	40003000 	.word	0x40003000

080027c4 <iwdg_compute_rlr>:
{
        IWDG->KR = IWDG_KEY_RELOAD;
}

static uint32_t iwdg_compute_rlr(float timeout_s, uint32_t lsi_hz, uint32_t prescaler)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b087      	sub	sp, #28
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	ed87 0a03 	vstr	s0, [r7, #12]
 80027ce:	60b8      	str	r0, [r7, #8]
 80027d0:	6079      	str	r1, [r7, #4]
        float ticks  = (timeout_s * (float)lsi_hz) / (float)prescaler;
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	ee07 3a90 	vmov	s15, r3
 80027d8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80027e0:	ee67 6a27 	vmul.f32	s13, s14, s15
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	ee07 3a90 	vmov	s15, r3
 80027ea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027f2:	edc7 7a04 	vstr	s15, [r7, #16]
        uint32_t rlr = (uint32_t)(ticks);
 80027f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80027fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027fe:	ee17 3a90 	vmov	r3, s15
 8002802:	617b      	str	r3, [r7, #20]

        if (rlr > 0x0FFFUL)
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800280a:	d302      	bcc.n	8002812 <iwdg_compute_rlr+0x4e>
        {
                rlr = 0x0FFFUL;
 800280c:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8002810:	617b      	str	r3, [r7, #20]
        }

        return rlr;
 8002812:	697b      	ldr	r3, [r7, #20]
}
 8002814:	4618      	mov	r0, r3
 8002816:	371c      	adds	r7, #28
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <iwdg_is_ready>:

static bool iwdg_is_ready(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
        return (IWDG->SR & (IWDG_SR_PVU | IWDG_SR_RVU)) == 0;
 8002824:	4b06      	ldr	r3, [pc, #24]	@ (8002840 <iwdg_is_ready+0x20>)
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	f003 0303 	and.w	r3, r3, #3
 800282c:	2b00      	cmp	r3, #0
 800282e:	bf0c      	ite	eq
 8002830:	2301      	moveq	r3, #1
 8002832:	2300      	movne	r3, #0
 8002834:	b2db      	uxtb	r3, r3
 8002836:	4618      	mov	r0, r3
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr
 8002840:	40003000 	.word	0x40003000

08002844 <main>:
#include "terminal.h"
#include "timer.h"
#include "uart.h"

int main(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
        /* ---------- Start of initialization phase ---------- */
        // Initialize peripherals and utilities.
        fpu_enable();
 8002848:	f7ff fd38 	bl	80022bc <fpu_enable>
        clock_init();
 800284c:	f7ff f8d2 	bl	80019f4 <clock_init>
        systick_init();
 8002850:	f000 fa30 	bl	8002cb4 <systick_init>
        tim2_init(TIM2_FREQUENCY);
 8002854:	20c8      	movs	r0, #200	@ 0xc8
 8002856:	f000 fc0b 	bl	8003070 <tim2_init>
        pwm_tim2_init();
 800285a:	f000 f83f 	bl	80028dc <pwm_tim2_init>
        tim3_init(TIM3_FREQUENCY);
 800285e:	2032      	movs	r0, #50	@ 0x32
 8002860:	f000 fc58 	bl	8003114 <tim3_init>
        gpio_init();
 8002864:	f7ff fd42 	bl	80022ec <gpio_init>
        uart2_init();
 8002868:	f000 ff84 	bl	8003774 <uart2_init>
        scheduler_init();
 800286c:	f000 f8e4 	bl	8002a38 <scheduler_init>

        // Initialize the plant (converter) and the pid controller.
        converter_init();
 8002870:	f7ff fb50 	bl	8001f14 <converter_init>
        pid_init(0.046f,      // kp
 8002874:	eddf 3a10 	vldr	s7, [pc, #64]	@ 80028b8 <main+0x74>
 8002878:	ed9f 3a10 	vldr	s6, [pc, #64]	@ 80028bc <main+0x78>
 800287c:	eddf 2a10 	vldr	s5, [pc, #64]	@ 80028c0 <main+0x7c>
 8002880:	ed9f 2a10 	vldr	s4, [pc, #64]	@ 80028c4 <main+0x80>
 8002884:	eddf 1a10 	vldr	s3, [pc, #64]	@ 80028c8 <main+0x84>
 8002888:	ed9f 1a10 	vldr	s2, [pc, #64]	@ 80028cc <main+0x88>
 800288c:	eddf 0a10 	vldr	s1, [pc, #64]	@ 80028d0 <main+0x8c>
 8002890:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 80028d4 <main+0x90>
 8002894:	f7ff f992 	bl	8001bbc <pid_init>
                 50.000000f,  // int_out_max (controller integral term maximum value)
                 -60.000000f, // controller_out_min (controller output minimum value)
                 60.000000f); // controller_out_max (controller output maximum value)

        // Disable buffering for stdout so that printf outputs immediately.
        setbuf(stdout, NULL);
 8002898:	4b0f      	ldr	r3, [pc, #60]	@ (80028d8 <main+0x94>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	2100      	movs	r1, #0
 80028a0:	4618      	mov	r0, r3
 80028a2:	f001 feb9 	bl	8004618 <setbuf>

        // Initialize the CLI.
        cli_init();
 80028a6:	f7fe f997 	bl	8000bd8 <cli_init>

        iwdg_init();
 80028aa:	f7ff ff63 	bl	8002774 <iwdg_init>
        /* ---------- End of initialization phase ---------- */

        // Background loop. Run the prioritized cooperative scheduler.
        scheduler_run();
 80028ae:	f000 f8e1 	bl	8002a74 <scheduler_run>
 80028b2:	2300      	movs	r3, #0
 80028b4:	4618      	mov	r0, r3
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	42700000 	.word	0x42700000
 80028bc:	c2700000 	.word	0xc2700000
 80028c0:	42480000 	.word	0x42480000
 80028c4:	c2480000 	.word	0xc2480000
 80028c8:	37a7c5ac 	.word	0x37a7c5ac
 80028cc:	3894e5d6 	.word	0x3894e5d6
 80028d0:	45f6e000 	.word	0x45f6e000
 80028d4:	3d3c6a7f 	.word	0x3d3c6a7f
 80028d8:	20000014 	.word	0x20000014

080028dc <pwm_tim2_init>:
 * Configures the timer 2 channel 1 to generate a fixed-frequency PWM signal.
 * The PWM frequency is set by the auto-reload register, while the duty cycle
 * is initially set to 0%.
 */
void pwm_tim2_init(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
        // Disable CH1 output first.
        pwm_tim2_disable();
 80028e0:	f000 f870 	bl	80029c4 <pwm_tim2_disable>
        /*
         * Clear OC1M (mode bits) and OC1PE (preload enable) first. Then we set the
         * channel one on PWM mode 1 and also before enabling the channel output, we
         * enable the preload.
         */
        TIM2->CCMR1 &= ~(TIM_CCMR1_OC1M_Msk | TIM_CCMR1_OC1PE);
 80028e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80028e8:	699b      	ldr	r3, [r3, #24]
 80028ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80028ee:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 80028f2:	6193      	str	r3, [r2, #24]
        // PWM mode 1 on CH1.
        TIM2->CCMR1 |= TIM_CCMR1_OC1M_PWM1;
 80028f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80028f8:	699b      	ldr	r3, [r3, #24]
 80028fa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80028fe:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002902:	6193      	str	r3, [r2, #24]

        // Clear CC1P to make the output active high
        TIM2->CCER &= ~TIM_CCER_CC1P;
 8002904:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002908:	6a1b      	ldr	r3, [r3, #32]
 800290a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800290e:	f023 0302 	bic.w	r3, r3, #2
 8002912:	6213      	str	r3, [r2, #32]

        // Configure CCR1 (start with 0% duty cycle).
        TIM2->CCR1 = 0U;
 8002914:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002918:	2200      	movs	r2, #0
 800291a:	635a      	str	r2, [r3, #52]	@ 0x34

        // Enable CCR1 preload.
        TIM2->CCMR1 |= TIM_CCMR1_OC1PE;
 800291c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002920:	699b      	ldr	r3, [r3, #24]
 8002922:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002926:	f043 0308 	orr.w	r3, r3, #8
 800292a:	6193      	str	r3, [r2, #24]

        // Enable output for CH1.
        pwm_tim2_enable();
 800292c:	f000 f859 	bl	80029e2 <pwm_tim2_enable>
}
 8002930:	bf00      	nop
 8002932:	bd80      	pop	{r7, pc}

08002934 <pwm_tim2_set_duty>:

void pwm_tim2_set_duty(float duty)
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	ed87 0a01 	vstr	s0, [r7, #4]
        // The duty is in percentage (0 - 100).
        duty         = CLAMP(duty, 0.0f, 100.0f);
 800293e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002942:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800294a:	d502      	bpl.n	8002952 <pwm_tim2_set_duty+0x1e>
 800294c:	f04f 0300 	mov.w	r3, #0
 8002950:	e00b      	b.n	800296a <pwm_tim2_set_duty+0x36>
 8002952:	edd7 7a01 	vldr	s15, [r7, #4]
 8002956:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80029b8 <pwm_tim2_set_duty+0x84>
 800295a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800295e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002962:	dd01      	ble.n	8002968 <pwm_tim2_set_duty+0x34>
 8002964:	4b15      	ldr	r3, [pc, #84]	@ (80029bc <pwm_tim2_set_duty+0x88>)
 8002966:	e000      	b.n	800296a <pwm_tim2_set_duty+0x36>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	607b      	str	r3, [r7, #4]
        uint32_t arr = TIM2->ARR;
 800296c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002972:	60fb      	str	r3, [r7, #12]
        uint32_t ccr = (uint32_t)(((arr + 1UL) * duty + 50.0f) / 100.0f);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	3301      	adds	r3, #1
 8002978:	ee07 3a90 	vmov	s15, r3
 800297c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002980:	edd7 7a01 	vldr	s15, [r7, #4]
 8002984:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002988:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80029c0 <pwm_tim2_set_duty+0x8c>
 800298c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002990:	eddf 6a09 	vldr	s13, [pc, #36]	@ 80029b8 <pwm_tim2_set_duty+0x84>
 8002994:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002998:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800299c:	ee17 3a90 	vmov	r3, s15
 80029a0:	60bb      	str	r3, [r7, #8]
        TIM2->CCR1   = ccr;
 80029a2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80029aa:	bf00      	nop
 80029ac:	3714      	adds	r7, #20
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	42c80000 	.word	0x42c80000
 80029bc:	42c80000 	.word	0x42c80000
 80029c0:	42480000 	.word	0x42480000

080029c4 <pwm_tim2_disable>:

void pwm_tim2_disable(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
        TIM2->CCER &= ~TIM_CCER_CC1E;
 80029c8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80029cc:	6a1b      	ldr	r3, [r3, #32]
 80029ce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80029d2:	f023 0301 	bic.w	r3, r3, #1
 80029d6:	6213      	str	r3, [r2, #32]
}
 80029d8:	bf00      	nop
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr

080029e2 <pwm_tim2_enable>:

void pwm_tim2_enable(void)
{
 80029e2:	b480      	push	{r7}
 80029e4:	af00      	add	r7, sp, #0
        TIM2->CCER |= TIM_CCER_CC1E;
 80029e6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80029ea:	6a1b      	ldr	r3, [r3, #32]
 80029ec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80029f0:	f043 0301 	orr.w	r3, r3, #1
 80029f4:	6213      	str	r3, [r2, #32]
 80029f6:	bf00      	nop
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <_write>:
#include "uart.h"

// This function retargets printf() to UART.
int _write(int file, char *ptr, int len)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
        (void)file;
        int DataIdx;

        for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	617b      	str	r3, [r7, #20]
 8002a10:	e009      	b.n	8002a26 <_write+0x26>
        {
                uart2_write_char_blocking(ptr[DataIdx]);
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	68ba      	ldr	r2, [r7, #8]
 8002a16:	4413      	add	r3, r2
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f000 fede 	bl	80037dc <uart2_write_char_blocking>
        for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	3301      	adds	r3, #1
 8002a24:	617b      	str	r3, [r7, #20]
 8002a26:	697a      	ldr	r2, [r7, #20]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	dbf1      	blt.n	8002a12 <_write+0x12>
        }
        return len;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4618      	mov	r0, r3
 8002a32:	3718      	adds	r7, #24
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <scheduler_init>:
_Atomic uint32_t ready_flag_word;

static task_handler task_arr[TASKS_NUM];

void scheduler_init(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
        task_arr[0] = tim2_update_loop;
 8002a3c:	4b08      	ldr	r3, [pc, #32]	@ (8002a60 <scheduler_init+0x28>)
 8002a3e:	4a09      	ldr	r2, [pc, #36]	@ (8002a64 <scheduler_init+0x2c>)
 8002a40:	601a      	str	r2, [r3, #0]
        task_arr[1] = cli_process_rx_byte;
 8002a42:	4b07      	ldr	r3, [pc, #28]	@ (8002a60 <scheduler_init+0x28>)
 8002a44:	4a08      	ldr	r2, [pc, #32]	@ (8002a68 <scheduler_init+0x30>)
 8002a46:	605a      	str	r2, [r3, #4]
        task_arr[2] = tim3_read_button;
 8002a48:	4b05      	ldr	r3, [pc, #20]	@ (8002a60 <scheduler_init+0x28>)
 8002a4a:	4a08      	ldr	r2, [pc, #32]	@ (8002a6c <scheduler_init+0x34>)
 8002a4c:	609a      	str	r2, [r3, #8]
        task_arr[3] = systick_print_output;
 8002a4e:	4b04      	ldr	r3, [pc, #16]	@ (8002a60 <scheduler_init+0x28>)
 8002a50:	4a07      	ldr	r2, [pc, #28]	@ (8002a70 <scheduler_init+0x38>)
 8002a52:	60da      	str	r2, [r3, #12]
}
 8002a54:	bf00      	nop
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	2000028c 	.word	0x2000028c
 8002a64:	080031b1 	.word	0x080031b1
 8002a68:	08000be5 	.word	0x08000be5
 8002a6c:	0800366d 	.word	0x0800366d
 8002a70:	08002d21 	.word	0x08002d21

08002a74 <scheduler_run>:

// This function implements a prioritized scheduler.
void scheduler_run(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b086      	sub	sp, #24
 8002a78:	af00      	add	r7, sp, #0
        for (;;)
        {
                task_handler task = NULL;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	617b      	str	r3, [r7, #20]
                for (uint8_t p = 0U; p < TASKS_NUM; p++) // p is task priority
 8002a7e:	2300      	movs	r3, #0
 8002a80:	74fb      	strb	r3, [r7, #19]
 8002a82:	e032      	b.n	8002aea <scheduler_run+0x76>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a84:	b672      	cpsid	i
}
 8002a86:	bf00      	nop
                {
                        __disable_irq();
                        if (ready_flag_word & (1UL << p))
 8002a88:	4b1d      	ldr	r3, [pc, #116]	@ (8002b00 <scheduler_run+0x8c>)
 8002a8a:	f3bf 8f5b 	dmb	ish
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f3bf 8f5b 	dmb	ish
 8002a94:	607b      	str	r3, [r7, #4]
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	7cfb      	ldrb	r3, [r7, #19]
 8002a9a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d01c      	beq.n	8002ae0 <scheduler_run+0x6c>
                        {
                                ready_flag_word &= ~(1UL << p);
 8002aa6:	7cfb      	ldrb	r3, [r7, #19]
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002aae:	43db      	mvns	r3, r3
 8002ab0:	60bb      	str	r3, [r7, #8]
 8002ab2:	68b9      	ldr	r1, [r7, #8]
 8002ab4:	4b12      	ldr	r3, [pc, #72]	@ (8002b00 <scheduler_run+0x8c>)
 8002ab6:	f3bf 8f5b 	dmb	ish
 8002aba:	e853 2f00 	ldrex	r2, [r3]
 8002abe:	ea02 0201 	and.w	r2, r2, r1
 8002ac2:	e843 2000 	strex	r0, r2, [r3]
 8002ac6:	2800      	cmp	r0, #0
 8002ac8:	d1f7      	bne.n	8002aba <scheduler_run+0x46>
 8002aca:	f3bf 8f5b 	dmb	ish
 8002ace:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8002ad0:	b662      	cpsie	i
}
 8002ad2:	bf00      	nop
                                __enable_irq();

                                task = task_arr[p];
 8002ad4:	7cfb      	ldrb	r3, [r7, #19]
 8002ad6:	4a0b      	ldr	r2, [pc, #44]	@ (8002b04 <scheduler_run+0x90>)
 8002ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002adc:	617b      	str	r3, [r7, #20]
                                break;
 8002ade:	e007      	b.n	8002af0 <scheduler_run+0x7c>
  __ASM volatile ("cpsie i" : : : "memory");
 8002ae0:	b662      	cpsie	i
}
 8002ae2:	bf00      	nop
                for (uint8_t p = 0U; p < TASKS_NUM; p++) // p is task priority
 8002ae4:	7cfb      	ldrb	r3, [r7, #19]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	74fb      	strb	r3, [r7, #19]
 8002aea:	7cfb      	ldrb	r3, [r7, #19]
 8002aec:	2b03      	cmp	r3, #3
 8002aee:	d9c9      	bls.n	8002a84 <scheduler_run+0x10>
                        }
                        __enable_irq();
                }
                if (task != NULL)
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d002      	beq.n	8002afc <scheduler_run+0x88>
                {
                        (*task)();
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	4798      	blx	r3
                }
                for (;;)
 8002afa:	bf00      	nop
 8002afc:	bf00      	nop
 8002afe:	e7fd      	b.n	8002afc <scheduler_run+0x88>
 8002b00:	20000288 	.word	0x20000288
 8002b04:	2000028c 	.word	0x2000028c

08002b08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
        return 1;
 8002b0c:	2301      	movs	r3, #1
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <_kill>:

int _kill(int pid, int sig)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
        (void)pid;
        (void)sig;
        errno = EINVAL;
 8002b22:	f001 ff5f 	bl	80049e4 <__errno>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2216      	movs	r2, #22
 8002b2a:	601a      	str	r2, [r3, #0]
        return -1;
 8002b2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3708      	adds	r7, #8
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <_exit>:

void _exit(int status)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
        _kill(status, -1);
 8002b40:	f04f 31ff 	mov.w	r1, #4294967295
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f7ff ffe7 	bl	8002b18 <_kill>
        while (1)
 8002b4a:	bf00      	nop
 8002b4c:	e7fd      	b.n	8002b4a <_exit+0x12>

08002b4e <_read>:
        {
        } /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b086      	sub	sp, #24
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	60f8      	str	r0, [r7, #12]
 8002b56:	60b9      	str	r1, [r7, #8]
 8002b58:	607a      	str	r2, [r7, #4]
        (void)file;
        int DataIdx;

        for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	617b      	str	r3, [r7, #20]
 8002b5e:	e00a      	b.n	8002b76 <_read+0x28>
        {
                *ptr++ = __io_getchar();
 8002b60:	f3af 8000 	nop.w
 8002b64:	4601      	mov	r1, r0
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	1c5a      	adds	r2, r3, #1
 8002b6a:	60ba      	str	r2, [r7, #8]
 8002b6c:	b2ca      	uxtb	r2, r1
 8002b6e:	701a      	strb	r2, [r3, #0]
        for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	3301      	adds	r3, #1
 8002b74:	617b      	str	r3, [r7, #20]
 8002b76:	697a      	ldr	r2, [r7, #20]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	dbf0      	blt.n	8002b60 <_read+0x12>
        }

        return len;
 8002b7e:	687b      	ldr	r3, [r7, #4]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3718      	adds	r7, #24
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <_close>:
        }
        return len;
}

int _close(int file)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
        (void)file;
        return -1;
 8002b90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <_fstat>:

int _fstat(int file, struct stat *st)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	6039      	str	r1, [r7, #0]
        (void)file;
        st->st_mode = S_IFCHR;
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002bb0:	605a      	str	r2, [r3, #4]
        return 0;
 8002bb2:	2300      	movs	r3, #0
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	370c      	adds	r7, #12
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr

08002bc0 <_isatty>:

int _isatty(int file)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
        (void)file;
        return 1;
 8002bc8:	2301      	movs	r3, #1
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr

08002bd6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	b085      	sub	sp, #20
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	60f8      	str	r0, [r7, #12]
 8002bde:	60b9      	str	r1, [r7, #8]
 8002be0:	607a      	str	r2, [r7, #4]
        (void)file;
        (void)ptr;
        (void)dir;
        return 0;
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3714      	adds	r7, #20
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr

08002bf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b086      	sub	sp, #24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bf8:	4a14      	ldr	r2, [pc, #80]	@ (8002c4c <_sbrk+0x5c>)
 8002bfa:	4b15      	ldr	r3, [pc, #84]	@ (8002c50 <_sbrk+0x60>)
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c04:	4b13      	ldr	r3, [pc, #76]	@ (8002c54 <_sbrk+0x64>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d102      	bne.n	8002c12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c0c:	4b11      	ldr	r3, [pc, #68]	@ (8002c54 <_sbrk+0x64>)
 8002c0e:	4a12      	ldr	r2, [pc, #72]	@ (8002c58 <_sbrk+0x68>)
 8002c10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c12:	4b10      	ldr	r3, [pc, #64]	@ (8002c54 <_sbrk+0x64>)
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4413      	add	r3, r2
 8002c1a:	693a      	ldr	r2, [r7, #16]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d207      	bcs.n	8002c30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c20:	f001 fee0 	bl	80049e4 <__errno>
 8002c24:	4603      	mov	r3, r0
 8002c26:	220c      	movs	r2, #12
 8002c28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c2e:	e009      	b.n	8002c44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c30:	4b08      	ldr	r3, [pc, #32]	@ (8002c54 <_sbrk+0x64>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c36:	4b07      	ldr	r3, [pc, #28]	@ (8002c54 <_sbrk+0x64>)
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	4a05      	ldr	r2, [pc, #20]	@ (8002c54 <_sbrk+0x64>)
 8002c40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c42:	68fb      	ldr	r3, [r7, #12]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	20020000 	.word	0x20020000
 8002c50:	00000400 	.word	0x00000400
 8002c54:	2000029c 	.word	0x2000029c
 8002c58:	200003f8 	.word	0x200003f8

08002c5c <SysTick_Handler>:
 * we want because printing the output voltage value is not as important as mode change by
 * button handled by TIM3 or updating the control loop and the converter state vector by
 * TIM2.
 */
void SysTick_Handler(void)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
        systick_ticks++;
 8002c60:	4b11      	ldr	r3, [pc, #68]	@ (8002ca8 <SysTick_Handler+0x4c>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	3301      	adds	r3, #1
 8002c66:	4a10      	ldr	r2, [pc, #64]	@ (8002ca8 <SysTick_Handler+0x4c>)
 8002c68:	6013      	str	r3, [r2, #0]

        /*
         * Every 200ms, add systick_print_output function to the scheduler so that it print the
         * output voltage of the converter and reference value.
         */
        if (systick_ticks % 200UL == 0)
 8002c6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca8 <SysTick_Handler+0x4c>)
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	4b0f      	ldr	r3, [pc, #60]	@ (8002cac <SysTick_Handler+0x50>)
 8002c70:	fba3 1302 	umull	r1, r3, r3, r2
 8002c74:	099b      	lsrs	r3, r3, #6
 8002c76:	21c8      	movs	r1, #200	@ 0xc8
 8002c78:	fb01 f303 	mul.w	r3, r1, r3
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d10c      	bne.n	8002c9c <SysTick_Handler+0x40>
        {
                // Atomic modification of ready_flag_word to prevent race conditions.
                atomic_fetch_or(&ready_flag_word, TASK3);
 8002c82:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb0 <SysTick_Handler+0x54>)
 8002c84:	f3bf 8f5b 	dmb	ish
 8002c88:	e853 1f00 	ldrex	r1, [r3]
 8002c8c:	f041 0108 	orr.w	r1, r1, #8
 8002c90:	e843 1200 	strex	r2, r1, [r3]
 8002c94:	2a00      	cmp	r2, #0
 8002c96:	d1f7      	bne.n	8002c88 <SysTick_Handler+0x2c>
 8002c98:	f3bf 8f5b 	dmb	ish
        }
}
 8002c9c:	bf00      	nop
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	200002a4 	.word	0x200002a4
 8002cac:	51eb851f 	.word	0x51eb851f
 8002cb0:	20000288 	.word	0x20000288

08002cb4 <systick_init>:

void systick_init(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	af00      	add	r7, sp, #0
        // Disable SysTick timer.
        SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 8002cb8:	4b11      	ldr	r3, [pc, #68]	@ (8002d00 <systick_init+0x4c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a10      	ldr	r2, [pc, #64]	@ (8002d00 <systick_init+0x4c>)
 8002cbe:	f023 0301 	bic.w	r3, r3, #1
 8002cc2:	6013      	str	r3, [r2, #0]

        // Enable SysTick interrupt.
        SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;
 8002cc4:	4b0e      	ldr	r3, [pc, #56]	@ (8002d00 <systick_init+0x4c>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a0d      	ldr	r2, [pc, #52]	@ (8002d00 <systick_init+0x4c>)
 8002cca:	f043 0302 	orr.w	r3, r3, #2
 8002cce:	6013      	str	r3, [r2, #0]

        // Set SysTick clock source to cpu clock (HCLK).
        SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk;
 8002cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8002d00 <systick_init+0x4c>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a0a      	ldr	r2, [pc, #40]	@ (8002d00 <systick_init+0x4c>)
 8002cd6:	f043 0304 	orr.w	r3, r3, #4
 8002cda:	6013      	str	r3, [r2, #0]

        // Set reload value.
        SysTick->LOAD = HCLK / SYSTICK_FREQUENCY - 1;
 8002cdc:	4b08      	ldr	r3, [pc, #32]	@ (8002d00 <systick_init+0x4c>)
 8002cde:	4a09      	ldr	r2, [pc, #36]	@ (8002d04 <systick_init+0x50>)
 8002ce0:	605a      	str	r2, [r3, #4]

        /*
         * Clear current value so it starts counting from LOAD immediately (SysTick is a 24-bit
         * down-counter).
         */
        SysTick->VAL = 0U;
 8002ce2:	4b07      	ldr	r3, [pc, #28]	@ (8002d00 <systick_init+0x4c>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	609a      	str	r2, [r3, #8]

        // Enable SysTick timer.
        SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 8002ce8:	4b05      	ldr	r3, [pc, #20]	@ (8002d00 <systick_init+0x4c>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a04      	ldr	r2, [pc, #16]	@ (8002d00 <systick_init+0x4c>)
 8002cee:	f043 0301 	orr.w	r3, r3, #1
 8002cf2:	6013      	str	r3, [r2, #0]
}
 8002cf4:	bf00      	nop
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	e000e010 	.word	0xe000e010
 8002d04:	0001869f 	.word	0x0001869f

08002d08 <systick_get_ticks>:

uint32_t systick_get_ticks(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
        return systick_ticks;
 8002d0c:	4b03      	ldr	r3, [pc, #12]	@ (8002d1c <systick_get_ticks+0x14>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	200002a4 	.word	0x200002a4

08002d20 <systick_print_output>:

void systick_print_output(void)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	ed2d 8b02 	vpush	{d8}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
        if (cli_stream_is_on)
 8002d2a:	4b2a      	ldr	r3, [pc, #168]	@ (8002dd4 <systick_print_output+0xb4>)
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d049      	beq.n	8002dc8 <systick_print_output+0xa8>
        {
                converter_type_t converter_type = converter_get_type();
 8002d34:	f7ff f9c8 	bl	80020c8 <converter_get_type>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	71fb      	strb	r3, [r7, #7]

                printf("  Output Voltage: %6.2f V, ", y[0][0]);
 8002d3c:	4b26      	ldr	r3, [pc, #152]	@ (8002dd8 <systick_print_output+0xb8>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7fd fc19 	bl	8000578 <__aeabi_f2d>
 8002d46:	4602      	mov	r2, r0
 8002d48:	460b      	mov	r3, r1
 8002d4a:	4824      	ldr	r0, [pc, #144]	@ (8002ddc <systick_print_output+0xbc>)
 8002d4c:	f001 fbec 	bl	8004528 <iprintf>
                if (converter_type == DC_DC_IDEAL || converter_type == DC_DC_H_BRIDGE)
 8002d50:	79fb      	ldrb	r3, [r7, #7]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d002      	beq.n	8002d5c <systick_print_output+0x3c>
 8002d56:	79fb      	ldrb	r3, [r7, #7]
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d10c      	bne.n	8002d76 <systick_print_output+0x56>
                {
                        printf("Reference Voltage: %6.2f V", pid_get_ref());
 8002d5c:	f7ff f86e 	bl	8001e3c <pid_get_ref>
 8002d60:	ee10 3a10 	vmov	r3, s0
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7fd fc07 	bl	8000578 <__aeabi_f2d>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	481c      	ldr	r0, [pc, #112]	@ (8002de0 <systick_print_output+0xc0>)
 8002d70:	f001 fbda 	bl	8004528 <iprintf>
 8002d74:	e017      	b.n	8002da6 <systick_print_output+0x86>
                }
                else
                {
                        printf("Reference Voltage: %6.2f V",
                               pid_get_ref() * sinf(converter_ref_phase));
 8002d76:	f7ff f861 	bl	8001e3c <pid_get_ref>
 8002d7a:	eeb0 8a40 	vmov.f32	s16, s0
 8002d7e:	4b19      	ldr	r3, [pc, #100]	@ (8002de4 <systick_print_output+0xc4>)
 8002d80:	edd3 7a00 	vldr	s15, [r3]
 8002d84:	eeb0 0a67 	vmov.f32	s0, s15
 8002d88:	f003 fca0 	bl	80066cc <sinf>
 8002d8c:	eef0 7a40 	vmov.f32	s15, s0
 8002d90:	ee68 7a27 	vmul.f32	s15, s16, s15
                        printf("Reference Voltage: %6.2f V",
 8002d94:	ee17 0a90 	vmov	r0, s15
 8002d98:	f7fd fbee 	bl	8000578 <__aeabi_f2d>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	460b      	mov	r3, r1
 8002da0:	480f      	ldr	r0, [pc, #60]	@ (8002de0 <systick_print_output+0xc0>)
 8002da2:	f001 fbc1 	bl	8004528 <iprintf>
                }
                terminal_insert_new_line();
 8002da6:	f000 f82b 	bl	8002e00 <terminal_insert_new_line>

                systick_print_counter++;
 8002daa:	4b0f      	ldr	r3, [pc, #60]	@ (8002de8 <systick_print_output+0xc8>)
 8002dac:	881b      	ldrh	r3, [r3, #0]
 8002dae:	3301      	adds	r3, #1
 8002db0:	b29a      	uxth	r2, r3
 8002db2:	4b0d      	ldr	r3, [pc, #52]	@ (8002de8 <systick_print_output+0xc8>)
 8002db4:	801a      	strh	r2, [r3, #0]
                if (systick_print_counter == 100U)
 8002db6:	4b0c      	ldr	r3, [pc, #48]	@ (8002de8 <systick_print_output+0xc8>)
 8002db8:	881b      	ldrh	r3, [r3, #0]
 8002dba:	2b64      	cmp	r3, #100	@ 0x64
 8002dbc:	d104      	bne.n	8002dc8 <systick_print_output+0xa8>
                {
                        systick_print_counter = 0U;
 8002dbe:	4b0a      	ldr	r3, [pc, #40]	@ (8002de8 <systick_print_output+0xc8>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	801a      	strh	r2, [r3, #0]
                        terminal_clear();
 8002dc4:	f000 f812 	bl	8002dec <terminal_clear>
                }
        }
 8002dc8:	bf00      	nop
 8002dca:	3708      	adds	r7, #8
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	ecbd 8b02 	vpop	{d8}
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	200001ec 	.word	0x200001ec
 8002dd8:	20000268 	.word	0x20000268
 8002ddc:	08007f80 	.word	0x08007f80
 8002de0:	08007f9c 	.word	0x08007f9c
 8002de4:	20000260 	.word	0x20000260
 8002de8:	200002a0 	.word	0x200002a0

08002dec <terminal_clear>:
#include "terminal.h"

#define ESC "\x1B"

void terminal_clear(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	af00      	add	r7, sp, #0
        // A series of escape sequences to clear the serial terminal.
        printf(ESC "[3J" ESC "[H" ESC "[2J");
 8002df0:	4802      	ldr	r0, [pc, #8]	@ (8002dfc <terminal_clear+0x10>)
 8002df2:	f001 fb99 	bl	8004528 <iprintf>
}
 8002df6:	bf00      	nop
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	08007fb8 	.word	0x08007fb8

08002e00 <terminal_insert_new_line>:

void terminal_insert_new_line(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0
        printf("\r\n");
 8002e04:	4802      	ldr	r0, [pc, #8]	@ (8002e10 <terminal_insert_new_line+0x10>)
 8002e06:	f001 fbff 	bl	8004608 <puts>
}
 8002e0a:	bf00      	nop
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	08007fc4 	.word	0x08007fc4

08002e14 <terminal_print_arrow>:

void terminal_print_arrow(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
        printf("> ");
 8002e18:	4802      	ldr	r0, [pc, #8]	@ (8002e24 <terminal_print_arrow+0x10>)
 8002e1a:	f001 fb85 	bl	8004528 <iprintf>
}
 8002e1e:	bf00      	nop
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	08007fc8 	.word	0x08007fc8

08002e28 <terminal_set_text_color>:

// This function prints the appropriate escape sequence to change the color of text in the terminal.
void terminal_set_text_color(terminal_color_t color)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	4603      	mov	r3, r0
 8002e30:	71fb      	strb	r3, [r7, #7]
        switch (color)
 8002e32:	79fb      	ldrb	r3, [r7, #7]
 8002e34:	2b03      	cmp	r3, #3
 8002e36:	d81b      	bhi.n	8002e70 <terminal_set_text_color+0x48>
 8002e38:	a201      	add	r2, pc, #4	@ (adr r2, 8002e40 <terminal_set_text_color+0x18>)
 8002e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e3e:	bf00      	nop
 8002e40:	08002e51 	.word	0x08002e51
 8002e44:	08002e59 	.word	0x08002e59
 8002e48:	08002e61 	.word	0x08002e61
 8002e4c:	08002e69 	.word	0x08002e69
        {
        case TERM_COLOR_YELLOW:
                printf(ESC "[33m");
 8002e50:	480b      	ldr	r0, [pc, #44]	@ (8002e80 <terminal_set_text_color+0x58>)
 8002e52:	f001 fb69 	bl	8004528 <iprintf>
                break;
 8002e56:	e00f      	b.n	8002e78 <terminal_set_text_color+0x50>
        case TERM_COLOR_BLUE:
                printf(ESC "[34m");
 8002e58:	480a      	ldr	r0, [pc, #40]	@ (8002e84 <terminal_set_text_color+0x5c>)
 8002e5a:	f001 fb65 	bl	8004528 <iprintf>
                break;
 8002e5e:	e00b      	b.n	8002e78 <terminal_set_text_color+0x50>
        case TERM_COLOR_MAGENTA:
                printf(ESC "[35m");
 8002e60:	4809      	ldr	r0, [pc, #36]	@ (8002e88 <terminal_set_text_color+0x60>)
 8002e62:	f001 fb61 	bl	8004528 <iprintf>
                break;
 8002e66:	e007      	b.n	8002e78 <terminal_set_text_color+0x50>
        case TERM_COLOR_CYAN:
                printf(ESC "[36m");
 8002e68:	4808      	ldr	r0, [pc, #32]	@ (8002e8c <terminal_set_text_color+0x64>)
 8002e6a:	f001 fb5d 	bl	8004528 <iprintf>
                break;
 8002e6e:	e003      	b.n	8002e78 <terminal_set_text_color+0x50>
        case TERM_COLOR_DEFAULT:
        case TERM_COLOR_WHITE:
        default:
                printf(ESC "[37m");
 8002e70:	4807      	ldr	r0, [pc, #28]	@ (8002e90 <terminal_set_text_color+0x68>)
 8002e72:	f001 fb59 	bl	8004528 <iprintf>
                break;
 8002e76:	bf00      	nop
        }
}
 8002e78:	bf00      	nop
 8002e7a:	3708      	adds	r7, #8
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	08007fcc 	.word	0x08007fcc
 8002e84:	08007fd4 	.word	0x08007fd4
 8002e88:	08007fdc 	.word	0x08007fdc
 8002e8c:	08007fe4 	.word	0x08007fe4
 8002e90:	08007fec 	.word	0x08007fec

08002e94 <terminal_reset_text_color>:

void terminal_reset_text_color(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
        terminal_set_text_color(TERM_COLOR_WHITE);
 8002e98:	2004      	movs	r0, #4
 8002e9a:	f7ff ffc5 	bl	8002e28 <terminal_set_text_color>
 8002e9e:	bf00      	nop
 8002ea0:	bd80      	pop	{r7, pc}
	...

08002ea4 <__NVIC_EnableIRQ>:
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	4603      	mov	r3, r0
 8002eac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	db0b      	blt.n	8002ece <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eb6:	79fb      	ldrb	r3, [r7, #7]
 8002eb8:	f003 021f 	and.w	r2, r3, #31
 8002ebc:	4907      	ldr	r1, [pc, #28]	@ (8002edc <__NVIC_EnableIRQ+0x38>)
 8002ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec2:	095b      	lsrs	r3, r3, #5
 8002ec4:	2001      	movs	r0, #1
 8002ec6:	fa00 f202 	lsl.w	r2, r0, r2
 8002eca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002ece:	bf00      	nop
 8002ed0:	370c      	adds	r7, #12
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	e000e100 	.word	0xe000e100

08002ee0 <__NVIC_DisableIRQ>:
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	db12      	blt.n	8002f18 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ef2:	79fb      	ldrb	r3, [r7, #7]
 8002ef4:	f003 021f 	and.w	r2, r3, #31
 8002ef8:	490a      	ldr	r1, [pc, #40]	@ (8002f24 <__NVIC_DisableIRQ+0x44>)
 8002efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002efe:	095b      	lsrs	r3, r3, #5
 8002f00:	2001      	movs	r0, #1
 8002f02:	fa00 f202 	lsl.w	r2, r0, r2
 8002f06:	3320      	adds	r3, #32
 8002f08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002f0c:	f3bf 8f4f 	dsb	sy
}
 8002f10:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002f12:	f3bf 8f6f 	isb	sy
}
 8002f16:	bf00      	nop
}
 8002f18:	bf00      	nop
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	e000e100 	.word	0xe000e100

08002f28 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	4603      	mov	r3, r0
 8002f30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	db0c      	blt.n	8002f54 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f3a:	79fb      	ldrb	r3, [r7, #7]
 8002f3c:	f003 021f 	and.w	r2, r3, #31
 8002f40:	4907      	ldr	r1, [pc, #28]	@ (8002f60 <__NVIC_ClearPendingIRQ+0x38>)
 8002f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f46:	095b      	lsrs	r3, r3, #5
 8002f48:	2001      	movs	r0, #1
 8002f4a:	fa00 f202 	lsl.w	r2, r0, r2
 8002f4e:	3360      	adds	r3, #96	@ 0x60
 8002f50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr
 8002f60:	e000e100 	.word	0xe000e100

08002f64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	6039      	str	r1, [r7, #0]
 8002f6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	db0a      	blt.n	8002f8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	b2da      	uxtb	r2, r3
 8002f7c:	490c      	ldr	r1, [pc, #48]	@ (8002fb0 <__NVIC_SetPriority+0x4c>)
 8002f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f82:	0112      	lsls	r2, r2, #4
 8002f84:	b2d2      	uxtb	r2, r2
 8002f86:	440b      	add	r3, r1
 8002f88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f8c:	e00a      	b.n	8002fa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	b2da      	uxtb	r2, r3
 8002f92:	4908      	ldr	r1, [pc, #32]	@ (8002fb4 <__NVIC_SetPriority+0x50>)
 8002f94:	79fb      	ldrb	r3, [r7, #7]
 8002f96:	f003 030f 	and.w	r3, r3, #15
 8002f9a:	3b04      	subs	r3, #4
 8002f9c:	0112      	lsls	r2, r2, #4
 8002f9e:	b2d2      	uxtb	r2, r2
 8002fa0:	440b      	add	r3, r1
 8002fa2:	761a      	strb	r2, [r3, #24]
}
 8002fa4:	bf00      	nop
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr
 8002fb0:	e000e100 	.word	0xe000e100
 8002fb4:	e000ed00 	.word	0xe000ed00

08002fb8 <TIM2_IRQHandler>:
static bool tim2_ccr_event_is_pending    = false;
static bool tim2_dir = false; // false means upcounting and true means downcounting

// TIM2 update event interrupt is used for updating the control loop and providing PWM for the LED.
void TIM2_IRQHandler(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
        if (TIM2->SR & TIM_SR_UIF) // An update event interrupt has happend.
 8002fbc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	f003 0301 	and.w	r3, r3, #1
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d00a      	beq.n	8002fe0 <TIM2_IRQHandler+0x28>
        {
                // Clear UIF flag.
                TIM2->SR &= ~TIM_SR_UIF;
 8002fca:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002fce:	691b      	ldr	r3, [r3, #16]
 8002fd0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002fd4:	f023 0301 	bic.w	r3, r3, #1
 8002fd8:	6113      	str	r3, [r2, #16]

                // Set the update event flag.
                tim2_update_event_is_pending = true;
 8002fda:	4b13      	ldr	r3, [pc, #76]	@ (8003028 <TIM2_IRQHandler+0x70>)
 8002fdc:	2201      	movs	r2, #1
 8002fde:	701a      	strb	r2, [r3, #0]
        }

        if (TIM2->SR & TIM_SR_CC1IF) // An interrupt has happened becasue CCR = CNT.
 8002fe0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d00a      	beq.n	8003004 <TIM2_IRQHandler+0x4c>
        {
                TIM2->SR &= ~TIM_SR_CC1IF;
 8002fee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002ff2:	691b      	ldr	r3, [r3, #16]
 8002ff4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002ff8:	f023 0302 	bic.w	r3, r3, #2
 8002ffc:	6113      	str	r3, [r2, #16]

                tim2_ccr_event_is_pending = true;
 8002ffe:	4b0b      	ldr	r3, [pc, #44]	@ (800302c <TIM2_IRQHandler+0x74>)
 8003000:	2201      	movs	r2, #1
 8003002:	701a      	strb	r2, [r3, #0]
        }

        // Atomic modification of ready_flag_word to prevent race conditions.
        atomic_fetch_or(&ready_flag_word, TASK0);
 8003004:	4b0a      	ldr	r3, [pc, #40]	@ (8003030 <TIM2_IRQHandler+0x78>)
 8003006:	f3bf 8f5b 	dmb	ish
 800300a:	e853 1f00 	ldrex	r1, [r3]
 800300e:	f041 0101 	orr.w	r1, r1, #1
 8003012:	e843 1200 	strex	r2, r1, [r3]
 8003016:	2a00      	cmp	r2, #0
 8003018:	d1f7      	bne.n	800300a <TIM2_IRQHandler+0x52>
 800301a:	f3bf 8f5b 	dmb	ish
}
 800301e:	bf00      	nop
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	200002a8 	.word	0x200002a8
 800302c:	200002a9 	.word	0x200002a9
 8003030:	20000288 	.word	0x20000288

08003034 <TIM3_IRQHandler>:

// TIM3 update event interrupt is used for button debounce and command handling.
void TIM3_IRQHandler(void)
{
 8003034:	b480      	push	{r7}
 8003036:	af00      	add	r7, sp, #0
        // Clear UIF flag.
        TIM3->SR &= ~TIM_SR_UIF;
 8003038:	4b0b      	ldr	r3, [pc, #44]	@ (8003068 <TIM3_IRQHandler+0x34>)
 800303a:	691b      	ldr	r3, [r3, #16]
 800303c:	4a0a      	ldr	r2, [pc, #40]	@ (8003068 <TIM3_IRQHandler+0x34>)
 800303e:	f023 0301 	bic.w	r3, r3, #1
 8003042:	6113      	str	r3, [r2, #16]

        // Atomic modification of ready_flag_word to prevent race conditions.
        atomic_fetch_or(&ready_flag_word, TASK2);
 8003044:	4b09      	ldr	r3, [pc, #36]	@ (800306c <TIM3_IRQHandler+0x38>)
 8003046:	f3bf 8f5b 	dmb	ish
 800304a:	e853 1f00 	ldrex	r1, [r3]
 800304e:	f041 0104 	orr.w	r1, r1, #4
 8003052:	e843 1200 	strex	r2, r1, [r3]
 8003056:	2a00      	cmp	r2, #0
 8003058:	d1f7      	bne.n	800304a <TIM3_IRQHandler+0x16>
 800305a:	f3bf 8f5b 	dmb	ish
}
 800305e:	bf00      	nop
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr
 8003068:	40000400 	.word	0x40000400
 800306c:	20000288 	.word	0x20000288

08003070 <tim2_init>:

void tim2_init(uint32_t timer_freq)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
        // Enable clock for TIM2.
        RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8003078:	4b24      	ldr	r3, [pc, #144]	@ (800310c <tim2_init+0x9c>)
 800307a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307c:	4a23      	ldr	r2, [pc, #140]	@ (800310c <tim2_init+0x9c>)
 800307e:	f043 0301 	orr.w	r3, r3, #1
 8003082:	6413      	str	r3, [r2, #64]	@ 0x40
         * APB1 timer clock = 100 MHz (because APB1 prescaler = 2).
         * We want for timer 2 to run at frequency of TIM2_CLK = 100 kHz.
         */

        // Calculate the value of prescaler so timer 2 runs at 100 kHz.
        uint32_t prescaler            = (APB1_TIM_CLK / TIM2_CLK) - 1UL;
 8003084:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8003088:	60fb      	str	r3, [r7, #12]
        // Auto-reload register value.
        uint32_t auto_reload_register = (TIM2_CLK / timer_freq) - 1UL;
 800308a:	4a21      	ldr	r2, [pc, #132]	@ (8003110 <tim2_init+0xa0>)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003092:	3b01      	subs	r3, #1
 8003094:	60bb      	str	r3, [r7, #8]

        // Set prescaler and auto-reload.
        TIM2->PSC = prescaler;
 8003096:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6293      	str	r3, [r2, #40]	@ 0x28
        TIM2->ARR = auto_reload_register;
 800309e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        // Set up-counting, edge-aligned mode
        TIM2->CR1 &= ~(TIM_CR1_CMS | TIM_CR1_DIR);
 80030a6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80030b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030b4:	6013      	str	r3, [r2, #0]

        // Enable ARR preload (prescaler (PSC) is always buffered).
        TIM2->CR1 |= TIM_CR1_ARPE;
 80030b6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80030c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80030c4:	6013      	str	r3, [r2, #0]

        // Generate an update first to load preloaded value.
        TIM2->EGR |= TIM_EGR_UG;
 80030c6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80030ca:	695b      	ldr	r3, [r3, #20]
 80030cc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80030d0:	f043 0301 	orr.w	r3, r3, #1
 80030d4:	6153      	str	r3, [r2, #20]

        // Clear pending flags.
        TIM2->SR = 0;
 80030d6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80030da:	2200      	movs	r2, #0
 80030dc:	611a      	str	r2, [r3, #16]

        // Clear pending interrupt.
        NVIC_ClearPendingIRQ(TIM2_IRQn);
 80030de:	201c      	movs	r0, #28
 80030e0:	f7ff ff22 	bl	8002f28 <__NVIC_ClearPendingIRQ>
        // Set priority and disable TIM2 interrupt in NVIC for now.
        NVIC_SetPriority(TIM2_IRQn, 0);
 80030e4:	2100      	movs	r1, #0
 80030e6:	201c      	movs	r0, #28
 80030e8:	f7ff ff3c 	bl	8002f64 <__NVIC_SetPriority>
        NVIC_DisableIRQ(TIM2_IRQn);
 80030ec:	201c      	movs	r0, #28
 80030ee:	f7ff fef7 	bl	8002ee0 <__NVIC_DisableIRQ>

        // Enable TIM2 counter.
        TIM2->CR1 |= TIM_CR1_CEN;
 80030f2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80030fc:	f043 0301 	orr.w	r3, r3, #1
 8003100:	6013      	str	r3, [r2, #0]
}
 8003102:	bf00      	nop
 8003104:	3710      	adds	r7, #16
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	40023800 	.word	0x40023800
 8003110:	000186a0 	.word	0x000186a0

08003114 <tim3_init>:

void tim3_init(uint32_t timer_freq)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b086      	sub	sp, #24
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
        // Enable clock for TIM3.
        RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 800311c:	4b21      	ldr	r3, [pc, #132]	@ (80031a4 <tim3_init+0x90>)
 800311e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003120:	4a20      	ldr	r2, [pc, #128]	@ (80031a4 <tim3_init+0x90>)
 8003122:	f043 0302 	orr.w	r3, r3, #2
 8003126:	6413      	str	r3, [r2, #64]	@ 0x40
        /*
         * PCLK1 = HCLK / 2 = 50 MHz (max allowed on STM32F411).
         * APB1 timer clock = 100 MHz (because APB1 prescaler = 2).
         * We want for timer 3 to run at frequency of TIM3_CLK = 10 kHz.
         */
        uint32_t tim3_clock           = TIM3_CLK;
 8003128:	f242 7310 	movw	r3, #10000	@ 0x2710
 800312c:	617b      	str	r3, [r7, #20]
        // Calculate the value of prescaler so timer 3 runs at 10 kHz.
        uint32_t prescaler            = (APB1_TIM_CLK / tim3_clock) - 1UL;
 800312e:	4a1e      	ldr	r2, [pc, #120]	@ (80031a8 <tim3_init+0x94>)
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	fbb2 f3f3 	udiv	r3, r2, r3
 8003136:	3b01      	subs	r3, #1
 8003138:	613b      	str	r3, [r7, #16]
        // Auto-reload register value.
        uint32_t auto_reload_register = (tim3_clock / timer_freq) - 1UL;
 800313a:	697a      	ldr	r2, [r7, #20]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003142:	3b01      	subs	r3, #1
 8003144:	60fb      	str	r3, [r7, #12]

        // Set prescaler and auto-reload.
        TIM3->PSC = prescaler;
 8003146:	4a19      	ldr	r2, [pc, #100]	@ (80031ac <tim3_init+0x98>)
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	6293      	str	r3, [r2, #40]	@ 0x28
        TIM3->ARR = auto_reload_register;
 800314c:	4a17      	ldr	r2, [pc, #92]	@ (80031ac <tim3_init+0x98>)
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	62d3      	str	r3, [r2, #44]	@ 0x2c

        // Enable ARR preload (prescaler (PSC) is always buffered).
        TIM3->CR1 |= TIM_CR1_ARPE;
 8003152:	4b16      	ldr	r3, [pc, #88]	@ (80031ac <tim3_init+0x98>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a15      	ldr	r2, [pc, #84]	@ (80031ac <tim3_init+0x98>)
 8003158:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800315c:	6013      	str	r3, [r2, #0]

        // Generate an update first to load preloaded value.
        TIM3->EGR |= TIM_EGR_UG;
 800315e:	4b13      	ldr	r3, [pc, #76]	@ (80031ac <tim3_init+0x98>)
 8003160:	695b      	ldr	r3, [r3, #20]
 8003162:	4a12      	ldr	r2, [pc, #72]	@ (80031ac <tim3_init+0x98>)
 8003164:	f043 0301 	orr.w	r3, r3, #1
 8003168:	6153      	str	r3, [r2, #20]

        // Enable update event interrupt.
        TIM3->DIER |= TIM_DIER_UIE;
 800316a:	4b10      	ldr	r3, [pc, #64]	@ (80031ac <tim3_init+0x98>)
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	4a0f      	ldr	r2, [pc, #60]	@ (80031ac <tim3_init+0x98>)
 8003170:	f043 0301 	orr.w	r3, r3, #1
 8003174:	60d3      	str	r3, [r2, #12]

        // Clear pending flags.
        TIM3->SR = 0;
 8003176:	4b0d      	ldr	r3, [pc, #52]	@ (80031ac <tim3_init+0x98>)
 8003178:	2200      	movs	r2, #0
 800317a:	611a      	str	r2, [r3, #16]

        // Clear pending interrupt.
        NVIC_ClearPendingIRQ(TIM3_IRQn);
 800317c:	201d      	movs	r0, #29
 800317e:	f7ff fed3 	bl	8002f28 <__NVIC_ClearPendingIRQ>
        // Set priority and enable TIM3 interrupt in NVIC.
        NVIC_SetPriority(TIM3_IRQn, 2);
 8003182:	2102      	movs	r1, #2
 8003184:	201d      	movs	r0, #29
 8003186:	f7ff feed 	bl	8002f64 <__NVIC_SetPriority>
        NVIC_EnableIRQ(TIM3_IRQn);
 800318a:	201d      	movs	r0, #29
 800318c:	f7ff fe8a 	bl	8002ea4 <__NVIC_EnableIRQ>

        // Enable TIM3 counter.
        TIM3->CR1 |= TIM_CR1_CEN;
 8003190:	4b06      	ldr	r3, [pc, #24]	@ (80031ac <tim3_init+0x98>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a05      	ldr	r2, [pc, #20]	@ (80031ac <tim3_init+0x98>)
 8003196:	f043 0301 	orr.w	r3, r3, #1
 800319a:	6013      	str	r3, [r2, #0]
}
 800319c:	bf00      	nop
 800319e:	3718      	adds	r7, #24
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	40023800 	.word	0x40023800
 80031a8:	05f5e100 	.word	0x05f5e100
 80031ac:	40000400 	.word	0x40000400

080031b0 <tim2_update_loop>:

void tim2_update_loop(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b088      	sub	sp, #32
 80031b4:	af00      	add	r7, sp, #0
        converter_type_t converter_type = converter_get_type();
 80031b6:	f7fe ff87 	bl	80020c8 <converter_get_type>
 80031ba:	4603      	mov	r3, r0
 80031bc:	76fb      	strb	r3, [r7, #27]

        // The reference value chosen by the user.
        float ref = pid_get_ref();
 80031be:	f7fe fe3d 	bl	8001e3c <pid_get_ref>
 80031c2:	ed87 0a05 	vstr	s0, [r7, #20]

        // Converter output voltage which is used for comparison with the reference value.
        float measurement = y[0][0];
 80031c6:	4bc6      	ldr	r3, [pc, #792]	@ (80034e0 <tim2_update_loop+0x330>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	613b      	str	r3, [r7, #16]

        // LED PWM duty cycle.
        float duty;

        switch (converter_type)
 80031cc:	7efb      	ldrb	r3, [r7, #27]
 80031ce:	2b03      	cmp	r3, #3
 80031d0:	f200 8235 	bhi.w	800363e <tim2_update_loop+0x48e>
 80031d4:	a201      	add	r2, pc, #4	@ (adr r2, 80031dc <tim2_update_loop+0x2c>)
 80031d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031da:	bf00      	nop
 80031dc:	080031ed 	.word	0x080031ed
 80031e0:	08003267 	.word	0x08003267
 80031e4:	080033f1 	.word	0x080033f1
 80031e8:	08003511 	.word	0x08003511
                 * This slower rate here is TIM2 frequency (updates happen at TIM2 update event
                 * instant). TIM2 in this type, INVERTER_IDEAL, and DC_DC_H_BRIDGE is up-counting.
                 */

                // Update the pid control which makes the input for the plant.
                u[0][0] = pid_update(ref, measurement);
 80031ec:	edd7 0a04 	vldr	s1, [r7, #16]
 80031f0:	ed97 0a05 	vldr	s0, [r7, #20]
 80031f4:	f7fe fd1e 	bl	8001c34 <pid_update>
 80031f8:	eef0 7a40 	vmov.f32	s15, s0
 80031fc:	4bb9      	ldr	r3, [pc, #740]	@ (80034e4 <tim2_update_loop+0x334>)
 80031fe:	edc3 7a00 	vstr	s15, [r3]

                // update the converter state vector with pid controller output as the input.
                converter_update(u, y);
 8003202:	49b7      	ldr	r1, [pc, #732]	@ (80034e0 <tim2_update_loop+0x330>)
 8003204:	48b7      	ldr	r0, [pc, #732]	@ (80034e4 <tim2_update_loop+0x334>)
 8003206:	f7fe fead 	bl	8001f64 <converter_update>
                /*
                 * The duty cycle for LED PWM in this type is calculated by normalizing the pid
                 * output (or plant input). Normalization is done with respect to the maximum value
                 * for the reference.
                 */
                duty = 100.0f * CLAMP((u[0][0] / REF_MAX), 0.0f, 1.0f);
 800320a:	4bb6      	ldr	r3, [pc, #728]	@ (80034e4 <tim2_update_loop+0x334>)
 800320c:	ed93 7a00 	vldr	s14, [r3]
 8003210:	eddf 6ab5 	vldr	s13, [pc, #724]	@ 80034e8 <tim2_update_loop+0x338>
 8003214:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003218:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800321c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003220:	d502      	bpl.n	8003228 <tim2_update_loop+0x78>
 8003222:	eddf 7ab2 	vldr	s15, [pc, #712]	@ 80034ec <tim2_update_loop+0x33c>
 8003226:	e017      	b.n	8003258 <tim2_update_loop+0xa8>
 8003228:	4bae      	ldr	r3, [pc, #696]	@ (80034e4 <tim2_update_loop+0x334>)
 800322a:	ed93 7a00 	vldr	s14, [r3]
 800322e:	eddf 6aae 	vldr	s13, [pc, #696]	@ 80034e8 <tim2_update_loop+0x338>
 8003232:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003236:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800323a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800323e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003242:	dd02      	ble.n	800324a <tim2_update_loop+0x9a>
 8003244:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8003248:	e006      	b.n	8003258 <tim2_update_loop+0xa8>
 800324a:	4ba6      	ldr	r3, [pc, #664]	@ (80034e4 <tim2_update_loop+0x334>)
 800324c:	ed93 7a00 	vldr	s14, [r3]
 8003250:	eddf 6aa5 	vldr	s13, [pc, #660]	@ 80034e8 <tim2_update_loop+0x338>
 8003254:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003258:	ed9f 7aa5 	vldr	s14, [pc, #660]	@ 80034f0 <tim2_update_loop+0x340>
 800325c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003260:	edc7 7a07 	vstr	s15, [r7, #28]

                break;
 8003264:	e1eb      	b.n	800363e <tim2_update_loop+0x48e>

        case INVERTER_IDEAL:

                converter_ref_phase += converter_ref_dphi;
 8003266:	4ba3      	ldr	r3, [pc, #652]	@ (80034f4 <tim2_update_loop+0x344>)
 8003268:	ed93 7a00 	vldr	s14, [r3]
 800326c:	4ba2      	ldr	r3, [pc, #648]	@ (80034f8 <tim2_update_loop+0x348>)
 800326e:	edd3 7a00 	vldr	s15, [r3]
 8003272:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003276:	4b9f      	ldr	r3, [pc, #636]	@ (80034f4 <tim2_update_loop+0x344>)
 8003278:	edc3 7a00 	vstr	s15, [r3]

                if (converter_ref_phase >= 2.0f * PI)
 800327c:	4b9d      	ldr	r3, [pc, #628]	@ (80034f4 <tim2_update_loop+0x344>)
 800327e:	edd3 7a00 	vldr	s15, [r3]
 8003282:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 80034fc <tim2_update_loop+0x34c>
 8003286:	eef4 7ac7 	vcmpe.f32	s15, s14
 800328a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800328e:	db09      	blt.n	80032a4 <tim2_update_loop+0xf4>
                {
                        converter_ref_phase -= 2.0f * PI;
 8003290:	4b98      	ldr	r3, [pc, #608]	@ (80034f4 <tim2_update_loop+0x344>)
 8003292:	edd3 7a00 	vldr	s15, [r3]
 8003296:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 80034fc <tim2_update_loop+0x34c>
 800329a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800329e:	4b95      	ldr	r3, [pc, #596]	@ (80034f4 <tim2_update_loop+0x344>)
 80032a0:	edc3 7a00 	vstr	s15, [r3]
                }

                ref = ref * sinf(converter_ref_phase);
 80032a4:	4b93      	ldr	r3, [pc, #588]	@ (80034f4 <tim2_update_loop+0x344>)
 80032a6:	edd3 7a00 	vldr	s15, [r3]
 80032aa:	eeb0 0a67 	vmov.f32	s0, s15
 80032ae:	f003 fa0d 	bl	80066cc <sinf>
 80032b2:	eeb0 7a40 	vmov.f32	s14, s0
 80032b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80032ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032be:	edc7 7a05 	vstr	s15, [r7, #20]
                /*
                 * Here, we generate a sinusoidal reference, so that we can subtract the output
                 * voltage (measurement) from it
                 */

                u[0][0] = pid_update(ref, measurement);
 80032c2:	edd7 0a04 	vldr	s1, [r7, #16]
 80032c6:	ed97 0a05 	vldr	s0, [r7, #20]
 80032ca:	f7fe fcb3 	bl	8001c34 <pid_update>
 80032ce:	eef0 7a40 	vmov.f32	s15, s0
 80032d2:	4b84      	ldr	r3, [pc, #528]	@ (80034e4 <tim2_update_loop+0x334>)
 80032d4:	edc3 7a00 	vstr	s15, [r3]

                // update the converter state vector with pid controller output as the plant input.
                converter_update(u, y);
 80032d8:	4981      	ldr	r1, [pc, #516]	@ (80034e0 <tim2_update_loop+0x330>)
 80032da:	4882      	ldr	r0, [pc, #520]	@ (80034e4 <tim2_update_loop+0x334>)
 80032dc:	f7fe fe42 	bl	8001f64 <converter_update>
                /*
                 * The duty cycle for LED PWM in this type is the same as DC_DC_IDEAL type.
                 * ABS_FLOAT function-like macro is used here to turn negative values of voltage
                 * into positive values.
                 */
                duty = 100.0f * CLAMP(ABS_FLOAT(u[0][0] / REF_MAX), 0.0f, 1.0f);
 80032e0:	4b80      	ldr	r3, [pc, #512]	@ (80034e4 <tim2_update_loop+0x334>)
 80032e2:	ed93 7a00 	vldr	s14, [r3]
 80032e6:	eddf 6a80 	vldr	s13, [pc, #512]	@ 80034e8 <tim2_update_loop+0x338>
 80032ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80032ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032f6:	dd0f      	ble.n	8003318 <tim2_update_loop+0x168>
 80032f8:	4b7a      	ldr	r3, [pc, #488]	@ (80034e4 <tim2_update_loop+0x334>)
 80032fa:	ed93 7a00 	vldr	s14, [r3]
 80032fe:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 80034e8 <tim2_update_loop+0x338>
 8003302:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003306:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800330a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800330e:	bf4c      	ite	mi
 8003310:	2301      	movmi	r3, #1
 8003312:	2300      	movpl	r3, #0
 8003314:	b2db      	uxtb	r3, r3
 8003316:	e00e      	b.n	8003336 <tim2_update_loop+0x186>
 8003318:	4b72      	ldr	r3, [pc, #456]	@ (80034e4 <tim2_update_loop+0x334>)
 800331a:	ed93 7a00 	vldr	s14, [r3]
 800331e:	eddf 6a72 	vldr	s13, [pc, #456]	@ 80034e8 <tim2_update_loop+0x338>
 8003322:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003326:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800332a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800332e:	bfcc      	ite	gt
 8003330:	2301      	movgt	r3, #1
 8003332:	2300      	movle	r3, #0
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b00      	cmp	r3, #0
 8003338:	d002      	beq.n	8003340 <tim2_update_loop+0x190>
 800333a:	eddf 7a6c 	vldr	s15, [pc, #432]	@ 80034ec <tim2_update_loop+0x33c>
 800333e:	e050      	b.n	80033e2 <tim2_update_loop+0x232>
 8003340:	4b68      	ldr	r3, [pc, #416]	@ (80034e4 <tim2_update_loop+0x334>)
 8003342:	ed93 7a00 	vldr	s14, [r3]
 8003346:	eddf 6a68 	vldr	s13, [pc, #416]	@ 80034e8 <tim2_update_loop+0x338>
 800334a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800334e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003356:	dd11      	ble.n	800337c <tim2_update_loop+0x1cc>
 8003358:	4b62      	ldr	r3, [pc, #392]	@ (80034e4 <tim2_update_loop+0x334>)
 800335a:	ed93 7a00 	vldr	s14, [r3]
 800335e:	eddf 6a62 	vldr	s13, [pc, #392]	@ 80034e8 <tim2_update_loop+0x338>
 8003362:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003366:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800336a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800336e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003372:	bfcc      	ite	gt
 8003374:	2301      	movgt	r3, #1
 8003376:	2300      	movle	r3, #0
 8003378:	b2db      	uxtb	r3, r3
 800337a:	e010      	b.n	800339e <tim2_update_loop+0x1ee>
 800337c:	4b59      	ldr	r3, [pc, #356]	@ (80034e4 <tim2_update_loop+0x334>)
 800337e:	ed93 7a00 	vldr	s14, [r3]
 8003382:	eddf 6a59 	vldr	s13, [pc, #356]	@ 80034e8 <tim2_update_loop+0x338>
 8003386:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800338a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800338e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003396:	bf4c      	ite	mi
 8003398:	2301      	movmi	r3, #1
 800339a:	2300      	movpl	r3, #0
 800339c:	b2db      	uxtb	r3, r3
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d002      	beq.n	80033a8 <tim2_update_loop+0x1f8>
 80033a2:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80033a6:	e01c      	b.n	80033e2 <tim2_update_loop+0x232>
 80033a8:	4b4e      	ldr	r3, [pc, #312]	@ (80034e4 <tim2_update_loop+0x334>)
 80033aa:	ed93 7a00 	vldr	s14, [r3]
 80033ae:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80034e8 <tim2_update_loop+0x338>
 80033b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033be:	dd07      	ble.n	80033d0 <tim2_update_loop+0x220>
 80033c0:	4b48      	ldr	r3, [pc, #288]	@ (80034e4 <tim2_update_loop+0x334>)
 80033c2:	ed93 7a00 	vldr	s14, [r3]
 80033c6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80034e8 <tim2_update_loop+0x338>
 80033ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033ce:	e008      	b.n	80033e2 <tim2_update_loop+0x232>
 80033d0:	4b44      	ldr	r3, [pc, #272]	@ (80034e4 <tim2_update_loop+0x334>)
 80033d2:	ed93 7a00 	vldr	s14, [r3]
 80033d6:	eddf 6a44 	vldr	s13, [pc, #272]	@ 80034e8 <tim2_update_loop+0x338>
 80033da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033de:	eef1 7a67 	vneg.f32	s15, s15
 80033e2:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80034f0 <tim2_update_loop+0x340>
 80033e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033ea:	edc7 7a07 	vstr	s15, [r7, #28]

                break;
 80033ee:	e126      	b.n	800363e <tim2_update_loop+0x48e>

        case DC_DC_H_BRIDGE:
                if (tim2_update_event_is_pending)
 80033f0:	4b43      	ldr	r3, [pc, #268]	@ (8003500 <tim2_update_loop+0x350>)
 80033f2:	781b      	ldrb	r3, [r3, #0]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d05e      	beq.n	80034b6 <tim2_update_loop+0x306>
                         * link voltage as v_link, here bridge output voltage goes from -v_link to
                         * v_link.
                         */

                        // Clear the pending update event flag.
                        tim2_update_event_is_pending = false;
 80033f8:	4b41      	ldr	r3, [pc, #260]	@ (8003500 <tim2_update_loop+0x350>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	701a      	strb	r2, [r3, #0]

                        uint32_t arr = TIM2->ARR;
 80033fe:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003404:	607b      	str	r3, [r7, #4]
                        TIM2->CCR1 =
                                (uint32_t)(CLAMP(pid_update(ref, measurement), 0.0f, (float)arr));
 8003406:	edd7 0a04 	vldr	s1, [r7, #16]
 800340a:	ed97 0a05 	vldr	s0, [r7, #20]
 800340e:	f7fe fc11 	bl	8001c34 <pid_update>
 8003412:	eef0 7a40 	vmov.f32	s15, s0
 8003416:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800341a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800341e:	d502      	bpl.n	8003426 <tim2_update_loop+0x276>
 8003420:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8003504 <tim2_update_loop+0x354>
 8003424:	e023      	b.n	800346e <tim2_update_loop+0x2be>
 8003426:	edd7 0a04 	vldr	s1, [r7, #16]
 800342a:	ed97 0a05 	vldr	s0, [r7, #20]
 800342e:	f7fe fc01 	bl	8001c34 <pid_update>
 8003432:	eeb0 7a40 	vmov.f32	s14, s0
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	ee07 3a90 	vmov	s15, r3
 800343c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003440:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003448:	dd07      	ble.n	800345a <tim2_update_loop+0x2aa>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	ee07 3a90 	vmov	s15, r3
 8003450:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003454:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003458:	e009      	b.n	800346e <tim2_update_loop+0x2be>
 800345a:	edd7 0a04 	vldr	s1, [r7, #16]
 800345e:	ed97 0a05 	vldr	s0, [r7, #20]
 8003462:	f7fe fbe7 	bl	8001c34 <pid_update>
 8003466:	eef0 7a40 	vmov.f32	s15, s0
 800346a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
                        TIM2->CCR1 =
 800346e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003472:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
                        uint32_t ccr = TIM2->CCR1;
 8003476:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800347a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800347c:	603b      	str	r3, [r7, #0]

                        duty    = (100.0f * ccr) / (arr + 1);
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	ee07 3a90 	vmov	s15, r3
 8003484:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003488:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80034f0 <tim2_update_loop+0x340>
 800348c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	3301      	adds	r3, #1
 8003494:	ee07 3a90 	vmov	s15, r3
 8003498:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800349c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034a0:	edc7 7a07 	vstr	s15, [r7, #28]
                        u[0][0] = converter_dc_link_voltage;
 80034a4:	4b18      	ldr	r3, [pc, #96]	@ (8003508 <tim2_update_loop+0x358>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a0e      	ldr	r2, [pc, #56]	@ (80034e4 <tim2_update_loop+0x334>)
 80034aa:	6013      	str	r3, [r2, #0]
                        converter_update(u, y);
 80034ac:	490c      	ldr	r1, [pc, #48]	@ (80034e0 <tim2_update_loop+0x330>)
 80034ae:	480d      	ldr	r0, [pc, #52]	@ (80034e4 <tim2_update_loop+0x334>)
 80034b0:	f7fe fd58 	bl	8001f64 <converter_update>

                        u[0][0] = -1.0f * converter_dc_link_voltage;
                        converter_update(u, y);
                }

                break;
 80034b4:	e0c0      	b.n	8003638 <tim2_update_loop+0x488>
                else if (tim2_ccr_event_is_pending)
 80034b6:	4b15      	ldr	r3, [pc, #84]	@ (800350c <tim2_update_loop+0x35c>)
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	f000 80bc 	beq.w	8003638 <tim2_update_loop+0x488>
                        tim2_ccr_event_is_pending = false;
 80034c0:	4b12      	ldr	r3, [pc, #72]	@ (800350c <tim2_update_loop+0x35c>)
 80034c2:	2200      	movs	r2, #0
 80034c4:	701a      	strb	r2, [r3, #0]
                        u[0][0] = -1.0f * converter_dc_link_voltage;
 80034c6:	4b10      	ldr	r3, [pc, #64]	@ (8003508 <tim2_update_loop+0x358>)
 80034c8:	edd3 7a00 	vldr	s15, [r3]
 80034cc:	eef1 7a67 	vneg.f32	s15, s15
 80034d0:	4b04      	ldr	r3, [pc, #16]	@ (80034e4 <tim2_update_loop+0x334>)
 80034d2:	edc3 7a00 	vstr	s15, [r3]
                        converter_update(u, y);
 80034d6:	4902      	ldr	r1, [pc, #8]	@ (80034e0 <tim2_update_loop+0x330>)
 80034d8:	4802      	ldr	r0, [pc, #8]	@ (80034e4 <tim2_update_loop+0x334>)
 80034da:	f7fe fd43 	bl	8001f64 <converter_update>
                break;
 80034de:	e0ab      	b.n	8003638 <tim2_update_loop+0x488>
 80034e0:	20000268 	.word	0x20000268
 80034e4:	20000264 	.word	0x20000264
 80034e8:	42480000 	.word	0x42480000
 80034ec:	00000000 	.word	0x00000000
 80034f0:	42c80000 	.word	0x42c80000
 80034f4:	20000260 	.word	0x20000260
 80034f8:	20000004 	.word	0x20000004
 80034fc:	40c90fd8 	.word	0x40c90fd8
 8003500:	200002a8 	.word	0x200002a8
 8003504:	00000000 	.word	0x00000000
 8003508:	080080a8 	.word	0x080080a8
 800350c:	200002a9 	.word	0x200002a9

        case INVERTER_H_BRIDGE:
                if (tim2_update_event_is_pending)
 8003510:	4b4f      	ldr	r3, [pc, #316]	@ (8003650 <tim2_update_loop+0x4a0>)
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d05d      	beq.n	80035d4 <tim2_update_loop+0x424>
                         * link voltage as v_link, here bridge output voltage goes from -v_link to
                         * v_link.
                         */

                        // Clear the pending update event flag.
                        tim2_update_event_is_pending = false;
 8003518:	4b4d      	ldr	r3, [pc, #308]	@ (8003650 <tim2_update_loop+0x4a0>)
 800351a:	2200      	movs	r2, #0
 800351c:	701a      	strb	r2, [r3, #0]

                        // Does this cause distortion? if yes should I handle this in CLAMP below?
                        // ref = ref * (0.5f + 0.5f * sine_lut_value(sine_lut_get_ref_index()));
                        // sine_lut_increment_ref_index();

                        uint32_t arr = TIM2->ARR;
 800351e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003524:	60fb      	str	r3, [r7, #12]
                        TIM2->CCR1 =
                                (uint32_t)(CLAMP(pid_update(ref, measurement), 0.0f, (float)arr));
 8003526:	edd7 0a04 	vldr	s1, [r7, #16]
 800352a:	ed97 0a05 	vldr	s0, [r7, #20]
 800352e:	f7fe fb81 	bl	8001c34 <pid_update>
 8003532:	eef0 7a40 	vmov.f32	s15, s0
 8003536:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800353a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800353e:	d502      	bpl.n	8003546 <tim2_update_loop+0x396>
 8003540:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8003654 <tim2_update_loop+0x4a4>
 8003544:	e023      	b.n	800358e <tim2_update_loop+0x3de>
 8003546:	edd7 0a04 	vldr	s1, [r7, #16]
 800354a:	ed97 0a05 	vldr	s0, [r7, #20]
 800354e:	f7fe fb71 	bl	8001c34 <pid_update>
 8003552:	eeb0 7a40 	vmov.f32	s14, s0
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	ee07 3a90 	vmov	s15, r3
 800355c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003560:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003568:	dd07      	ble.n	800357a <tim2_update_loop+0x3ca>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	ee07 3a90 	vmov	s15, r3
 8003570:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003574:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003578:	e009      	b.n	800358e <tim2_update_loop+0x3de>
 800357a:	edd7 0a04 	vldr	s1, [r7, #16]
 800357e:	ed97 0a05 	vldr	s0, [r7, #20]
 8003582:	f7fe fb57 	bl	8001c34 <pid_update>
 8003586:	eef0 7a40 	vmov.f32	s15, s0
 800358a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
                        TIM2->CCR1 =
 800358e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003592:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
                        uint32_t ccr = TIM2->CCR1;
 8003596:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800359a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800359c:	60bb      	str	r3, [r7, #8]

                        duty    = (100.0f * ccr) / (arr);
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	ee07 3a90 	vmov	s15, r3
 80035a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035a8:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8003658 <tim2_update_loop+0x4a8>
 80035ac:	ee67 6a87 	vmul.f32	s13, s15, s14
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	ee07 3a90 	vmov	s15, r3
 80035b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80035ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80035be:	edc7 7a07 	vstr	s15, [r7, #28]
                        u[0][0] = converter_dc_link_voltage;
 80035c2:	4b26      	ldr	r3, [pc, #152]	@ (800365c <tim2_update_loop+0x4ac>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a26      	ldr	r2, [pc, #152]	@ (8003660 <tim2_update_loop+0x4b0>)
 80035c8:	6013      	str	r3, [r2, #0]
                        converter_update(u, y);
 80035ca:	4926      	ldr	r1, [pc, #152]	@ (8003664 <tim2_update_loop+0x4b4>)
 80035cc:	4824      	ldr	r0, [pc, #144]	@ (8003660 <tim2_update_loop+0x4b0>)
 80035ce:	f7fe fcc9 	bl	8001f64 <converter_update>

                        u[0][0] = converter_dc_link_voltage;
                        converter_update(u, y);
                }

                break;
 80035d2:	e033      	b.n	800363c <tim2_update_loop+0x48c>
                else if (tim2_ccr_event_is_pending && !(TIM2->CR1 & TIM_CR1_DIR))
 80035d4:	4b24      	ldr	r3, [pc, #144]	@ (8003668 <tim2_update_loop+0x4b8>)
 80035d6:	781b      	ldrb	r3, [r3, #0]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d016      	beq.n	800360a <tim2_update_loop+0x45a>
 80035dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0310 	and.w	r3, r3, #16
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d10f      	bne.n	800360a <tim2_update_loop+0x45a>
                        tim2_ccr_event_is_pending = false;
 80035ea:	4b1f      	ldr	r3, [pc, #124]	@ (8003668 <tim2_update_loop+0x4b8>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	701a      	strb	r2, [r3, #0]
                        u[0][0] = -1.0f * converter_dc_link_voltage;
 80035f0:	4b1a      	ldr	r3, [pc, #104]	@ (800365c <tim2_update_loop+0x4ac>)
 80035f2:	edd3 7a00 	vldr	s15, [r3]
 80035f6:	eef1 7a67 	vneg.f32	s15, s15
 80035fa:	4b19      	ldr	r3, [pc, #100]	@ (8003660 <tim2_update_loop+0x4b0>)
 80035fc:	edc3 7a00 	vstr	s15, [r3]
                        converter_update(u, y);
 8003600:	4918      	ldr	r1, [pc, #96]	@ (8003664 <tim2_update_loop+0x4b4>)
 8003602:	4817      	ldr	r0, [pc, #92]	@ (8003660 <tim2_update_loop+0x4b0>)
 8003604:	f7fe fcae 	bl	8001f64 <converter_update>
                break;
 8003608:	e018      	b.n	800363c <tim2_update_loop+0x48c>
                else if (tim2_ccr_event_is_pending && (TIM2->CR1 & TIM_CR1_DIR))
 800360a:	4b17      	ldr	r3, [pc, #92]	@ (8003668 <tim2_update_loop+0x4b8>)
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d014      	beq.n	800363c <tim2_update_loop+0x48c>
 8003612:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0310 	and.w	r3, r3, #16
 800361c:	2b00      	cmp	r3, #0
 800361e:	d00d      	beq.n	800363c <tim2_update_loop+0x48c>
                        tim2_ccr_event_is_pending = false;
 8003620:	4b11      	ldr	r3, [pc, #68]	@ (8003668 <tim2_update_loop+0x4b8>)
 8003622:	2200      	movs	r2, #0
 8003624:	701a      	strb	r2, [r3, #0]
                        u[0][0] = converter_dc_link_voltage;
 8003626:	4b0d      	ldr	r3, [pc, #52]	@ (800365c <tim2_update_loop+0x4ac>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a0d      	ldr	r2, [pc, #52]	@ (8003660 <tim2_update_loop+0x4b0>)
 800362c:	6013      	str	r3, [r2, #0]
                        converter_update(u, y);
 800362e:	490d      	ldr	r1, [pc, #52]	@ (8003664 <tim2_update_loop+0x4b4>)
 8003630:	480b      	ldr	r0, [pc, #44]	@ (8003660 <tim2_update_loop+0x4b0>)
 8003632:	f7fe fc97 	bl	8001f64 <converter_update>
                break;
 8003636:	e001      	b.n	800363c <tim2_update_loop+0x48c>
                break;
 8003638:	bf00      	nop
 800363a:	e000      	b.n	800363e <tim2_update_loop+0x48e>
                break;
 800363c:	bf00      	nop
         * generates the PWM for the LED. In the inverter version of H-bridge, we have chosen to
         * implement the bipolar modulation of a full-bridge single-phase inverter, and controller
         * output is comapared to a traingular carrier (TIM2 up-down counter here) which generates
         * the PWM. The following function call sets the duty for TIM2 CH1 PWM.
         */
        pwm_tim2_set_duty(duty);
 800363e:	ed97 0a07 	vldr	s0, [r7, #28]
 8003642:	f7ff f977 	bl	8002934 <pwm_tim2_set_duty>
}
 8003646:	bf00      	nop
 8003648:	3720      	adds	r7, #32
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	200002a8 	.word	0x200002a8
 8003654:	00000000 	.word	0x00000000
 8003658:	42c80000 	.word	0x42c80000
 800365c:	080080a8 	.word	0x080080a8
 8003660:	20000264 	.word	0x20000264
 8003664:	20000268 	.word	0x20000268
 8003668:	200002a9 	.word	0x200002a9

0800366c <tim3_read_button>:

void tim3_read_button(void)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b082      	sub	sp, #8
 8003670:	af00      	add	r7, sp, #0
        // Detect change in button status to register it as one button press.
        bool button_is_pressed = gpio_button_is_pressed();
 8003672:	f7fe ff11 	bl	8002498 <gpio_button_is_pressed>
 8003676:	4603      	mov	r3, r0
 8003678:	71fb      	strb	r3, [r7, #7]
        if (button_is_pressed && !button_last_push_status)
 800367a:	79fb      	ldrb	r3, [r7, #7]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d008      	beq.n	8003692 <tim3_read_button+0x26>
 8003680:	4b07      	ldr	r3, [pc, #28]	@ (80036a0 <tim3_read_button+0x34>)
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	f083 0301 	eor.w	r3, r3, #1
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d001      	beq.n	8003692 <tim3_read_button+0x26>
        {
                cli_button_handler();
 800368e:	f7fd fb0b 	bl	8000ca8 <cli_button_handler>
        }
        button_last_push_status = button_is_pressed;
 8003692:	4a03      	ldr	r2, [pc, #12]	@ (80036a0 <tim3_read_button+0x34>)
 8003694:	79fb      	ldrb	r3, [r7, #7]
 8003696:	7013      	strb	r3, [r2, #0]
 8003698:	bf00      	nop
 800369a:	3708      	adds	r7, #8
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	20000286 	.word	0x20000286

080036a4 <__NVIC_EnableIRQ>:
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	4603      	mov	r3, r0
 80036ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	db0b      	blt.n	80036ce <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036b6:	79fb      	ldrb	r3, [r7, #7]
 80036b8:	f003 021f 	and.w	r2, r3, #31
 80036bc:	4907      	ldr	r1, [pc, #28]	@ (80036dc <__NVIC_EnableIRQ+0x38>)
 80036be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c2:	095b      	lsrs	r3, r3, #5
 80036c4:	2001      	movs	r0, #1
 80036c6:	fa00 f202 	lsl.w	r2, r0, r2
 80036ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80036ce:	bf00      	nop
 80036d0:	370c      	adds	r7, #12
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop
 80036dc:	e000e100 	.word	0xe000e100

080036e0 <__NVIC_SetPriority>:
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	4603      	mov	r3, r0
 80036e8:	6039      	str	r1, [r7, #0]
 80036ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	db0a      	blt.n	800370a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	b2da      	uxtb	r2, r3
 80036f8:	490c      	ldr	r1, [pc, #48]	@ (800372c <__NVIC_SetPriority+0x4c>)
 80036fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036fe:	0112      	lsls	r2, r2, #4
 8003700:	b2d2      	uxtb	r2, r2
 8003702:	440b      	add	r3, r1
 8003704:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003708:	e00a      	b.n	8003720 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	b2da      	uxtb	r2, r3
 800370e:	4908      	ldr	r1, [pc, #32]	@ (8003730 <__NVIC_SetPriority+0x50>)
 8003710:	79fb      	ldrb	r3, [r7, #7]
 8003712:	f003 030f 	and.w	r3, r3, #15
 8003716:	3b04      	subs	r3, #4
 8003718:	0112      	lsls	r2, r2, #4
 800371a:	b2d2      	uxtb	r2, r2
 800371c:	440b      	add	r3, r1
 800371e:	761a      	strb	r2, [r3, #24]
}
 8003720:	bf00      	nop
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr
 800372c:	e000e100 	.word	0xe000e100
 8003730:	e000ed00 	.word	0xe000ed00

08003734 <USART2_IRQHandler>:
volatile uint8_t uart_read_char;

static uint32_t uart2_calc_brr(const uint32_t clock_freq, const uint32_t baud_rate);

void USART2_IRQHandler(void)
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
        uart_read_char = (uint8_t)(USART2->DR & 0xFF);
 8003738:	4b0b      	ldr	r3, [pc, #44]	@ (8003768 <USART2_IRQHandler+0x34>)
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	b2da      	uxtb	r2, r3
 800373e:	4b0b      	ldr	r3, [pc, #44]	@ (800376c <USART2_IRQHandler+0x38>)
 8003740:	701a      	strb	r2, [r3, #0]

        // Atomic modification of ready_flag_word to prevent race conditions.
        atomic_fetch_or(&ready_flag_word, TASK1);
 8003742:	4b0b      	ldr	r3, [pc, #44]	@ (8003770 <USART2_IRQHandler+0x3c>)
 8003744:	f3bf 8f5b 	dmb	ish
 8003748:	e853 1f00 	ldrex	r1, [r3]
 800374c:	f041 0102 	orr.w	r1, r1, #2
 8003750:	e843 1200 	strex	r2, r1, [r3]
 8003754:	2a00      	cmp	r2, #0
 8003756:	d1f7      	bne.n	8003748 <USART2_IRQHandler+0x14>
 8003758:	f3bf 8f5b 	dmb	ish
}
 800375c:	bf00      	nop
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	40004400 	.word	0x40004400
 800376c:	200002aa 	.word	0x200002aa
 8003770:	20000288 	.word	0x20000288

08003774 <uart2_init>:
/*
 * Initialize USART2 for 115200 baud, 8 data bits, no parity, and 1 stop bit.
 * The peripheral clock for USART2 (APB1) is 50 MHz based on clock tree.
 */
void uart2_init(void)
{
 8003774:	b598      	push	{r3, r4, r7, lr}
 8003776:	af00      	add	r7, sp, #0
        // Enable USART2 clock on APB1 bus.
        RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8003778:	4b15      	ldr	r3, [pc, #84]	@ (80037d0 <uart2_init+0x5c>)
 800377a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800377c:	4a14      	ldr	r2, [pc, #80]	@ (80037d0 <uart2_init+0x5c>)
 800377e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003782:	6413      	str	r3, [r2, #64]	@ 0x40

        // Disable USART before configuration.
        USART2->CR1 = 0;
 8003784:	4b13      	ldr	r3, [pc, #76]	@ (80037d4 <uart2_init+0x60>)
 8003786:	2200      	movs	r2, #0
 8003788:	60da      	str	r2, [r3, #12]

        // Set baud rate.
        USART2->BRR = uart2_calc_brr(PCLK1, UART2_BAUDRATE);
 800378a:	4c12      	ldr	r4, [pc, #72]	@ (80037d4 <uart2_init+0x60>)
 800378c:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8003790:	4811      	ldr	r0, [pc, #68]	@ (80037d8 <uart2_init+0x64>)
 8003792:	f000 f83b 	bl	800380c <uart2_calc_brr>
 8003796:	4603      	mov	r3, r0
 8003798:	60a3      	str	r3, [r4, #8]

        // Enable TX and RX.
        USART2->CR1 |= (USART_CR1_TE | USART_CR1_RE);
 800379a:	4b0e      	ldr	r3, [pc, #56]	@ (80037d4 <uart2_init+0x60>)
 800379c:	68db      	ldr	r3, [r3, #12]
 800379e:	4a0d      	ldr	r2, [pc, #52]	@ (80037d4 <uart2_init+0x60>)
 80037a0:	f043 030c 	orr.w	r3, r3, #12
 80037a4:	60d3      	str	r3, [r2, #12]

        // Enable RXNE interrupt.
        USART2->CR1 |= USART_CR1_RXNEIE;
 80037a6:	4b0b      	ldr	r3, [pc, #44]	@ (80037d4 <uart2_init+0x60>)
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	4a0a      	ldr	r2, [pc, #40]	@ (80037d4 <uart2_init+0x60>)
 80037ac:	f043 0320 	orr.w	r3, r3, #32
 80037b0:	60d3      	str	r3, [r2, #12]

        // Enable NVIC line for USART2.
        NVIC_SetPriority(USART2_IRQn, 1);
 80037b2:	2101      	movs	r1, #1
 80037b4:	2026      	movs	r0, #38	@ 0x26
 80037b6:	f7ff ff93 	bl	80036e0 <__NVIC_SetPriority>
        NVIC_EnableIRQ(USART2_IRQn);
 80037ba:	2026      	movs	r0, #38	@ 0x26
 80037bc:	f7ff ff72 	bl	80036a4 <__NVIC_EnableIRQ>

        // Enable USART2.
        USART2->CR1 |= USART_CR1_UE;
 80037c0:	4b04      	ldr	r3, [pc, #16]	@ (80037d4 <uart2_init+0x60>)
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	4a03      	ldr	r2, [pc, #12]	@ (80037d4 <uart2_init+0x60>)
 80037c6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80037ca:	60d3      	str	r3, [r2, #12]
}
 80037cc:	bf00      	nop
 80037ce:	bd98      	pop	{r3, r4, r7, pc}
 80037d0:	40023800 	.word	0x40023800
 80037d4:	40004400 	.word	0x40004400
 80037d8:	02faf080 	.word	0x02faf080

080037dc <uart2_write_char_blocking>:

void uart2_write_char_blocking(char ch)
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	4603      	mov	r3, r0
 80037e4:	71fb      	strb	r3, [r7, #7]
        // Wait until TXE flag is set.
        while (!(USART2->SR & USART_SR_TXE))
 80037e6:	bf00      	nop
 80037e8:	4b07      	ldr	r3, [pc, #28]	@ (8003808 <uart2_write_char_blocking+0x2c>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d0f9      	beq.n	80037e8 <uart2_write_char_blocking+0xc>
                ;

        // Write the character to the data register.
        USART2->DR = (uint8_t)ch;
 80037f4:	4a04      	ldr	r2, [pc, #16]	@ (8003808 <uart2_write_char_blocking+0x2c>)
 80037f6:	79fb      	ldrb	r3, [r7, #7]
 80037f8:	6053      	str	r3, [r2, #4]
}
 80037fa:	bf00      	nop
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	40004400 	.word	0x40004400

0800380c <uart2_calc_brr>:
/*
 * Calculates the USART2->BRR register value based on the
 * clock frequency of APB1 and the desired baud rate.
 */
static uint32_t uart2_calc_brr(uint32_t clock_freq, uint32_t baud_rate)
{
 800380c:	b480      	push	{r7}
 800380e:	b087      	sub	sp, #28
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	6039      	str	r1, [r7, #0]
        float usartdiv = ((float)clock_freq) / (16.0f * baud_rate);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	ee07 3a90 	vmov	s15, r3
 800381c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	ee07 3a90 	vmov	s15, r3
 8003826:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800382a:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 800382e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003832:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003836:	edc7 7a03 	vstr	s15, [r7, #12]

        uint32_t mantissa = (uint32_t)usartdiv;
 800383a:	edd7 7a03 	vldr	s15, [r7, #12]
 800383e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003842:	ee17 3a90 	vmov	r3, s15
 8003846:	617b      	str	r3, [r7, #20]
        uint32_t fraction = (uint32_t)((usartdiv - mantissa) * 16.0f + 0.5f);
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	ee07 3a90 	vmov	s15, r3
 800384e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003852:	ed97 7a03 	vldr	s14, [r7, #12]
 8003856:	ee77 7a67 	vsub.f32	s15, s14, s15
 800385a:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 800385e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003862:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003866:	ee77 7a87 	vadd.f32	s15, s15, s14
 800386a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800386e:	ee17 3a90 	vmov	r3, s15
 8003872:	613b      	str	r3, [r7, #16]

        if (fraction == 16)
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	2b10      	cmp	r3, #16
 8003878:	d104      	bne.n	8003884 <uart2_calc_brr+0x78>
        {
                fraction = 0;
 800387a:	2300      	movs	r3, #0
 800387c:	613b      	str	r3, [r7, #16]
                mantissa++;
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	3301      	adds	r3, #1
 8003882:	617b      	str	r3, [r7, #20]
        }

        return (mantissa << 4) | (fraction & 0xFUL);
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	011a      	lsls	r2, r3, #4
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	f003 030f 	and.w	r3, r3, #15
 800388e:	4313      	orrs	r3, r2
 8003890:	4618      	mov	r0, r3
 8003892:	371c      	adds	r7, #28
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr

0800389c <str_to_float>:
 * This function is used for converting the numeric values
 * entered by the user in the configuration mode from string
 * to float values.
 */
float str_to_float(const char *str)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b08c      	sub	sp, #48	@ 0x30
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
        float result  = 0.0f;
 80038a4:	f04f 0300 	mov.w	r3, #0
 80038a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        const char *p = str;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	617b      	str	r3, [r7, #20]

        // First, suppose there is no decimal point in the number (index -1).
        int decimal_point_index = -1;
 80038ae:	f04f 33ff 	mov.w	r3, #4294967295
 80038b2:	62bb      	str	r3, [r7, #40]	@ 0x28

        // Then, find the position of the decimal point in the number.
        int i = 0;
 80038b4:	2300      	movs	r3, #0
 80038b6:	627b      	str	r3, [r7, #36]	@ 0x24
        while (*str)
 80038b8:	e00d      	b.n	80038d6 <str_to_float+0x3a>
        {
                if (*str != '.')
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	2b2e      	cmp	r3, #46	@ 0x2e
 80038c0:	d006      	beq.n	80038d0 <str_to_float+0x34>
                {
                        i++;
 80038c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c4:	3301      	adds	r3, #1
 80038c6:	627b      	str	r3, [r7, #36]	@ 0x24
                        str++;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	3301      	adds	r3, #1
 80038cc:	607b      	str	r3, [r7, #4]
 80038ce:	e002      	b.n	80038d6 <str_to_float+0x3a>
                }
                else
                {
                        decimal_point_index = i;
 80038d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d2:	62bb      	str	r3, [r7, #40]	@ 0x28
                        break;
 80038d4:	e003      	b.n	80038de <str_to_float+0x42>
        while (*str)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1ed      	bne.n	80038ba <str_to_float+0x1e>
                }
        }

        // No decimal point => integer conversion is enough
        if (decimal_point_index == -1)
 80038de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038e4:	d107      	bne.n	80038f6 <str_to_float+0x5a>
        {
                return (float)str_to_int32(p);
 80038e6:	6978      	ldr	r0, [r7, #20]
 80038e8:	f000 f8ba 	bl	8003a60 <str_to_int32>
 80038ec:	ee07 0a90 	vmov	s15, r0
 80038f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038f4:	e04f      	b.n	8003996 <str_to_float+0xfa>
        }
        else
        {
                // Integer part (str_to_int32 handles + / -)
                int32_t integer_part = str_to_int32(p);
 80038f6:	6978      	ldr	r0, [r7, #20]
 80038f8:	f000 f8b2 	bl	8003a60 <str_to_int32>
 80038fc:	6138      	str	r0, [r7, #16]

                // Fractional part starts after '.'
                const char *frac_str = p + decimal_point_index + 1;
 80038fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003900:	3301      	adds	r3, #1
 8003902:	697a      	ldr	r2, [r7, #20]
 8003904:	4413      	add	r3, r2
 8003906:	60fb      	str	r3, [r7, #12]

                // Number of digits after the decimal point
                int frac_len = (int)strlen(frac_str);
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f7fc fcc9 	bl	80002a0 <strlen>
 800390e:	4603      	mov	r3, r0
 8003910:	623b      	str	r3, [r7, #32]

                uint32_t frac_digits = 0U;
 8003912:	2300      	movs	r3, #0
 8003914:	61fb      	str	r3, [r7, #28]
                if (frac_len > 0)
 8003916:	6a3b      	ldr	r3, [r7, #32]
 8003918:	2b00      	cmp	r3, #0
 800391a:	dd03      	ble.n	8003924 <str_to_float+0x88>
                {
                        frac_digits = str_to_uint32(frac_str);
 800391c:	68f8      	ldr	r0, [r7, #12]
 800391e:	f000 f867 	bl	80039f0 <str_to_uint32>
 8003922:	61f8      	str	r0, [r7, #28]
                }

                // Scale fractional digits by 10^(-frac_len)
                float scale = 1.0f;
 8003924:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003928:	61bb      	str	r3, [r7, #24]
                while (frac_len > 0)
 800392a:	e00a      	b.n	8003942 <str_to_float+0xa6>
                {
                        scale *= 10.0f;
 800392c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003930:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003934:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003938:	edc7 7a06 	vstr	s15, [r7, #24]
                        frac_len--;
 800393c:	6a3b      	ldr	r3, [r7, #32]
 800393e:	3b01      	subs	r3, #1
 8003940:	623b      	str	r3, [r7, #32]
                while (frac_len > 0)
 8003942:	6a3b      	ldr	r3, [r7, #32]
 8003944:	2b00      	cmp	r3, #0
 8003946:	dcf1      	bgt.n	800392c <str_to_float+0x90>
                }

                float frac_part = (float)frac_digits / scale;
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	ee07 3a90 	vmov	s15, r3
 800394e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003952:	ed97 7a06 	vldr	s14, [r7, #24]
 8003956:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800395a:	edc7 7a02 	vstr	s15, [r7, #8]

                // Combine integer and fractional parts
                if (integer_part < 0)
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	2b00      	cmp	r3, #0
 8003962:	da0b      	bge.n	800397c <str_to_float+0xe0>
                {
                        result = (float)integer_part - frac_part;
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	ee07 3a90 	vmov	s15, r3
 800396a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800396e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003972:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003976:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 800397a:	e00a      	b.n	8003992 <str_to_float+0xf6>
                }
                else
                {
                        result = (float)integer_part + frac_part;
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	ee07 3a90 	vmov	s15, r3
 8003982:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003986:	ed97 7a02 	vldr	s14, [r7, #8]
 800398a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800398e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
                }

                return result;
 8003992:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
        }
}
 8003996:	eeb0 0a67 	vmov.f32	s0, s15
 800399a:	3730      	adds	r7, #48	@ 0x30
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <str_to_lower>:

void str_to_lower(char *str)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b085      	sub	sp, #20
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
        while (*str)
 80039a8:	e015      	b.n	80039d6 <str_to_lower+0x36>
        {
                *str = (char)tolower((unsigned char)*str);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	781b      	ldrb	r3, [r3, #0]
 80039ae:	73fb      	strb	r3, [r7, #15]
 80039b0:	7bfb      	ldrb	r3, [r7, #15]
 80039b2:	3301      	adds	r3, #1
 80039b4:	4a0d      	ldr	r2, [pc, #52]	@ (80039ec <str_to_lower+0x4c>)
 80039b6:	4413      	add	r3, r2
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	f003 0303 	and.w	r3, r3, #3
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d102      	bne.n	80039c8 <str_to_lower+0x28>
 80039c2:	7bfb      	ldrb	r3, [r7, #15]
 80039c4:	3320      	adds	r3, #32
 80039c6:	e000      	b.n	80039ca <str_to_lower+0x2a>
 80039c8:	7bfb      	ldrb	r3, [r7, #15]
 80039ca:	b2da      	uxtb	r2, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	701a      	strb	r2, [r3, #0]
                str++;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	3301      	adds	r3, #1
 80039d4:	607b      	str	r3, [r7, #4]
        while (*str)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d1e5      	bne.n	80039aa <str_to_lower+0xa>
        }
}
 80039de:	bf00      	nop
 80039e0:	bf00      	nop
 80039e2:	3714      	adds	r7, #20
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr
 80039ec:	0800819c 	.word	0x0800819c

080039f0 <str_to_uint32>:

static uint32_t str_to_uint32(const char *str)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b087      	sub	sp, #28
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
        const char *p = str;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	60fb      	str	r3, [r7, #12]

        while (*str && *str != '.')
 80039fc:	e002      	b.n	8003a04 <str_to_uint32+0x14>
        {
                str++;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	3301      	adds	r3, #1
 8003a02:	607b      	str	r3, [r7, #4]
        while (*str && *str != '.')
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d003      	beq.n	8003a14 <str_to_uint32+0x24>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	781b      	ldrb	r3, [r3, #0]
 8003a10:	2b2e      	cmp	r3, #46	@ 0x2e
 8003a12:	d1f4      	bne.n	80039fe <str_to_uint32+0xe>
        }
        str--;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	3b01      	subs	r3, #1
 8003a18:	607b      	str	r3, [r7, #4]

        uint32_t result = 0;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	617b      	str	r3, [r7, #20]
        uint32_t place  = 1U;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	613b      	str	r3, [r7, #16]

        while (str >= p)
 8003a22:	e012      	b.n	8003a4a <str_to_uint32+0x5a>
        {
                result += (uint32_t)(*str - '0') * place;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	3b30      	subs	r3, #48	@ 0x30
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	fb02 f303 	mul.w	r3, r2, r3
 8003a32:	697a      	ldr	r2, [r7, #20]
 8003a34:	4413      	add	r3, r2
 8003a36:	617b      	str	r3, [r7, #20]
                place *= 10U;
 8003a38:	693a      	ldr	r2, [r7, #16]
 8003a3a:	4613      	mov	r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	4413      	add	r3, r2
 8003a40:	005b      	lsls	r3, r3, #1
 8003a42:	613b      	str	r3, [r7, #16]
                str--;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	3b01      	subs	r3, #1
 8003a48:	607b      	str	r3, [r7, #4]
        while (str >= p)
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d2e8      	bcs.n	8003a24 <str_to_uint32+0x34>
        }

        return result;
 8003a52:	697b      	ldr	r3, [r7, #20]
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	371c      	adds	r7, #28
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <str_to_int32>:

static int32_t str_to_int32(const char *str)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
        if (*str == '-')
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	781b      	ldrb	r3, [r3, #0]
 8003a6c:	2b2d      	cmp	r3, #45	@ 0x2d
 8003a6e:	d107      	bne.n	8003a80 <str_to_int32+0x20>
        {
                return (-1) * (int32_t)str_to_uint32(str + 1);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	3301      	adds	r3, #1
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7ff ffbb 	bl	80039f0 <str_to_uint32>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	425b      	negs	r3, r3
 8003a7e:	e00e      	b.n	8003a9e <str_to_int32+0x3e>
        }
        else if (*str == '+')
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	781b      	ldrb	r3, [r3, #0]
 8003a84:	2b2b      	cmp	r3, #43	@ 0x2b
 8003a86:	d106      	bne.n	8003a96 <str_to_int32+0x36>
        {
                return (int32_t)str_to_uint32(str + 1);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f7ff ffaf 	bl	80039f0 <str_to_uint32>
 8003a92:	4603      	mov	r3, r0
 8003a94:	e003      	b.n	8003a9e <str_to_int32+0x3e>
        }

        return (int32_t)(str_to_uint32(str));
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f7ff ffaa 	bl	80039f0 <str_to_uint32>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3708      	adds	r7, #8
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
	...

08003aa8 <Reset_Handler>:
 8003aa8:	480d      	ldr	r0, [pc, #52]	@ (8003ae0 <LoopForever+0x2>)
 8003aaa:	4685      	mov	sp, r0
 8003aac:	f3af 8000 	nop.w
 8003ab0:	480c      	ldr	r0, [pc, #48]	@ (8003ae4 <LoopForever+0x6>)
 8003ab2:	490d      	ldr	r1, [pc, #52]	@ (8003ae8 <LoopForever+0xa>)
 8003ab4:	4a0d      	ldr	r2, [pc, #52]	@ (8003aec <LoopForever+0xe>)
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	e002      	b.n	8003ac0 <LoopCopyDataInit>

08003aba <CopyDataInit>:
 8003aba:	58d4      	ldr	r4, [r2, r3]
 8003abc:	50c4      	str	r4, [r0, r3]
 8003abe:	3304      	adds	r3, #4

08003ac0 <LoopCopyDataInit>:
 8003ac0:	18c4      	adds	r4, r0, r3
 8003ac2:	428c      	cmp	r4, r1
 8003ac4:	d3f9      	bcc.n	8003aba <CopyDataInit>
 8003ac6:	4a0a      	ldr	r2, [pc, #40]	@ (8003af0 <LoopForever+0x12>)
 8003ac8:	4c0a      	ldr	r4, [pc, #40]	@ (8003af4 <LoopForever+0x16>)
 8003aca:	2300      	movs	r3, #0
 8003acc:	e001      	b.n	8003ad2 <LoopFillZerobss>

08003ace <FillZerobss>:
 8003ace:	6013      	str	r3, [r2, #0]
 8003ad0:	3204      	adds	r2, #4

08003ad2 <LoopFillZerobss>:
 8003ad2:	42a2      	cmp	r2, r4
 8003ad4:	d3fb      	bcc.n	8003ace <FillZerobss>
 8003ad6:	f000 ff8b 	bl	80049f0 <__libc_init_array>
 8003ada:	f7fe feb3 	bl	8002844 <main>

08003ade <LoopForever>:
 8003ade:	e7fe      	b.n	8003ade <LoopForever>
 8003ae0:	20020000 	.word	0x20020000
 8003ae4:	20000000 	.word	0x20000000
 8003ae8:	200001d0 	.word	0x200001d0
 8003aec:	080088f0 	.word	0x080088f0
 8003af0:	200001d0 	.word	0x200001d0
 8003af4:	200003f8 	.word	0x200003f8

08003af8 <ADC_IRQHandler>:
 8003af8:	e7fe      	b.n	8003af8 <ADC_IRQHandler>

08003afa <__cvt>:
 8003afa:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003afe:	ec57 6b10 	vmov	r6, r7, d0
 8003b02:	2f00      	cmp	r7, #0
 8003b04:	460c      	mov	r4, r1
 8003b06:	4619      	mov	r1, r3
 8003b08:	463b      	mov	r3, r7
 8003b0a:	bfbb      	ittet	lt
 8003b0c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003b10:	461f      	movlt	r7, r3
 8003b12:	2300      	movge	r3, #0
 8003b14:	232d      	movlt	r3, #45	@ 0x2d
 8003b16:	700b      	strb	r3, [r1, #0]
 8003b18:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003b1a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003b1e:	4691      	mov	r9, r2
 8003b20:	f023 0820 	bic.w	r8, r3, #32
 8003b24:	bfbc      	itt	lt
 8003b26:	4632      	movlt	r2, r6
 8003b28:	4616      	movlt	r6, r2
 8003b2a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003b2e:	d005      	beq.n	8003b3c <__cvt+0x42>
 8003b30:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003b34:	d100      	bne.n	8003b38 <__cvt+0x3e>
 8003b36:	3401      	adds	r4, #1
 8003b38:	2102      	movs	r1, #2
 8003b3a:	e000      	b.n	8003b3e <__cvt+0x44>
 8003b3c:	2103      	movs	r1, #3
 8003b3e:	ab03      	add	r3, sp, #12
 8003b40:	9301      	str	r3, [sp, #4]
 8003b42:	ab02      	add	r3, sp, #8
 8003b44:	9300      	str	r3, [sp, #0]
 8003b46:	ec47 6b10 	vmov	d0, r6, r7
 8003b4a:	4653      	mov	r3, sl
 8003b4c:	4622      	mov	r2, r4
 8003b4e:	f000 ffff 	bl	8004b50 <_dtoa_r>
 8003b52:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003b56:	4605      	mov	r5, r0
 8003b58:	d119      	bne.n	8003b8e <__cvt+0x94>
 8003b5a:	f019 0f01 	tst.w	r9, #1
 8003b5e:	d00e      	beq.n	8003b7e <__cvt+0x84>
 8003b60:	eb00 0904 	add.w	r9, r0, r4
 8003b64:	2200      	movs	r2, #0
 8003b66:	2300      	movs	r3, #0
 8003b68:	4630      	mov	r0, r6
 8003b6a:	4639      	mov	r1, r7
 8003b6c:	f7fc ffc4 	bl	8000af8 <__aeabi_dcmpeq>
 8003b70:	b108      	cbz	r0, 8003b76 <__cvt+0x7c>
 8003b72:	f8cd 900c 	str.w	r9, [sp, #12]
 8003b76:	2230      	movs	r2, #48	@ 0x30
 8003b78:	9b03      	ldr	r3, [sp, #12]
 8003b7a:	454b      	cmp	r3, r9
 8003b7c:	d31e      	bcc.n	8003bbc <__cvt+0xc2>
 8003b7e:	9b03      	ldr	r3, [sp, #12]
 8003b80:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003b82:	1b5b      	subs	r3, r3, r5
 8003b84:	4628      	mov	r0, r5
 8003b86:	6013      	str	r3, [r2, #0]
 8003b88:	b004      	add	sp, #16
 8003b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b8e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003b92:	eb00 0904 	add.w	r9, r0, r4
 8003b96:	d1e5      	bne.n	8003b64 <__cvt+0x6a>
 8003b98:	7803      	ldrb	r3, [r0, #0]
 8003b9a:	2b30      	cmp	r3, #48	@ 0x30
 8003b9c:	d10a      	bne.n	8003bb4 <__cvt+0xba>
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	4630      	mov	r0, r6
 8003ba4:	4639      	mov	r1, r7
 8003ba6:	f7fc ffa7 	bl	8000af8 <__aeabi_dcmpeq>
 8003baa:	b918      	cbnz	r0, 8003bb4 <__cvt+0xba>
 8003bac:	f1c4 0401 	rsb	r4, r4, #1
 8003bb0:	f8ca 4000 	str.w	r4, [sl]
 8003bb4:	f8da 3000 	ldr.w	r3, [sl]
 8003bb8:	4499      	add	r9, r3
 8003bba:	e7d3      	b.n	8003b64 <__cvt+0x6a>
 8003bbc:	1c59      	adds	r1, r3, #1
 8003bbe:	9103      	str	r1, [sp, #12]
 8003bc0:	701a      	strb	r2, [r3, #0]
 8003bc2:	e7d9      	b.n	8003b78 <__cvt+0x7e>

08003bc4 <__exponent>:
 8003bc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003bc6:	2900      	cmp	r1, #0
 8003bc8:	bfba      	itte	lt
 8003bca:	4249      	neglt	r1, r1
 8003bcc:	232d      	movlt	r3, #45	@ 0x2d
 8003bce:	232b      	movge	r3, #43	@ 0x2b
 8003bd0:	2909      	cmp	r1, #9
 8003bd2:	7002      	strb	r2, [r0, #0]
 8003bd4:	7043      	strb	r3, [r0, #1]
 8003bd6:	dd29      	ble.n	8003c2c <__exponent+0x68>
 8003bd8:	f10d 0307 	add.w	r3, sp, #7
 8003bdc:	461d      	mov	r5, r3
 8003bde:	270a      	movs	r7, #10
 8003be0:	461a      	mov	r2, r3
 8003be2:	fbb1 f6f7 	udiv	r6, r1, r7
 8003be6:	fb07 1416 	mls	r4, r7, r6, r1
 8003bea:	3430      	adds	r4, #48	@ 0x30
 8003bec:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003bf0:	460c      	mov	r4, r1
 8003bf2:	2c63      	cmp	r4, #99	@ 0x63
 8003bf4:	f103 33ff 	add.w	r3, r3, #4294967295
 8003bf8:	4631      	mov	r1, r6
 8003bfa:	dcf1      	bgt.n	8003be0 <__exponent+0x1c>
 8003bfc:	3130      	adds	r1, #48	@ 0x30
 8003bfe:	1e94      	subs	r4, r2, #2
 8003c00:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003c04:	1c41      	adds	r1, r0, #1
 8003c06:	4623      	mov	r3, r4
 8003c08:	42ab      	cmp	r3, r5
 8003c0a:	d30a      	bcc.n	8003c22 <__exponent+0x5e>
 8003c0c:	f10d 0309 	add.w	r3, sp, #9
 8003c10:	1a9b      	subs	r3, r3, r2
 8003c12:	42ac      	cmp	r4, r5
 8003c14:	bf88      	it	hi
 8003c16:	2300      	movhi	r3, #0
 8003c18:	3302      	adds	r3, #2
 8003c1a:	4403      	add	r3, r0
 8003c1c:	1a18      	subs	r0, r3, r0
 8003c1e:	b003      	add	sp, #12
 8003c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c22:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003c26:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003c2a:	e7ed      	b.n	8003c08 <__exponent+0x44>
 8003c2c:	2330      	movs	r3, #48	@ 0x30
 8003c2e:	3130      	adds	r1, #48	@ 0x30
 8003c30:	7083      	strb	r3, [r0, #2]
 8003c32:	70c1      	strb	r1, [r0, #3]
 8003c34:	1d03      	adds	r3, r0, #4
 8003c36:	e7f1      	b.n	8003c1c <__exponent+0x58>

08003c38 <_printf_float>:
 8003c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c3c:	b08d      	sub	sp, #52	@ 0x34
 8003c3e:	460c      	mov	r4, r1
 8003c40:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003c44:	4616      	mov	r6, r2
 8003c46:	461f      	mov	r7, r3
 8003c48:	4605      	mov	r5, r0
 8003c4a:	f000 fe81 	bl	8004950 <_localeconv_r>
 8003c4e:	6803      	ldr	r3, [r0, #0]
 8003c50:	9304      	str	r3, [sp, #16]
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7fc fb24 	bl	80002a0 <strlen>
 8003c58:	2300      	movs	r3, #0
 8003c5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8003c5c:	f8d8 3000 	ldr.w	r3, [r8]
 8003c60:	9005      	str	r0, [sp, #20]
 8003c62:	3307      	adds	r3, #7
 8003c64:	f023 0307 	bic.w	r3, r3, #7
 8003c68:	f103 0208 	add.w	r2, r3, #8
 8003c6c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003c70:	f8d4 b000 	ldr.w	fp, [r4]
 8003c74:	f8c8 2000 	str.w	r2, [r8]
 8003c78:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003c7c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003c80:	9307      	str	r3, [sp, #28]
 8003c82:	f8cd 8018 	str.w	r8, [sp, #24]
 8003c86:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003c8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003c8e:	4b9c      	ldr	r3, [pc, #624]	@ (8003f00 <_printf_float+0x2c8>)
 8003c90:	f04f 32ff 	mov.w	r2, #4294967295
 8003c94:	f7fc ff62 	bl	8000b5c <__aeabi_dcmpun>
 8003c98:	bb70      	cbnz	r0, 8003cf8 <_printf_float+0xc0>
 8003c9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003c9e:	4b98      	ldr	r3, [pc, #608]	@ (8003f00 <_printf_float+0x2c8>)
 8003ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ca4:	f7fc ff3c 	bl	8000b20 <__aeabi_dcmple>
 8003ca8:	bb30      	cbnz	r0, 8003cf8 <_printf_float+0xc0>
 8003caa:	2200      	movs	r2, #0
 8003cac:	2300      	movs	r3, #0
 8003cae:	4640      	mov	r0, r8
 8003cb0:	4649      	mov	r1, r9
 8003cb2:	f7fc ff2b 	bl	8000b0c <__aeabi_dcmplt>
 8003cb6:	b110      	cbz	r0, 8003cbe <_printf_float+0x86>
 8003cb8:	232d      	movs	r3, #45	@ 0x2d
 8003cba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003cbe:	4a91      	ldr	r2, [pc, #580]	@ (8003f04 <_printf_float+0x2cc>)
 8003cc0:	4b91      	ldr	r3, [pc, #580]	@ (8003f08 <_printf_float+0x2d0>)
 8003cc2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003cc6:	bf8c      	ite	hi
 8003cc8:	4690      	movhi	r8, r2
 8003cca:	4698      	movls	r8, r3
 8003ccc:	2303      	movs	r3, #3
 8003cce:	6123      	str	r3, [r4, #16]
 8003cd0:	f02b 0304 	bic.w	r3, fp, #4
 8003cd4:	6023      	str	r3, [r4, #0]
 8003cd6:	f04f 0900 	mov.w	r9, #0
 8003cda:	9700      	str	r7, [sp, #0]
 8003cdc:	4633      	mov	r3, r6
 8003cde:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003ce0:	4621      	mov	r1, r4
 8003ce2:	4628      	mov	r0, r5
 8003ce4:	f000 f9d2 	bl	800408c <_printf_common>
 8003ce8:	3001      	adds	r0, #1
 8003cea:	f040 808d 	bne.w	8003e08 <_printf_float+0x1d0>
 8003cee:	f04f 30ff 	mov.w	r0, #4294967295
 8003cf2:	b00d      	add	sp, #52	@ 0x34
 8003cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cf8:	4642      	mov	r2, r8
 8003cfa:	464b      	mov	r3, r9
 8003cfc:	4640      	mov	r0, r8
 8003cfe:	4649      	mov	r1, r9
 8003d00:	f7fc ff2c 	bl	8000b5c <__aeabi_dcmpun>
 8003d04:	b140      	cbz	r0, 8003d18 <_printf_float+0xe0>
 8003d06:	464b      	mov	r3, r9
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	bfbc      	itt	lt
 8003d0c:	232d      	movlt	r3, #45	@ 0x2d
 8003d0e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003d12:	4a7e      	ldr	r2, [pc, #504]	@ (8003f0c <_printf_float+0x2d4>)
 8003d14:	4b7e      	ldr	r3, [pc, #504]	@ (8003f10 <_printf_float+0x2d8>)
 8003d16:	e7d4      	b.n	8003cc2 <_printf_float+0x8a>
 8003d18:	6863      	ldr	r3, [r4, #4]
 8003d1a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003d1e:	9206      	str	r2, [sp, #24]
 8003d20:	1c5a      	adds	r2, r3, #1
 8003d22:	d13b      	bne.n	8003d9c <_printf_float+0x164>
 8003d24:	2306      	movs	r3, #6
 8003d26:	6063      	str	r3, [r4, #4]
 8003d28:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	6022      	str	r2, [r4, #0]
 8003d30:	9303      	str	r3, [sp, #12]
 8003d32:	ab0a      	add	r3, sp, #40	@ 0x28
 8003d34:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003d38:	ab09      	add	r3, sp, #36	@ 0x24
 8003d3a:	9300      	str	r3, [sp, #0]
 8003d3c:	6861      	ldr	r1, [r4, #4]
 8003d3e:	ec49 8b10 	vmov	d0, r8, r9
 8003d42:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003d46:	4628      	mov	r0, r5
 8003d48:	f7ff fed7 	bl	8003afa <__cvt>
 8003d4c:	9b06      	ldr	r3, [sp, #24]
 8003d4e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003d50:	2b47      	cmp	r3, #71	@ 0x47
 8003d52:	4680      	mov	r8, r0
 8003d54:	d129      	bne.n	8003daa <_printf_float+0x172>
 8003d56:	1cc8      	adds	r0, r1, #3
 8003d58:	db02      	blt.n	8003d60 <_printf_float+0x128>
 8003d5a:	6863      	ldr	r3, [r4, #4]
 8003d5c:	4299      	cmp	r1, r3
 8003d5e:	dd41      	ble.n	8003de4 <_printf_float+0x1ac>
 8003d60:	f1aa 0a02 	sub.w	sl, sl, #2
 8003d64:	fa5f fa8a 	uxtb.w	sl, sl
 8003d68:	3901      	subs	r1, #1
 8003d6a:	4652      	mov	r2, sl
 8003d6c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003d70:	9109      	str	r1, [sp, #36]	@ 0x24
 8003d72:	f7ff ff27 	bl	8003bc4 <__exponent>
 8003d76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003d78:	1813      	adds	r3, r2, r0
 8003d7a:	2a01      	cmp	r2, #1
 8003d7c:	4681      	mov	r9, r0
 8003d7e:	6123      	str	r3, [r4, #16]
 8003d80:	dc02      	bgt.n	8003d88 <_printf_float+0x150>
 8003d82:	6822      	ldr	r2, [r4, #0]
 8003d84:	07d2      	lsls	r2, r2, #31
 8003d86:	d501      	bpl.n	8003d8c <_printf_float+0x154>
 8003d88:	3301      	adds	r3, #1
 8003d8a:	6123      	str	r3, [r4, #16]
 8003d8c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d0a2      	beq.n	8003cda <_printf_float+0xa2>
 8003d94:	232d      	movs	r3, #45	@ 0x2d
 8003d96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d9a:	e79e      	b.n	8003cda <_printf_float+0xa2>
 8003d9c:	9a06      	ldr	r2, [sp, #24]
 8003d9e:	2a47      	cmp	r2, #71	@ 0x47
 8003da0:	d1c2      	bne.n	8003d28 <_printf_float+0xf0>
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d1c0      	bne.n	8003d28 <_printf_float+0xf0>
 8003da6:	2301      	movs	r3, #1
 8003da8:	e7bd      	b.n	8003d26 <_printf_float+0xee>
 8003daa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003dae:	d9db      	bls.n	8003d68 <_printf_float+0x130>
 8003db0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003db4:	d118      	bne.n	8003de8 <_printf_float+0x1b0>
 8003db6:	2900      	cmp	r1, #0
 8003db8:	6863      	ldr	r3, [r4, #4]
 8003dba:	dd0b      	ble.n	8003dd4 <_printf_float+0x19c>
 8003dbc:	6121      	str	r1, [r4, #16]
 8003dbe:	b913      	cbnz	r3, 8003dc6 <_printf_float+0x18e>
 8003dc0:	6822      	ldr	r2, [r4, #0]
 8003dc2:	07d0      	lsls	r0, r2, #31
 8003dc4:	d502      	bpl.n	8003dcc <_printf_float+0x194>
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	440b      	add	r3, r1
 8003dca:	6123      	str	r3, [r4, #16]
 8003dcc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003dce:	f04f 0900 	mov.w	r9, #0
 8003dd2:	e7db      	b.n	8003d8c <_printf_float+0x154>
 8003dd4:	b913      	cbnz	r3, 8003ddc <_printf_float+0x1a4>
 8003dd6:	6822      	ldr	r2, [r4, #0]
 8003dd8:	07d2      	lsls	r2, r2, #31
 8003dda:	d501      	bpl.n	8003de0 <_printf_float+0x1a8>
 8003ddc:	3302      	adds	r3, #2
 8003dde:	e7f4      	b.n	8003dca <_printf_float+0x192>
 8003de0:	2301      	movs	r3, #1
 8003de2:	e7f2      	b.n	8003dca <_printf_float+0x192>
 8003de4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003de8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003dea:	4299      	cmp	r1, r3
 8003dec:	db05      	blt.n	8003dfa <_printf_float+0x1c2>
 8003dee:	6823      	ldr	r3, [r4, #0]
 8003df0:	6121      	str	r1, [r4, #16]
 8003df2:	07d8      	lsls	r0, r3, #31
 8003df4:	d5ea      	bpl.n	8003dcc <_printf_float+0x194>
 8003df6:	1c4b      	adds	r3, r1, #1
 8003df8:	e7e7      	b.n	8003dca <_printf_float+0x192>
 8003dfa:	2900      	cmp	r1, #0
 8003dfc:	bfd4      	ite	le
 8003dfe:	f1c1 0202 	rsble	r2, r1, #2
 8003e02:	2201      	movgt	r2, #1
 8003e04:	4413      	add	r3, r2
 8003e06:	e7e0      	b.n	8003dca <_printf_float+0x192>
 8003e08:	6823      	ldr	r3, [r4, #0]
 8003e0a:	055a      	lsls	r2, r3, #21
 8003e0c:	d407      	bmi.n	8003e1e <_printf_float+0x1e6>
 8003e0e:	6923      	ldr	r3, [r4, #16]
 8003e10:	4642      	mov	r2, r8
 8003e12:	4631      	mov	r1, r6
 8003e14:	4628      	mov	r0, r5
 8003e16:	47b8      	blx	r7
 8003e18:	3001      	adds	r0, #1
 8003e1a:	d12b      	bne.n	8003e74 <_printf_float+0x23c>
 8003e1c:	e767      	b.n	8003cee <_printf_float+0xb6>
 8003e1e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003e22:	f240 80dd 	bls.w	8003fe0 <_printf_float+0x3a8>
 8003e26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	f7fc fe63 	bl	8000af8 <__aeabi_dcmpeq>
 8003e32:	2800      	cmp	r0, #0
 8003e34:	d033      	beq.n	8003e9e <_printf_float+0x266>
 8003e36:	4a37      	ldr	r2, [pc, #220]	@ (8003f14 <_printf_float+0x2dc>)
 8003e38:	2301      	movs	r3, #1
 8003e3a:	4631      	mov	r1, r6
 8003e3c:	4628      	mov	r0, r5
 8003e3e:	47b8      	blx	r7
 8003e40:	3001      	adds	r0, #1
 8003e42:	f43f af54 	beq.w	8003cee <_printf_float+0xb6>
 8003e46:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8003e4a:	4543      	cmp	r3, r8
 8003e4c:	db02      	blt.n	8003e54 <_printf_float+0x21c>
 8003e4e:	6823      	ldr	r3, [r4, #0]
 8003e50:	07d8      	lsls	r0, r3, #31
 8003e52:	d50f      	bpl.n	8003e74 <_printf_float+0x23c>
 8003e54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003e58:	4631      	mov	r1, r6
 8003e5a:	4628      	mov	r0, r5
 8003e5c:	47b8      	blx	r7
 8003e5e:	3001      	adds	r0, #1
 8003e60:	f43f af45 	beq.w	8003cee <_printf_float+0xb6>
 8003e64:	f04f 0900 	mov.w	r9, #0
 8003e68:	f108 38ff 	add.w	r8, r8, #4294967295
 8003e6c:	f104 0a1a 	add.w	sl, r4, #26
 8003e70:	45c8      	cmp	r8, r9
 8003e72:	dc09      	bgt.n	8003e88 <_printf_float+0x250>
 8003e74:	6823      	ldr	r3, [r4, #0]
 8003e76:	079b      	lsls	r3, r3, #30
 8003e78:	f100 8103 	bmi.w	8004082 <_printf_float+0x44a>
 8003e7c:	68e0      	ldr	r0, [r4, #12]
 8003e7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003e80:	4298      	cmp	r0, r3
 8003e82:	bfb8      	it	lt
 8003e84:	4618      	movlt	r0, r3
 8003e86:	e734      	b.n	8003cf2 <_printf_float+0xba>
 8003e88:	2301      	movs	r3, #1
 8003e8a:	4652      	mov	r2, sl
 8003e8c:	4631      	mov	r1, r6
 8003e8e:	4628      	mov	r0, r5
 8003e90:	47b8      	blx	r7
 8003e92:	3001      	adds	r0, #1
 8003e94:	f43f af2b 	beq.w	8003cee <_printf_float+0xb6>
 8003e98:	f109 0901 	add.w	r9, r9, #1
 8003e9c:	e7e8      	b.n	8003e70 <_printf_float+0x238>
 8003e9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	dc39      	bgt.n	8003f18 <_printf_float+0x2e0>
 8003ea4:	4a1b      	ldr	r2, [pc, #108]	@ (8003f14 <_printf_float+0x2dc>)
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	4631      	mov	r1, r6
 8003eaa:	4628      	mov	r0, r5
 8003eac:	47b8      	blx	r7
 8003eae:	3001      	adds	r0, #1
 8003eb0:	f43f af1d 	beq.w	8003cee <_printf_float+0xb6>
 8003eb4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003eb8:	ea59 0303 	orrs.w	r3, r9, r3
 8003ebc:	d102      	bne.n	8003ec4 <_printf_float+0x28c>
 8003ebe:	6823      	ldr	r3, [r4, #0]
 8003ec0:	07d9      	lsls	r1, r3, #31
 8003ec2:	d5d7      	bpl.n	8003e74 <_printf_float+0x23c>
 8003ec4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003ec8:	4631      	mov	r1, r6
 8003eca:	4628      	mov	r0, r5
 8003ecc:	47b8      	blx	r7
 8003ece:	3001      	adds	r0, #1
 8003ed0:	f43f af0d 	beq.w	8003cee <_printf_float+0xb6>
 8003ed4:	f04f 0a00 	mov.w	sl, #0
 8003ed8:	f104 0b1a 	add.w	fp, r4, #26
 8003edc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ede:	425b      	negs	r3, r3
 8003ee0:	4553      	cmp	r3, sl
 8003ee2:	dc01      	bgt.n	8003ee8 <_printf_float+0x2b0>
 8003ee4:	464b      	mov	r3, r9
 8003ee6:	e793      	b.n	8003e10 <_printf_float+0x1d8>
 8003ee8:	2301      	movs	r3, #1
 8003eea:	465a      	mov	r2, fp
 8003eec:	4631      	mov	r1, r6
 8003eee:	4628      	mov	r0, r5
 8003ef0:	47b8      	blx	r7
 8003ef2:	3001      	adds	r0, #1
 8003ef4:	f43f aefb 	beq.w	8003cee <_printf_float+0xb6>
 8003ef8:	f10a 0a01 	add.w	sl, sl, #1
 8003efc:	e7ee      	b.n	8003edc <_printf_float+0x2a4>
 8003efe:	bf00      	nop
 8003f00:	7fefffff 	.word	0x7fefffff
 8003f04:	080082a1 	.word	0x080082a1
 8003f08:	0800829d 	.word	0x0800829d
 8003f0c:	080082a9 	.word	0x080082a9
 8003f10:	080082a5 	.word	0x080082a5
 8003f14:	080082ad 	.word	0x080082ad
 8003f18:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003f1a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003f1e:	4553      	cmp	r3, sl
 8003f20:	bfa8      	it	ge
 8003f22:	4653      	movge	r3, sl
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	4699      	mov	r9, r3
 8003f28:	dc36      	bgt.n	8003f98 <_printf_float+0x360>
 8003f2a:	f04f 0b00 	mov.w	fp, #0
 8003f2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003f32:	f104 021a 	add.w	r2, r4, #26
 8003f36:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003f38:	9306      	str	r3, [sp, #24]
 8003f3a:	eba3 0309 	sub.w	r3, r3, r9
 8003f3e:	455b      	cmp	r3, fp
 8003f40:	dc31      	bgt.n	8003fa6 <_printf_float+0x36e>
 8003f42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f44:	459a      	cmp	sl, r3
 8003f46:	dc3a      	bgt.n	8003fbe <_printf_float+0x386>
 8003f48:	6823      	ldr	r3, [r4, #0]
 8003f4a:	07da      	lsls	r2, r3, #31
 8003f4c:	d437      	bmi.n	8003fbe <_printf_float+0x386>
 8003f4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f50:	ebaa 0903 	sub.w	r9, sl, r3
 8003f54:	9b06      	ldr	r3, [sp, #24]
 8003f56:	ebaa 0303 	sub.w	r3, sl, r3
 8003f5a:	4599      	cmp	r9, r3
 8003f5c:	bfa8      	it	ge
 8003f5e:	4699      	movge	r9, r3
 8003f60:	f1b9 0f00 	cmp.w	r9, #0
 8003f64:	dc33      	bgt.n	8003fce <_printf_float+0x396>
 8003f66:	f04f 0800 	mov.w	r8, #0
 8003f6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003f6e:	f104 0b1a 	add.w	fp, r4, #26
 8003f72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f74:	ebaa 0303 	sub.w	r3, sl, r3
 8003f78:	eba3 0309 	sub.w	r3, r3, r9
 8003f7c:	4543      	cmp	r3, r8
 8003f7e:	f77f af79 	ble.w	8003e74 <_printf_float+0x23c>
 8003f82:	2301      	movs	r3, #1
 8003f84:	465a      	mov	r2, fp
 8003f86:	4631      	mov	r1, r6
 8003f88:	4628      	mov	r0, r5
 8003f8a:	47b8      	blx	r7
 8003f8c:	3001      	adds	r0, #1
 8003f8e:	f43f aeae 	beq.w	8003cee <_printf_float+0xb6>
 8003f92:	f108 0801 	add.w	r8, r8, #1
 8003f96:	e7ec      	b.n	8003f72 <_printf_float+0x33a>
 8003f98:	4642      	mov	r2, r8
 8003f9a:	4631      	mov	r1, r6
 8003f9c:	4628      	mov	r0, r5
 8003f9e:	47b8      	blx	r7
 8003fa0:	3001      	adds	r0, #1
 8003fa2:	d1c2      	bne.n	8003f2a <_printf_float+0x2f2>
 8003fa4:	e6a3      	b.n	8003cee <_printf_float+0xb6>
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	4631      	mov	r1, r6
 8003faa:	4628      	mov	r0, r5
 8003fac:	9206      	str	r2, [sp, #24]
 8003fae:	47b8      	blx	r7
 8003fb0:	3001      	adds	r0, #1
 8003fb2:	f43f ae9c 	beq.w	8003cee <_printf_float+0xb6>
 8003fb6:	9a06      	ldr	r2, [sp, #24]
 8003fb8:	f10b 0b01 	add.w	fp, fp, #1
 8003fbc:	e7bb      	b.n	8003f36 <_printf_float+0x2fe>
 8003fbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003fc2:	4631      	mov	r1, r6
 8003fc4:	4628      	mov	r0, r5
 8003fc6:	47b8      	blx	r7
 8003fc8:	3001      	adds	r0, #1
 8003fca:	d1c0      	bne.n	8003f4e <_printf_float+0x316>
 8003fcc:	e68f      	b.n	8003cee <_printf_float+0xb6>
 8003fce:	9a06      	ldr	r2, [sp, #24]
 8003fd0:	464b      	mov	r3, r9
 8003fd2:	4442      	add	r2, r8
 8003fd4:	4631      	mov	r1, r6
 8003fd6:	4628      	mov	r0, r5
 8003fd8:	47b8      	blx	r7
 8003fda:	3001      	adds	r0, #1
 8003fdc:	d1c3      	bne.n	8003f66 <_printf_float+0x32e>
 8003fde:	e686      	b.n	8003cee <_printf_float+0xb6>
 8003fe0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003fe4:	f1ba 0f01 	cmp.w	sl, #1
 8003fe8:	dc01      	bgt.n	8003fee <_printf_float+0x3b6>
 8003fea:	07db      	lsls	r3, r3, #31
 8003fec:	d536      	bpl.n	800405c <_printf_float+0x424>
 8003fee:	2301      	movs	r3, #1
 8003ff0:	4642      	mov	r2, r8
 8003ff2:	4631      	mov	r1, r6
 8003ff4:	4628      	mov	r0, r5
 8003ff6:	47b8      	blx	r7
 8003ff8:	3001      	adds	r0, #1
 8003ffa:	f43f ae78 	beq.w	8003cee <_printf_float+0xb6>
 8003ffe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004002:	4631      	mov	r1, r6
 8004004:	4628      	mov	r0, r5
 8004006:	47b8      	blx	r7
 8004008:	3001      	adds	r0, #1
 800400a:	f43f ae70 	beq.w	8003cee <_printf_float+0xb6>
 800400e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004012:	2200      	movs	r2, #0
 8004014:	2300      	movs	r3, #0
 8004016:	f10a 3aff 	add.w	sl, sl, #4294967295
 800401a:	f7fc fd6d 	bl	8000af8 <__aeabi_dcmpeq>
 800401e:	b9c0      	cbnz	r0, 8004052 <_printf_float+0x41a>
 8004020:	4653      	mov	r3, sl
 8004022:	f108 0201 	add.w	r2, r8, #1
 8004026:	4631      	mov	r1, r6
 8004028:	4628      	mov	r0, r5
 800402a:	47b8      	blx	r7
 800402c:	3001      	adds	r0, #1
 800402e:	d10c      	bne.n	800404a <_printf_float+0x412>
 8004030:	e65d      	b.n	8003cee <_printf_float+0xb6>
 8004032:	2301      	movs	r3, #1
 8004034:	465a      	mov	r2, fp
 8004036:	4631      	mov	r1, r6
 8004038:	4628      	mov	r0, r5
 800403a:	47b8      	blx	r7
 800403c:	3001      	adds	r0, #1
 800403e:	f43f ae56 	beq.w	8003cee <_printf_float+0xb6>
 8004042:	f108 0801 	add.w	r8, r8, #1
 8004046:	45d0      	cmp	r8, sl
 8004048:	dbf3      	blt.n	8004032 <_printf_float+0x3fa>
 800404a:	464b      	mov	r3, r9
 800404c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004050:	e6df      	b.n	8003e12 <_printf_float+0x1da>
 8004052:	f04f 0800 	mov.w	r8, #0
 8004056:	f104 0b1a 	add.w	fp, r4, #26
 800405a:	e7f4      	b.n	8004046 <_printf_float+0x40e>
 800405c:	2301      	movs	r3, #1
 800405e:	4642      	mov	r2, r8
 8004060:	e7e1      	b.n	8004026 <_printf_float+0x3ee>
 8004062:	2301      	movs	r3, #1
 8004064:	464a      	mov	r2, r9
 8004066:	4631      	mov	r1, r6
 8004068:	4628      	mov	r0, r5
 800406a:	47b8      	blx	r7
 800406c:	3001      	adds	r0, #1
 800406e:	f43f ae3e 	beq.w	8003cee <_printf_float+0xb6>
 8004072:	f108 0801 	add.w	r8, r8, #1
 8004076:	68e3      	ldr	r3, [r4, #12]
 8004078:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800407a:	1a5b      	subs	r3, r3, r1
 800407c:	4543      	cmp	r3, r8
 800407e:	dcf0      	bgt.n	8004062 <_printf_float+0x42a>
 8004080:	e6fc      	b.n	8003e7c <_printf_float+0x244>
 8004082:	f04f 0800 	mov.w	r8, #0
 8004086:	f104 0919 	add.w	r9, r4, #25
 800408a:	e7f4      	b.n	8004076 <_printf_float+0x43e>

0800408c <_printf_common>:
 800408c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004090:	4616      	mov	r6, r2
 8004092:	4698      	mov	r8, r3
 8004094:	688a      	ldr	r2, [r1, #8]
 8004096:	690b      	ldr	r3, [r1, #16]
 8004098:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800409c:	4293      	cmp	r3, r2
 800409e:	bfb8      	it	lt
 80040a0:	4613      	movlt	r3, r2
 80040a2:	6033      	str	r3, [r6, #0]
 80040a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80040a8:	4607      	mov	r7, r0
 80040aa:	460c      	mov	r4, r1
 80040ac:	b10a      	cbz	r2, 80040b2 <_printf_common+0x26>
 80040ae:	3301      	adds	r3, #1
 80040b0:	6033      	str	r3, [r6, #0]
 80040b2:	6823      	ldr	r3, [r4, #0]
 80040b4:	0699      	lsls	r1, r3, #26
 80040b6:	bf42      	ittt	mi
 80040b8:	6833      	ldrmi	r3, [r6, #0]
 80040ba:	3302      	addmi	r3, #2
 80040bc:	6033      	strmi	r3, [r6, #0]
 80040be:	6825      	ldr	r5, [r4, #0]
 80040c0:	f015 0506 	ands.w	r5, r5, #6
 80040c4:	d106      	bne.n	80040d4 <_printf_common+0x48>
 80040c6:	f104 0a19 	add.w	sl, r4, #25
 80040ca:	68e3      	ldr	r3, [r4, #12]
 80040cc:	6832      	ldr	r2, [r6, #0]
 80040ce:	1a9b      	subs	r3, r3, r2
 80040d0:	42ab      	cmp	r3, r5
 80040d2:	dc26      	bgt.n	8004122 <_printf_common+0x96>
 80040d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80040d8:	6822      	ldr	r2, [r4, #0]
 80040da:	3b00      	subs	r3, #0
 80040dc:	bf18      	it	ne
 80040de:	2301      	movne	r3, #1
 80040e0:	0692      	lsls	r2, r2, #26
 80040e2:	d42b      	bmi.n	800413c <_printf_common+0xb0>
 80040e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80040e8:	4641      	mov	r1, r8
 80040ea:	4638      	mov	r0, r7
 80040ec:	47c8      	blx	r9
 80040ee:	3001      	adds	r0, #1
 80040f0:	d01e      	beq.n	8004130 <_printf_common+0xa4>
 80040f2:	6823      	ldr	r3, [r4, #0]
 80040f4:	6922      	ldr	r2, [r4, #16]
 80040f6:	f003 0306 	and.w	r3, r3, #6
 80040fa:	2b04      	cmp	r3, #4
 80040fc:	bf02      	ittt	eq
 80040fe:	68e5      	ldreq	r5, [r4, #12]
 8004100:	6833      	ldreq	r3, [r6, #0]
 8004102:	1aed      	subeq	r5, r5, r3
 8004104:	68a3      	ldr	r3, [r4, #8]
 8004106:	bf0c      	ite	eq
 8004108:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800410c:	2500      	movne	r5, #0
 800410e:	4293      	cmp	r3, r2
 8004110:	bfc4      	itt	gt
 8004112:	1a9b      	subgt	r3, r3, r2
 8004114:	18ed      	addgt	r5, r5, r3
 8004116:	2600      	movs	r6, #0
 8004118:	341a      	adds	r4, #26
 800411a:	42b5      	cmp	r5, r6
 800411c:	d11a      	bne.n	8004154 <_printf_common+0xc8>
 800411e:	2000      	movs	r0, #0
 8004120:	e008      	b.n	8004134 <_printf_common+0xa8>
 8004122:	2301      	movs	r3, #1
 8004124:	4652      	mov	r2, sl
 8004126:	4641      	mov	r1, r8
 8004128:	4638      	mov	r0, r7
 800412a:	47c8      	blx	r9
 800412c:	3001      	adds	r0, #1
 800412e:	d103      	bne.n	8004138 <_printf_common+0xac>
 8004130:	f04f 30ff 	mov.w	r0, #4294967295
 8004134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004138:	3501      	adds	r5, #1
 800413a:	e7c6      	b.n	80040ca <_printf_common+0x3e>
 800413c:	18e1      	adds	r1, r4, r3
 800413e:	1c5a      	adds	r2, r3, #1
 8004140:	2030      	movs	r0, #48	@ 0x30
 8004142:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004146:	4422      	add	r2, r4
 8004148:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800414c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004150:	3302      	adds	r3, #2
 8004152:	e7c7      	b.n	80040e4 <_printf_common+0x58>
 8004154:	2301      	movs	r3, #1
 8004156:	4622      	mov	r2, r4
 8004158:	4641      	mov	r1, r8
 800415a:	4638      	mov	r0, r7
 800415c:	47c8      	blx	r9
 800415e:	3001      	adds	r0, #1
 8004160:	d0e6      	beq.n	8004130 <_printf_common+0xa4>
 8004162:	3601      	adds	r6, #1
 8004164:	e7d9      	b.n	800411a <_printf_common+0x8e>
	...

08004168 <_printf_i>:
 8004168:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800416c:	7e0f      	ldrb	r7, [r1, #24]
 800416e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004170:	2f78      	cmp	r7, #120	@ 0x78
 8004172:	4691      	mov	r9, r2
 8004174:	4680      	mov	r8, r0
 8004176:	460c      	mov	r4, r1
 8004178:	469a      	mov	sl, r3
 800417a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800417e:	d807      	bhi.n	8004190 <_printf_i+0x28>
 8004180:	2f62      	cmp	r7, #98	@ 0x62
 8004182:	d80a      	bhi.n	800419a <_printf_i+0x32>
 8004184:	2f00      	cmp	r7, #0
 8004186:	f000 80d1 	beq.w	800432c <_printf_i+0x1c4>
 800418a:	2f58      	cmp	r7, #88	@ 0x58
 800418c:	f000 80b8 	beq.w	8004300 <_printf_i+0x198>
 8004190:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004194:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004198:	e03a      	b.n	8004210 <_printf_i+0xa8>
 800419a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800419e:	2b15      	cmp	r3, #21
 80041a0:	d8f6      	bhi.n	8004190 <_printf_i+0x28>
 80041a2:	a101      	add	r1, pc, #4	@ (adr r1, 80041a8 <_printf_i+0x40>)
 80041a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80041a8:	08004201 	.word	0x08004201
 80041ac:	08004215 	.word	0x08004215
 80041b0:	08004191 	.word	0x08004191
 80041b4:	08004191 	.word	0x08004191
 80041b8:	08004191 	.word	0x08004191
 80041bc:	08004191 	.word	0x08004191
 80041c0:	08004215 	.word	0x08004215
 80041c4:	08004191 	.word	0x08004191
 80041c8:	08004191 	.word	0x08004191
 80041cc:	08004191 	.word	0x08004191
 80041d0:	08004191 	.word	0x08004191
 80041d4:	08004313 	.word	0x08004313
 80041d8:	0800423f 	.word	0x0800423f
 80041dc:	080042cd 	.word	0x080042cd
 80041e0:	08004191 	.word	0x08004191
 80041e4:	08004191 	.word	0x08004191
 80041e8:	08004335 	.word	0x08004335
 80041ec:	08004191 	.word	0x08004191
 80041f0:	0800423f 	.word	0x0800423f
 80041f4:	08004191 	.word	0x08004191
 80041f8:	08004191 	.word	0x08004191
 80041fc:	080042d5 	.word	0x080042d5
 8004200:	6833      	ldr	r3, [r6, #0]
 8004202:	1d1a      	adds	r2, r3, #4
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	6032      	str	r2, [r6, #0]
 8004208:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800420c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004210:	2301      	movs	r3, #1
 8004212:	e09c      	b.n	800434e <_printf_i+0x1e6>
 8004214:	6833      	ldr	r3, [r6, #0]
 8004216:	6820      	ldr	r0, [r4, #0]
 8004218:	1d19      	adds	r1, r3, #4
 800421a:	6031      	str	r1, [r6, #0]
 800421c:	0606      	lsls	r6, r0, #24
 800421e:	d501      	bpl.n	8004224 <_printf_i+0xbc>
 8004220:	681d      	ldr	r5, [r3, #0]
 8004222:	e003      	b.n	800422c <_printf_i+0xc4>
 8004224:	0645      	lsls	r5, r0, #25
 8004226:	d5fb      	bpl.n	8004220 <_printf_i+0xb8>
 8004228:	f9b3 5000 	ldrsh.w	r5, [r3]
 800422c:	2d00      	cmp	r5, #0
 800422e:	da03      	bge.n	8004238 <_printf_i+0xd0>
 8004230:	232d      	movs	r3, #45	@ 0x2d
 8004232:	426d      	negs	r5, r5
 8004234:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004238:	4858      	ldr	r0, [pc, #352]	@ (800439c <_printf_i+0x234>)
 800423a:	230a      	movs	r3, #10
 800423c:	e011      	b.n	8004262 <_printf_i+0xfa>
 800423e:	6821      	ldr	r1, [r4, #0]
 8004240:	6833      	ldr	r3, [r6, #0]
 8004242:	0608      	lsls	r0, r1, #24
 8004244:	f853 5b04 	ldr.w	r5, [r3], #4
 8004248:	d402      	bmi.n	8004250 <_printf_i+0xe8>
 800424a:	0649      	lsls	r1, r1, #25
 800424c:	bf48      	it	mi
 800424e:	b2ad      	uxthmi	r5, r5
 8004250:	2f6f      	cmp	r7, #111	@ 0x6f
 8004252:	4852      	ldr	r0, [pc, #328]	@ (800439c <_printf_i+0x234>)
 8004254:	6033      	str	r3, [r6, #0]
 8004256:	bf14      	ite	ne
 8004258:	230a      	movne	r3, #10
 800425a:	2308      	moveq	r3, #8
 800425c:	2100      	movs	r1, #0
 800425e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004262:	6866      	ldr	r6, [r4, #4]
 8004264:	60a6      	str	r6, [r4, #8]
 8004266:	2e00      	cmp	r6, #0
 8004268:	db05      	blt.n	8004276 <_printf_i+0x10e>
 800426a:	6821      	ldr	r1, [r4, #0]
 800426c:	432e      	orrs	r6, r5
 800426e:	f021 0104 	bic.w	r1, r1, #4
 8004272:	6021      	str	r1, [r4, #0]
 8004274:	d04b      	beq.n	800430e <_printf_i+0x1a6>
 8004276:	4616      	mov	r6, r2
 8004278:	fbb5 f1f3 	udiv	r1, r5, r3
 800427c:	fb03 5711 	mls	r7, r3, r1, r5
 8004280:	5dc7      	ldrb	r7, [r0, r7]
 8004282:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004286:	462f      	mov	r7, r5
 8004288:	42bb      	cmp	r3, r7
 800428a:	460d      	mov	r5, r1
 800428c:	d9f4      	bls.n	8004278 <_printf_i+0x110>
 800428e:	2b08      	cmp	r3, #8
 8004290:	d10b      	bne.n	80042aa <_printf_i+0x142>
 8004292:	6823      	ldr	r3, [r4, #0]
 8004294:	07df      	lsls	r7, r3, #31
 8004296:	d508      	bpl.n	80042aa <_printf_i+0x142>
 8004298:	6923      	ldr	r3, [r4, #16]
 800429a:	6861      	ldr	r1, [r4, #4]
 800429c:	4299      	cmp	r1, r3
 800429e:	bfde      	ittt	le
 80042a0:	2330      	movle	r3, #48	@ 0x30
 80042a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80042a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80042aa:	1b92      	subs	r2, r2, r6
 80042ac:	6122      	str	r2, [r4, #16]
 80042ae:	f8cd a000 	str.w	sl, [sp]
 80042b2:	464b      	mov	r3, r9
 80042b4:	aa03      	add	r2, sp, #12
 80042b6:	4621      	mov	r1, r4
 80042b8:	4640      	mov	r0, r8
 80042ba:	f7ff fee7 	bl	800408c <_printf_common>
 80042be:	3001      	adds	r0, #1
 80042c0:	d14a      	bne.n	8004358 <_printf_i+0x1f0>
 80042c2:	f04f 30ff 	mov.w	r0, #4294967295
 80042c6:	b004      	add	sp, #16
 80042c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042cc:	6823      	ldr	r3, [r4, #0]
 80042ce:	f043 0320 	orr.w	r3, r3, #32
 80042d2:	6023      	str	r3, [r4, #0]
 80042d4:	4832      	ldr	r0, [pc, #200]	@ (80043a0 <_printf_i+0x238>)
 80042d6:	2778      	movs	r7, #120	@ 0x78
 80042d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80042dc:	6823      	ldr	r3, [r4, #0]
 80042de:	6831      	ldr	r1, [r6, #0]
 80042e0:	061f      	lsls	r7, r3, #24
 80042e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80042e6:	d402      	bmi.n	80042ee <_printf_i+0x186>
 80042e8:	065f      	lsls	r7, r3, #25
 80042ea:	bf48      	it	mi
 80042ec:	b2ad      	uxthmi	r5, r5
 80042ee:	6031      	str	r1, [r6, #0]
 80042f0:	07d9      	lsls	r1, r3, #31
 80042f2:	bf44      	itt	mi
 80042f4:	f043 0320 	orrmi.w	r3, r3, #32
 80042f8:	6023      	strmi	r3, [r4, #0]
 80042fa:	b11d      	cbz	r5, 8004304 <_printf_i+0x19c>
 80042fc:	2310      	movs	r3, #16
 80042fe:	e7ad      	b.n	800425c <_printf_i+0xf4>
 8004300:	4826      	ldr	r0, [pc, #152]	@ (800439c <_printf_i+0x234>)
 8004302:	e7e9      	b.n	80042d8 <_printf_i+0x170>
 8004304:	6823      	ldr	r3, [r4, #0]
 8004306:	f023 0320 	bic.w	r3, r3, #32
 800430a:	6023      	str	r3, [r4, #0]
 800430c:	e7f6      	b.n	80042fc <_printf_i+0x194>
 800430e:	4616      	mov	r6, r2
 8004310:	e7bd      	b.n	800428e <_printf_i+0x126>
 8004312:	6833      	ldr	r3, [r6, #0]
 8004314:	6825      	ldr	r5, [r4, #0]
 8004316:	6961      	ldr	r1, [r4, #20]
 8004318:	1d18      	adds	r0, r3, #4
 800431a:	6030      	str	r0, [r6, #0]
 800431c:	062e      	lsls	r6, r5, #24
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	d501      	bpl.n	8004326 <_printf_i+0x1be>
 8004322:	6019      	str	r1, [r3, #0]
 8004324:	e002      	b.n	800432c <_printf_i+0x1c4>
 8004326:	0668      	lsls	r0, r5, #25
 8004328:	d5fb      	bpl.n	8004322 <_printf_i+0x1ba>
 800432a:	8019      	strh	r1, [r3, #0]
 800432c:	2300      	movs	r3, #0
 800432e:	6123      	str	r3, [r4, #16]
 8004330:	4616      	mov	r6, r2
 8004332:	e7bc      	b.n	80042ae <_printf_i+0x146>
 8004334:	6833      	ldr	r3, [r6, #0]
 8004336:	1d1a      	adds	r2, r3, #4
 8004338:	6032      	str	r2, [r6, #0]
 800433a:	681e      	ldr	r6, [r3, #0]
 800433c:	6862      	ldr	r2, [r4, #4]
 800433e:	2100      	movs	r1, #0
 8004340:	4630      	mov	r0, r6
 8004342:	f7fb ff5d 	bl	8000200 <memchr>
 8004346:	b108      	cbz	r0, 800434c <_printf_i+0x1e4>
 8004348:	1b80      	subs	r0, r0, r6
 800434a:	6060      	str	r0, [r4, #4]
 800434c:	6863      	ldr	r3, [r4, #4]
 800434e:	6123      	str	r3, [r4, #16]
 8004350:	2300      	movs	r3, #0
 8004352:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004356:	e7aa      	b.n	80042ae <_printf_i+0x146>
 8004358:	6923      	ldr	r3, [r4, #16]
 800435a:	4632      	mov	r2, r6
 800435c:	4649      	mov	r1, r9
 800435e:	4640      	mov	r0, r8
 8004360:	47d0      	blx	sl
 8004362:	3001      	adds	r0, #1
 8004364:	d0ad      	beq.n	80042c2 <_printf_i+0x15a>
 8004366:	6823      	ldr	r3, [r4, #0]
 8004368:	079b      	lsls	r3, r3, #30
 800436a:	d413      	bmi.n	8004394 <_printf_i+0x22c>
 800436c:	68e0      	ldr	r0, [r4, #12]
 800436e:	9b03      	ldr	r3, [sp, #12]
 8004370:	4298      	cmp	r0, r3
 8004372:	bfb8      	it	lt
 8004374:	4618      	movlt	r0, r3
 8004376:	e7a6      	b.n	80042c6 <_printf_i+0x15e>
 8004378:	2301      	movs	r3, #1
 800437a:	4632      	mov	r2, r6
 800437c:	4649      	mov	r1, r9
 800437e:	4640      	mov	r0, r8
 8004380:	47d0      	blx	sl
 8004382:	3001      	adds	r0, #1
 8004384:	d09d      	beq.n	80042c2 <_printf_i+0x15a>
 8004386:	3501      	adds	r5, #1
 8004388:	68e3      	ldr	r3, [r4, #12]
 800438a:	9903      	ldr	r1, [sp, #12]
 800438c:	1a5b      	subs	r3, r3, r1
 800438e:	42ab      	cmp	r3, r5
 8004390:	dcf2      	bgt.n	8004378 <_printf_i+0x210>
 8004392:	e7eb      	b.n	800436c <_printf_i+0x204>
 8004394:	2500      	movs	r5, #0
 8004396:	f104 0619 	add.w	r6, r4, #25
 800439a:	e7f5      	b.n	8004388 <_printf_i+0x220>
 800439c:	080082af 	.word	0x080082af
 80043a0:	080082c0 	.word	0x080082c0

080043a4 <std>:
 80043a4:	2300      	movs	r3, #0
 80043a6:	b510      	push	{r4, lr}
 80043a8:	4604      	mov	r4, r0
 80043aa:	e9c0 3300 	strd	r3, r3, [r0]
 80043ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80043b2:	6083      	str	r3, [r0, #8]
 80043b4:	8181      	strh	r1, [r0, #12]
 80043b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80043b8:	81c2      	strh	r2, [r0, #14]
 80043ba:	6183      	str	r3, [r0, #24]
 80043bc:	4619      	mov	r1, r3
 80043be:	2208      	movs	r2, #8
 80043c0:	305c      	adds	r0, #92	@ 0x5c
 80043c2:	f000 fabd 	bl	8004940 <memset>
 80043c6:	4b0d      	ldr	r3, [pc, #52]	@ (80043fc <std+0x58>)
 80043c8:	6263      	str	r3, [r4, #36]	@ 0x24
 80043ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004400 <std+0x5c>)
 80043cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80043ce:	4b0d      	ldr	r3, [pc, #52]	@ (8004404 <std+0x60>)
 80043d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80043d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004408 <std+0x64>)
 80043d4:	6323      	str	r3, [r4, #48]	@ 0x30
 80043d6:	4b0d      	ldr	r3, [pc, #52]	@ (800440c <std+0x68>)
 80043d8:	6224      	str	r4, [r4, #32]
 80043da:	429c      	cmp	r4, r3
 80043dc:	d006      	beq.n	80043ec <std+0x48>
 80043de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80043e2:	4294      	cmp	r4, r2
 80043e4:	d002      	beq.n	80043ec <std+0x48>
 80043e6:	33d0      	adds	r3, #208	@ 0xd0
 80043e8:	429c      	cmp	r4, r3
 80043ea:	d105      	bne.n	80043f8 <std+0x54>
 80043ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80043f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043f4:	f000 bb20 	b.w	8004a38 <__retarget_lock_init_recursive>
 80043f8:	bd10      	pop	{r4, pc}
 80043fa:	bf00      	nop
 80043fc:	08004791 	.word	0x08004791
 8004400:	080047b3 	.word	0x080047b3
 8004404:	080047eb 	.word	0x080047eb
 8004408:	0800480f 	.word	0x0800480f
 800440c:	200002ac 	.word	0x200002ac

08004410 <stdio_exit_handler>:
 8004410:	4a02      	ldr	r2, [pc, #8]	@ (800441c <stdio_exit_handler+0xc>)
 8004412:	4903      	ldr	r1, [pc, #12]	@ (8004420 <stdio_exit_handler+0x10>)
 8004414:	4803      	ldr	r0, [pc, #12]	@ (8004424 <stdio_exit_handler+0x14>)
 8004416:	f000 b869 	b.w	80044ec <_fwalk_sglue>
 800441a:	bf00      	nop
 800441c:	20000008 	.word	0x20000008
 8004420:	08006371 	.word	0x08006371
 8004424:	20000018 	.word	0x20000018

08004428 <cleanup_stdio>:
 8004428:	6841      	ldr	r1, [r0, #4]
 800442a:	4b0c      	ldr	r3, [pc, #48]	@ (800445c <cleanup_stdio+0x34>)
 800442c:	4299      	cmp	r1, r3
 800442e:	b510      	push	{r4, lr}
 8004430:	4604      	mov	r4, r0
 8004432:	d001      	beq.n	8004438 <cleanup_stdio+0x10>
 8004434:	f001 ff9c 	bl	8006370 <_fflush_r>
 8004438:	68a1      	ldr	r1, [r4, #8]
 800443a:	4b09      	ldr	r3, [pc, #36]	@ (8004460 <cleanup_stdio+0x38>)
 800443c:	4299      	cmp	r1, r3
 800443e:	d002      	beq.n	8004446 <cleanup_stdio+0x1e>
 8004440:	4620      	mov	r0, r4
 8004442:	f001 ff95 	bl	8006370 <_fflush_r>
 8004446:	68e1      	ldr	r1, [r4, #12]
 8004448:	4b06      	ldr	r3, [pc, #24]	@ (8004464 <cleanup_stdio+0x3c>)
 800444a:	4299      	cmp	r1, r3
 800444c:	d004      	beq.n	8004458 <cleanup_stdio+0x30>
 800444e:	4620      	mov	r0, r4
 8004450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004454:	f001 bf8c 	b.w	8006370 <_fflush_r>
 8004458:	bd10      	pop	{r4, pc}
 800445a:	bf00      	nop
 800445c:	200002ac 	.word	0x200002ac
 8004460:	20000314 	.word	0x20000314
 8004464:	2000037c 	.word	0x2000037c

08004468 <global_stdio_init.part.0>:
 8004468:	b510      	push	{r4, lr}
 800446a:	4b0b      	ldr	r3, [pc, #44]	@ (8004498 <global_stdio_init.part.0+0x30>)
 800446c:	4c0b      	ldr	r4, [pc, #44]	@ (800449c <global_stdio_init.part.0+0x34>)
 800446e:	4a0c      	ldr	r2, [pc, #48]	@ (80044a0 <global_stdio_init.part.0+0x38>)
 8004470:	601a      	str	r2, [r3, #0]
 8004472:	4620      	mov	r0, r4
 8004474:	2200      	movs	r2, #0
 8004476:	2104      	movs	r1, #4
 8004478:	f7ff ff94 	bl	80043a4 <std>
 800447c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004480:	2201      	movs	r2, #1
 8004482:	2109      	movs	r1, #9
 8004484:	f7ff ff8e 	bl	80043a4 <std>
 8004488:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800448c:	2202      	movs	r2, #2
 800448e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004492:	2112      	movs	r1, #18
 8004494:	f7ff bf86 	b.w	80043a4 <std>
 8004498:	200003e4 	.word	0x200003e4
 800449c:	200002ac 	.word	0x200002ac
 80044a0:	08004411 	.word	0x08004411

080044a4 <__sfp_lock_acquire>:
 80044a4:	4801      	ldr	r0, [pc, #4]	@ (80044ac <__sfp_lock_acquire+0x8>)
 80044a6:	f000 bac8 	b.w	8004a3a <__retarget_lock_acquire_recursive>
 80044aa:	bf00      	nop
 80044ac:	200003ed 	.word	0x200003ed

080044b0 <__sfp_lock_release>:
 80044b0:	4801      	ldr	r0, [pc, #4]	@ (80044b8 <__sfp_lock_release+0x8>)
 80044b2:	f000 bac3 	b.w	8004a3c <__retarget_lock_release_recursive>
 80044b6:	bf00      	nop
 80044b8:	200003ed 	.word	0x200003ed

080044bc <__sinit>:
 80044bc:	b510      	push	{r4, lr}
 80044be:	4604      	mov	r4, r0
 80044c0:	f7ff fff0 	bl	80044a4 <__sfp_lock_acquire>
 80044c4:	6a23      	ldr	r3, [r4, #32]
 80044c6:	b11b      	cbz	r3, 80044d0 <__sinit+0x14>
 80044c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044cc:	f7ff bff0 	b.w	80044b0 <__sfp_lock_release>
 80044d0:	4b04      	ldr	r3, [pc, #16]	@ (80044e4 <__sinit+0x28>)
 80044d2:	6223      	str	r3, [r4, #32]
 80044d4:	4b04      	ldr	r3, [pc, #16]	@ (80044e8 <__sinit+0x2c>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d1f5      	bne.n	80044c8 <__sinit+0xc>
 80044dc:	f7ff ffc4 	bl	8004468 <global_stdio_init.part.0>
 80044e0:	e7f2      	b.n	80044c8 <__sinit+0xc>
 80044e2:	bf00      	nop
 80044e4:	08004429 	.word	0x08004429
 80044e8:	200003e4 	.word	0x200003e4

080044ec <_fwalk_sglue>:
 80044ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044f0:	4607      	mov	r7, r0
 80044f2:	4688      	mov	r8, r1
 80044f4:	4614      	mov	r4, r2
 80044f6:	2600      	movs	r6, #0
 80044f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80044fc:	f1b9 0901 	subs.w	r9, r9, #1
 8004500:	d505      	bpl.n	800450e <_fwalk_sglue+0x22>
 8004502:	6824      	ldr	r4, [r4, #0]
 8004504:	2c00      	cmp	r4, #0
 8004506:	d1f7      	bne.n	80044f8 <_fwalk_sglue+0xc>
 8004508:	4630      	mov	r0, r6
 800450a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800450e:	89ab      	ldrh	r3, [r5, #12]
 8004510:	2b01      	cmp	r3, #1
 8004512:	d907      	bls.n	8004524 <_fwalk_sglue+0x38>
 8004514:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004518:	3301      	adds	r3, #1
 800451a:	d003      	beq.n	8004524 <_fwalk_sglue+0x38>
 800451c:	4629      	mov	r1, r5
 800451e:	4638      	mov	r0, r7
 8004520:	47c0      	blx	r8
 8004522:	4306      	orrs	r6, r0
 8004524:	3568      	adds	r5, #104	@ 0x68
 8004526:	e7e9      	b.n	80044fc <_fwalk_sglue+0x10>

08004528 <iprintf>:
 8004528:	b40f      	push	{r0, r1, r2, r3}
 800452a:	b507      	push	{r0, r1, r2, lr}
 800452c:	4906      	ldr	r1, [pc, #24]	@ (8004548 <iprintf+0x20>)
 800452e:	ab04      	add	r3, sp, #16
 8004530:	6808      	ldr	r0, [r1, #0]
 8004532:	f853 2b04 	ldr.w	r2, [r3], #4
 8004536:	6881      	ldr	r1, [r0, #8]
 8004538:	9301      	str	r3, [sp, #4]
 800453a:	f001 fd7d 	bl	8006038 <_vfiprintf_r>
 800453e:	b003      	add	sp, #12
 8004540:	f85d eb04 	ldr.w	lr, [sp], #4
 8004544:	b004      	add	sp, #16
 8004546:	4770      	bx	lr
 8004548:	20000014 	.word	0x20000014

0800454c <putchar>:
 800454c:	4b02      	ldr	r3, [pc, #8]	@ (8004558 <putchar+0xc>)
 800454e:	4601      	mov	r1, r0
 8004550:	6818      	ldr	r0, [r3, #0]
 8004552:	6882      	ldr	r2, [r0, #8]
 8004554:	f001 bf96 	b.w	8006484 <_putc_r>
 8004558:	20000014 	.word	0x20000014

0800455c <_puts_r>:
 800455c:	6a03      	ldr	r3, [r0, #32]
 800455e:	b570      	push	{r4, r5, r6, lr}
 8004560:	6884      	ldr	r4, [r0, #8]
 8004562:	4605      	mov	r5, r0
 8004564:	460e      	mov	r6, r1
 8004566:	b90b      	cbnz	r3, 800456c <_puts_r+0x10>
 8004568:	f7ff ffa8 	bl	80044bc <__sinit>
 800456c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800456e:	07db      	lsls	r3, r3, #31
 8004570:	d405      	bmi.n	800457e <_puts_r+0x22>
 8004572:	89a3      	ldrh	r3, [r4, #12]
 8004574:	0598      	lsls	r0, r3, #22
 8004576:	d402      	bmi.n	800457e <_puts_r+0x22>
 8004578:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800457a:	f000 fa5e 	bl	8004a3a <__retarget_lock_acquire_recursive>
 800457e:	89a3      	ldrh	r3, [r4, #12]
 8004580:	0719      	lsls	r1, r3, #28
 8004582:	d502      	bpl.n	800458a <_puts_r+0x2e>
 8004584:	6923      	ldr	r3, [r4, #16]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d135      	bne.n	80045f6 <_puts_r+0x9a>
 800458a:	4621      	mov	r1, r4
 800458c:	4628      	mov	r0, r5
 800458e:	f000 f981 	bl	8004894 <__swsetup_r>
 8004592:	b380      	cbz	r0, 80045f6 <_puts_r+0x9a>
 8004594:	f04f 35ff 	mov.w	r5, #4294967295
 8004598:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800459a:	07da      	lsls	r2, r3, #31
 800459c:	d405      	bmi.n	80045aa <_puts_r+0x4e>
 800459e:	89a3      	ldrh	r3, [r4, #12]
 80045a0:	059b      	lsls	r3, r3, #22
 80045a2:	d402      	bmi.n	80045aa <_puts_r+0x4e>
 80045a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80045a6:	f000 fa49 	bl	8004a3c <__retarget_lock_release_recursive>
 80045aa:	4628      	mov	r0, r5
 80045ac:	bd70      	pop	{r4, r5, r6, pc}
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	da04      	bge.n	80045bc <_puts_r+0x60>
 80045b2:	69a2      	ldr	r2, [r4, #24]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	dc17      	bgt.n	80045e8 <_puts_r+0x8c>
 80045b8:	290a      	cmp	r1, #10
 80045ba:	d015      	beq.n	80045e8 <_puts_r+0x8c>
 80045bc:	6823      	ldr	r3, [r4, #0]
 80045be:	1c5a      	adds	r2, r3, #1
 80045c0:	6022      	str	r2, [r4, #0]
 80045c2:	7019      	strb	r1, [r3, #0]
 80045c4:	68a3      	ldr	r3, [r4, #8]
 80045c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80045ca:	3b01      	subs	r3, #1
 80045cc:	60a3      	str	r3, [r4, #8]
 80045ce:	2900      	cmp	r1, #0
 80045d0:	d1ed      	bne.n	80045ae <_puts_r+0x52>
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	da11      	bge.n	80045fa <_puts_r+0x9e>
 80045d6:	4622      	mov	r2, r4
 80045d8:	210a      	movs	r1, #10
 80045da:	4628      	mov	r0, r5
 80045dc:	f000 f91b 	bl	8004816 <__swbuf_r>
 80045e0:	3001      	adds	r0, #1
 80045e2:	d0d7      	beq.n	8004594 <_puts_r+0x38>
 80045e4:	250a      	movs	r5, #10
 80045e6:	e7d7      	b.n	8004598 <_puts_r+0x3c>
 80045e8:	4622      	mov	r2, r4
 80045ea:	4628      	mov	r0, r5
 80045ec:	f000 f913 	bl	8004816 <__swbuf_r>
 80045f0:	3001      	adds	r0, #1
 80045f2:	d1e7      	bne.n	80045c4 <_puts_r+0x68>
 80045f4:	e7ce      	b.n	8004594 <_puts_r+0x38>
 80045f6:	3e01      	subs	r6, #1
 80045f8:	e7e4      	b.n	80045c4 <_puts_r+0x68>
 80045fa:	6823      	ldr	r3, [r4, #0]
 80045fc:	1c5a      	adds	r2, r3, #1
 80045fe:	6022      	str	r2, [r4, #0]
 8004600:	220a      	movs	r2, #10
 8004602:	701a      	strb	r2, [r3, #0]
 8004604:	e7ee      	b.n	80045e4 <_puts_r+0x88>
	...

08004608 <puts>:
 8004608:	4b02      	ldr	r3, [pc, #8]	@ (8004614 <puts+0xc>)
 800460a:	4601      	mov	r1, r0
 800460c:	6818      	ldr	r0, [r3, #0]
 800460e:	f7ff bfa5 	b.w	800455c <_puts_r>
 8004612:	bf00      	nop
 8004614:	20000014 	.word	0x20000014

08004618 <setbuf>:
 8004618:	fab1 f281 	clz	r2, r1
 800461c:	0952      	lsrs	r2, r2, #5
 800461e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004622:	0052      	lsls	r2, r2, #1
 8004624:	f000 b800 	b.w	8004628 <setvbuf>

08004628 <setvbuf>:
 8004628:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800462c:	461d      	mov	r5, r3
 800462e:	4b57      	ldr	r3, [pc, #348]	@ (800478c <setvbuf+0x164>)
 8004630:	681f      	ldr	r7, [r3, #0]
 8004632:	4604      	mov	r4, r0
 8004634:	460e      	mov	r6, r1
 8004636:	4690      	mov	r8, r2
 8004638:	b127      	cbz	r7, 8004644 <setvbuf+0x1c>
 800463a:	6a3b      	ldr	r3, [r7, #32]
 800463c:	b913      	cbnz	r3, 8004644 <setvbuf+0x1c>
 800463e:	4638      	mov	r0, r7
 8004640:	f7ff ff3c 	bl	80044bc <__sinit>
 8004644:	f1b8 0f02 	cmp.w	r8, #2
 8004648:	d006      	beq.n	8004658 <setvbuf+0x30>
 800464a:	f1b8 0f01 	cmp.w	r8, #1
 800464e:	f200 809a 	bhi.w	8004786 <setvbuf+0x15e>
 8004652:	2d00      	cmp	r5, #0
 8004654:	f2c0 8097 	blt.w	8004786 <setvbuf+0x15e>
 8004658:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800465a:	07d9      	lsls	r1, r3, #31
 800465c:	d405      	bmi.n	800466a <setvbuf+0x42>
 800465e:	89a3      	ldrh	r3, [r4, #12]
 8004660:	059a      	lsls	r2, r3, #22
 8004662:	d402      	bmi.n	800466a <setvbuf+0x42>
 8004664:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004666:	f000 f9e8 	bl	8004a3a <__retarget_lock_acquire_recursive>
 800466a:	4621      	mov	r1, r4
 800466c:	4638      	mov	r0, r7
 800466e:	f001 fe7f 	bl	8006370 <_fflush_r>
 8004672:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004674:	b141      	cbz	r1, 8004688 <setvbuf+0x60>
 8004676:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800467a:	4299      	cmp	r1, r3
 800467c:	d002      	beq.n	8004684 <setvbuf+0x5c>
 800467e:	4638      	mov	r0, r7
 8004680:	f001 f836 	bl	80056f0 <_free_r>
 8004684:	2300      	movs	r3, #0
 8004686:	6363      	str	r3, [r4, #52]	@ 0x34
 8004688:	2300      	movs	r3, #0
 800468a:	61a3      	str	r3, [r4, #24]
 800468c:	6063      	str	r3, [r4, #4]
 800468e:	89a3      	ldrh	r3, [r4, #12]
 8004690:	061b      	lsls	r3, r3, #24
 8004692:	d503      	bpl.n	800469c <setvbuf+0x74>
 8004694:	6921      	ldr	r1, [r4, #16]
 8004696:	4638      	mov	r0, r7
 8004698:	f001 f82a 	bl	80056f0 <_free_r>
 800469c:	89a3      	ldrh	r3, [r4, #12]
 800469e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80046a2:	f023 0303 	bic.w	r3, r3, #3
 80046a6:	f1b8 0f02 	cmp.w	r8, #2
 80046aa:	81a3      	strh	r3, [r4, #12]
 80046ac:	d061      	beq.n	8004772 <setvbuf+0x14a>
 80046ae:	ab01      	add	r3, sp, #4
 80046b0:	466a      	mov	r2, sp
 80046b2:	4621      	mov	r1, r4
 80046b4:	4638      	mov	r0, r7
 80046b6:	f001 fe83 	bl	80063c0 <__swhatbuf_r>
 80046ba:	89a3      	ldrh	r3, [r4, #12]
 80046bc:	4318      	orrs	r0, r3
 80046be:	81a0      	strh	r0, [r4, #12]
 80046c0:	bb2d      	cbnz	r5, 800470e <setvbuf+0xe6>
 80046c2:	9d00      	ldr	r5, [sp, #0]
 80046c4:	4628      	mov	r0, r5
 80046c6:	f001 f85d 	bl	8005784 <malloc>
 80046ca:	4606      	mov	r6, r0
 80046cc:	2800      	cmp	r0, #0
 80046ce:	d152      	bne.n	8004776 <setvbuf+0x14e>
 80046d0:	f8dd 9000 	ldr.w	r9, [sp]
 80046d4:	45a9      	cmp	r9, r5
 80046d6:	d140      	bne.n	800475a <setvbuf+0x132>
 80046d8:	f04f 35ff 	mov.w	r5, #4294967295
 80046dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046e0:	f043 0202 	orr.w	r2, r3, #2
 80046e4:	81a2      	strh	r2, [r4, #12]
 80046e6:	2200      	movs	r2, #0
 80046e8:	60a2      	str	r2, [r4, #8]
 80046ea:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80046ee:	6022      	str	r2, [r4, #0]
 80046f0:	6122      	str	r2, [r4, #16]
 80046f2:	2201      	movs	r2, #1
 80046f4:	6162      	str	r2, [r4, #20]
 80046f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80046f8:	07d6      	lsls	r6, r2, #31
 80046fa:	d404      	bmi.n	8004706 <setvbuf+0xde>
 80046fc:	0598      	lsls	r0, r3, #22
 80046fe:	d402      	bmi.n	8004706 <setvbuf+0xde>
 8004700:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004702:	f000 f99b 	bl	8004a3c <__retarget_lock_release_recursive>
 8004706:	4628      	mov	r0, r5
 8004708:	b003      	add	sp, #12
 800470a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800470e:	2e00      	cmp	r6, #0
 8004710:	d0d8      	beq.n	80046c4 <setvbuf+0x9c>
 8004712:	6a3b      	ldr	r3, [r7, #32]
 8004714:	b913      	cbnz	r3, 800471c <setvbuf+0xf4>
 8004716:	4638      	mov	r0, r7
 8004718:	f7ff fed0 	bl	80044bc <__sinit>
 800471c:	f1b8 0f01 	cmp.w	r8, #1
 8004720:	bf08      	it	eq
 8004722:	89a3      	ldrheq	r3, [r4, #12]
 8004724:	6026      	str	r6, [r4, #0]
 8004726:	bf04      	itt	eq
 8004728:	f043 0301 	orreq.w	r3, r3, #1
 800472c:	81a3      	strheq	r3, [r4, #12]
 800472e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004732:	f013 0208 	ands.w	r2, r3, #8
 8004736:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800473a:	d01e      	beq.n	800477a <setvbuf+0x152>
 800473c:	07d9      	lsls	r1, r3, #31
 800473e:	bf41      	itttt	mi
 8004740:	2200      	movmi	r2, #0
 8004742:	426d      	negmi	r5, r5
 8004744:	60a2      	strmi	r2, [r4, #8]
 8004746:	61a5      	strmi	r5, [r4, #24]
 8004748:	bf58      	it	pl
 800474a:	60a5      	strpl	r5, [r4, #8]
 800474c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800474e:	07d2      	lsls	r2, r2, #31
 8004750:	d401      	bmi.n	8004756 <setvbuf+0x12e>
 8004752:	059b      	lsls	r3, r3, #22
 8004754:	d513      	bpl.n	800477e <setvbuf+0x156>
 8004756:	2500      	movs	r5, #0
 8004758:	e7d5      	b.n	8004706 <setvbuf+0xde>
 800475a:	4648      	mov	r0, r9
 800475c:	f001 f812 	bl	8005784 <malloc>
 8004760:	4606      	mov	r6, r0
 8004762:	2800      	cmp	r0, #0
 8004764:	d0b8      	beq.n	80046d8 <setvbuf+0xb0>
 8004766:	89a3      	ldrh	r3, [r4, #12]
 8004768:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800476c:	81a3      	strh	r3, [r4, #12]
 800476e:	464d      	mov	r5, r9
 8004770:	e7cf      	b.n	8004712 <setvbuf+0xea>
 8004772:	2500      	movs	r5, #0
 8004774:	e7b2      	b.n	80046dc <setvbuf+0xb4>
 8004776:	46a9      	mov	r9, r5
 8004778:	e7f5      	b.n	8004766 <setvbuf+0x13e>
 800477a:	60a2      	str	r2, [r4, #8]
 800477c:	e7e6      	b.n	800474c <setvbuf+0x124>
 800477e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004780:	f000 f95c 	bl	8004a3c <__retarget_lock_release_recursive>
 8004784:	e7e7      	b.n	8004756 <setvbuf+0x12e>
 8004786:	f04f 35ff 	mov.w	r5, #4294967295
 800478a:	e7bc      	b.n	8004706 <setvbuf+0xde>
 800478c:	20000014 	.word	0x20000014

08004790 <__sread>:
 8004790:	b510      	push	{r4, lr}
 8004792:	460c      	mov	r4, r1
 8004794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004798:	f000 f900 	bl	800499c <_read_r>
 800479c:	2800      	cmp	r0, #0
 800479e:	bfab      	itete	ge
 80047a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80047a2:	89a3      	ldrhlt	r3, [r4, #12]
 80047a4:	181b      	addge	r3, r3, r0
 80047a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80047aa:	bfac      	ite	ge
 80047ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 80047ae:	81a3      	strhlt	r3, [r4, #12]
 80047b0:	bd10      	pop	{r4, pc}

080047b2 <__swrite>:
 80047b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047b6:	461f      	mov	r7, r3
 80047b8:	898b      	ldrh	r3, [r1, #12]
 80047ba:	05db      	lsls	r3, r3, #23
 80047bc:	4605      	mov	r5, r0
 80047be:	460c      	mov	r4, r1
 80047c0:	4616      	mov	r6, r2
 80047c2:	d505      	bpl.n	80047d0 <__swrite+0x1e>
 80047c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047c8:	2302      	movs	r3, #2
 80047ca:	2200      	movs	r2, #0
 80047cc:	f000 f8d4 	bl	8004978 <_lseek_r>
 80047d0:	89a3      	ldrh	r3, [r4, #12]
 80047d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80047da:	81a3      	strh	r3, [r4, #12]
 80047dc:	4632      	mov	r2, r6
 80047de:	463b      	mov	r3, r7
 80047e0:	4628      	mov	r0, r5
 80047e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047e6:	f000 b8eb 	b.w	80049c0 <_write_r>

080047ea <__sseek>:
 80047ea:	b510      	push	{r4, lr}
 80047ec:	460c      	mov	r4, r1
 80047ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047f2:	f000 f8c1 	bl	8004978 <_lseek_r>
 80047f6:	1c43      	adds	r3, r0, #1
 80047f8:	89a3      	ldrh	r3, [r4, #12]
 80047fa:	bf15      	itete	ne
 80047fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80047fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004802:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004806:	81a3      	strheq	r3, [r4, #12]
 8004808:	bf18      	it	ne
 800480a:	81a3      	strhne	r3, [r4, #12]
 800480c:	bd10      	pop	{r4, pc}

0800480e <__sclose>:
 800480e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004812:	f000 b8a1 	b.w	8004958 <_close_r>

08004816 <__swbuf_r>:
 8004816:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004818:	460e      	mov	r6, r1
 800481a:	4614      	mov	r4, r2
 800481c:	4605      	mov	r5, r0
 800481e:	b118      	cbz	r0, 8004828 <__swbuf_r+0x12>
 8004820:	6a03      	ldr	r3, [r0, #32]
 8004822:	b90b      	cbnz	r3, 8004828 <__swbuf_r+0x12>
 8004824:	f7ff fe4a 	bl	80044bc <__sinit>
 8004828:	69a3      	ldr	r3, [r4, #24]
 800482a:	60a3      	str	r3, [r4, #8]
 800482c:	89a3      	ldrh	r3, [r4, #12]
 800482e:	071a      	lsls	r2, r3, #28
 8004830:	d501      	bpl.n	8004836 <__swbuf_r+0x20>
 8004832:	6923      	ldr	r3, [r4, #16]
 8004834:	b943      	cbnz	r3, 8004848 <__swbuf_r+0x32>
 8004836:	4621      	mov	r1, r4
 8004838:	4628      	mov	r0, r5
 800483a:	f000 f82b 	bl	8004894 <__swsetup_r>
 800483e:	b118      	cbz	r0, 8004848 <__swbuf_r+0x32>
 8004840:	f04f 37ff 	mov.w	r7, #4294967295
 8004844:	4638      	mov	r0, r7
 8004846:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004848:	6823      	ldr	r3, [r4, #0]
 800484a:	6922      	ldr	r2, [r4, #16]
 800484c:	1a98      	subs	r0, r3, r2
 800484e:	6963      	ldr	r3, [r4, #20]
 8004850:	b2f6      	uxtb	r6, r6
 8004852:	4283      	cmp	r3, r0
 8004854:	4637      	mov	r7, r6
 8004856:	dc05      	bgt.n	8004864 <__swbuf_r+0x4e>
 8004858:	4621      	mov	r1, r4
 800485a:	4628      	mov	r0, r5
 800485c:	f001 fd88 	bl	8006370 <_fflush_r>
 8004860:	2800      	cmp	r0, #0
 8004862:	d1ed      	bne.n	8004840 <__swbuf_r+0x2a>
 8004864:	68a3      	ldr	r3, [r4, #8]
 8004866:	3b01      	subs	r3, #1
 8004868:	60a3      	str	r3, [r4, #8]
 800486a:	6823      	ldr	r3, [r4, #0]
 800486c:	1c5a      	adds	r2, r3, #1
 800486e:	6022      	str	r2, [r4, #0]
 8004870:	701e      	strb	r6, [r3, #0]
 8004872:	6962      	ldr	r2, [r4, #20]
 8004874:	1c43      	adds	r3, r0, #1
 8004876:	429a      	cmp	r2, r3
 8004878:	d004      	beq.n	8004884 <__swbuf_r+0x6e>
 800487a:	89a3      	ldrh	r3, [r4, #12]
 800487c:	07db      	lsls	r3, r3, #31
 800487e:	d5e1      	bpl.n	8004844 <__swbuf_r+0x2e>
 8004880:	2e0a      	cmp	r6, #10
 8004882:	d1df      	bne.n	8004844 <__swbuf_r+0x2e>
 8004884:	4621      	mov	r1, r4
 8004886:	4628      	mov	r0, r5
 8004888:	f001 fd72 	bl	8006370 <_fflush_r>
 800488c:	2800      	cmp	r0, #0
 800488e:	d0d9      	beq.n	8004844 <__swbuf_r+0x2e>
 8004890:	e7d6      	b.n	8004840 <__swbuf_r+0x2a>
	...

08004894 <__swsetup_r>:
 8004894:	b538      	push	{r3, r4, r5, lr}
 8004896:	4b29      	ldr	r3, [pc, #164]	@ (800493c <__swsetup_r+0xa8>)
 8004898:	4605      	mov	r5, r0
 800489a:	6818      	ldr	r0, [r3, #0]
 800489c:	460c      	mov	r4, r1
 800489e:	b118      	cbz	r0, 80048a8 <__swsetup_r+0x14>
 80048a0:	6a03      	ldr	r3, [r0, #32]
 80048a2:	b90b      	cbnz	r3, 80048a8 <__swsetup_r+0x14>
 80048a4:	f7ff fe0a 	bl	80044bc <__sinit>
 80048a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048ac:	0719      	lsls	r1, r3, #28
 80048ae:	d422      	bmi.n	80048f6 <__swsetup_r+0x62>
 80048b0:	06da      	lsls	r2, r3, #27
 80048b2:	d407      	bmi.n	80048c4 <__swsetup_r+0x30>
 80048b4:	2209      	movs	r2, #9
 80048b6:	602a      	str	r2, [r5, #0]
 80048b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048bc:	81a3      	strh	r3, [r4, #12]
 80048be:	f04f 30ff 	mov.w	r0, #4294967295
 80048c2:	e033      	b.n	800492c <__swsetup_r+0x98>
 80048c4:	0758      	lsls	r0, r3, #29
 80048c6:	d512      	bpl.n	80048ee <__swsetup_r+0x5a>
 80048c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80048ca:	b141      	cbz	r1, 80048de <__swsetup_r+0x4a>
 80048cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80048d0:	4299      	cmp	r1, r3
 80048d2:	d002      	beq.n	80048da <__swsetup_r+0x46>
 80048d4:	4628      	mov	r0, r5
 80048d6:	f000 ff0b 	bl	80056f0 <_free_r>
 80048da:	2300      	movs	r3, #0
 80048dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80048de:	89a3      	ldrh	r3, [r4, #12]
 80048e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80048e4:	81a3      	strh	r3, [r4, #12]
 80048e6:	2300      	movs	r3, #0
 80048e8:	6063      	str	r3, [r4, #4]
 80048ea:	6923      	ldr	r3, [r4, #16]
 80048ec:	6023      	str	r3, [r4, #0]
 80048ee:	89a3      	ldrh	r3, [r4, #12]
 80048f0:	f043 0308 	orr.w	r3, r3, #8
 80048f4:	81a3      	strh	r3, [r4, #12]
 80048f6:	6923      	ldr	r3, [r4, #16]
 80048f8:	b94b      	cbnz	r3, 800490e <__swsetup_r+0x7a>
 80048fa:	89a3      	ldrh	r3, [r4, #12]
 80048fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004900:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004904:	d003      	beq.n	800490e <__swsetup_r+0x7a>
 8004906:	4621      	mov	r1, r4
 8004908:	4628      	mov	r0, r5
 800490a:	f001 fd7f 	bl	800640c <__smakebuf_r>
 800490e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004912:	f013 0201 	ands.w	r2, r3, #1
 8004916:	d00a      	beq.n	800492e <__swsetup_r+0x9a>
 8004918:	2200      	movs	r2, #0
 800491a:	60a2      	str	r2, [r4, #8]
 800491c:	6962      	ldr	r2, [r4, #20]
 800491e:	4252      	negs	r2, r2
 8004920:	61a2      	str	r2, [r4, #24]
 8004922:	6922      	ldr	r2, [r4, #16]
 8004924:	b942      	cbnz	r2, 8004938 <__swsetup_r+0xa4>
 8004926:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800492a:	d1c5      	bne.n	80048b8 <__swsetup_r+0x24>
 800492c:	bd38      	pop	{r3, r4, r5, pc}
 800492e:	0799      	lsls	r1, r3, #30
 8004930:	bf58      	it	pl
 8004932:	6962      	ldrpl	r2, [r4, #20]
 8004934:	60a2      	str	r2, [r4, #8]
 8004936:	e7f4      	b.n	8004922 <__swsetup_r+0x8e>
 8004938:	2000      	movs	r0, #0
 800493a:	e7f7      	b.n	800492c <__swsetup_r+0x98>
 800493c:	20000014 	.word	0x20000014

08004940 <memset>:
 8004940:	4402      	add	r2, r0
 8004942:	4603      	mov	r3, r0
 8004944:	4293      	cmp	r3, r2
 8004946:	d100      	bne.n	800494a <memset+0xa>
 8004948:	4770      	bx	lr
 800494a:	f803 1b01 	strb.w	r1, [r3], #1
 800494e:	e7f9      	b.n	8004944 <memset+0x4>

08004950 <_localeconv_r>:
 8004950:	4800      	ldr	r0, [pc, #0]	@ (8004954 <_localeconv_r+0x4>)
 8004952:	4770      	bx	lr
 8004954:	20000154 	.word	0x20000154

08004958 <_close_r>:
 8004958:	b538      	push	{r3, r4, r5, lr}
 800495a:	4d06      	ldr	r5, [pc, #24]	@ (8004974 <_close_r+0x1c>)
 800495c:	2300      	movs	r3, #0
 800495e:	4604      	mov	r4, r0
 8004960:	4608      	mov	r0, r1
 8004962:	602b      	str	r3, [r5, #0]
 8004964:	f7fe f910 	bl	8002b88 <_close>
 8004968:	1c43      	adds	r3, r0, #1
 800496a:	d102      	bne.n	8004972 <_close_r+0x1a>
 800496c:	682b      	ldr	r3, [r5, #0]
 800496e:	b103      	cbz	r3, 8004972 <_close_r+0x1a>
 8004970:	6023      	str	r3, [r4, #0]
 8004972:	bd38      	pop	{r3, r4, r5, pc}
 8004974:	200003e8 	.word	0x200003e8

08004978 <_lseek_r>:
 8004978:	b538      	push	{r3, r4, r5, lr}
 800497a:	4d07      	ldr	r5, [pc, #28]	@ (8004998 <_lseek_r+0x20>)
 800497c:	4604      	mov	r4, r0
 800497e:	4608      	mov	r0, r1
 8004980:	4611      	mov	r1, r2
 8004982:	2200      	movs	r2, #0
 8004984:	602a      	str	r2, [r5, #0]
 8004986:	461a      	mov	r2, r3
 8004988:	f7fe f925 	bl	8002bd6 <_lseek>
 800498c:	1c43      	adds	r3, r0, #1
 800498e:	d102      	bne.n	8004996 <_lseek_r+0x1e>
 8004990:	682b      	ldr	r3, [r5, #0]
 8004992:	b103      	cbz	r3, 8004996 <_lseek_r+0x1e>
 8004994:	6023      	str	r3, [r4, #0]
 8004996:	bd38      	pop	{r3, r4, r5, pc}
 8004998:	200003e8 	.word	0x200003e8

0800499c <_read_r>:
 800499c:	b538      	push	{r3, r4, r5, lr}
 800499e:	4d07      	ldr	r5, [pc, #28]	@ (80049bc <_read_r+0x20>)
 80049a0:	4604      	mov	r4, r0
 80049a2:	4608      	mov	r0, r1
 80049a4:	4611      	mov	r1, r2
 80049a6:	2200      	movs	r2, #0
 80049a8:	602a      	str	r2, [r5, #0]
 80049aa:	461a      	mov	r2, r3
 80049ac:	f7fe f8cf 	bl	8002b4e <_read>
 80049b0:	1c43      	adds	r3, r0, #1
 80049b2:	d102      	bne.n	80049ba <_read_r+0x1e>
 80049b4:	682b      	ldr	r3, [r5, #0]
 80049b6:	b103      	cbz	r3, 80049ba <_read_r+0x1e>
 80049b8:	6023      	str	r3, [r4, #0]
 80049ba:	bd38      	pop	{r3, r4, r5, pc}
 80049bc:	200003e8 	.word	0x200003e8

080049c0 <_write_r>:
 80049c0:	b538      	push	{r3, r4, r5, lr}
 80049c2:	4d07      	ldr	r5, [pc, #28]	@ (80049e0 <_write_r+0x20>)
 80049c4:	4604      	mov	r4, r0
 80049c6:	4608      	mov	r0, r1
 80049c8:	4611      	mov	r1, r2
 80049ca:	2200      	movs	r2, #0
 80049cc:	602a      	str	r2, [r5, #0]
 80049ce:	461a      	mov	r2, r3
 80049d0:	f7fe f816 	bl	8002a00 <_write>
 80049d4:	1c43      	adds	r3, r0, #1
 80049d6:	d102      	bne.n	80049de <_write_r+0x1e>
 80049d8:	682b      	ldr	r3, [r5, #0]
 80049da:	b103      	cbz	r3, 80049de <_write_r+0x1e>
 80049dc:	6023      	str	r3, [r4, #0]
 80049de:	bd38      	pop	{r3, r4, r5, pc}
 80049e0:	200003e8 	.word	0x200003e8

080049e4 <__errno>:
 80049e4:	4b01      	ldr	r3, [pc, #4]	@ (80049ec <__errno+0x8>)
 80049e6:	6818      	ldr	r0, [r3, #0]
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	20000014 	.word	0x20000014

080049f0 <__libc_init_array>:
 80049f0:	b570      	push	{r4, r5, r6, lr}
 80049f2:	4d0d      	ldr	r5, [pc, #52]	@ (8004a28 <__libc_init_array+0x38>)
 80049f4:	4c0d      	ldr	r4, [pc, #52]	@ (8004a2c <__libc_init_array+0x3c>)
 80049f6:	1b64      	subs	r4, r4, r5
 80049f8:	10a4      	asrs	r4, r4, #2
 80049fa:	2600      	movs	r6, #0
 80049fc:	42a6      	cmp	r6, r4
 80049fe:	d109      	bne.n	8004a14 <__libc_init_array+0x24>
 8004a00:	4d0b      	ldr	r5, [pc, #44]	@ (8004a30 <__libc_init_array+0x40>)
 8004a02:	4c0c      	ldr	r4, [pc, #48]	@ (8004a34 <__libc_init_array+0x44>)
 8004a04:	f002 fb92 	bl	800712c <_init>
 8004a08:	1b64      	subs	r4, r4, r5
 8004a0a:	10a4      	asrs	r4, r4, #2
 8004a0c:	2600      	movs	r6, #0
 8004a0e:	42a6      	cmp	r6, r4
 8004a10:	d105      	bne.n	8004a1e <__libc_init_array+0x2e>
 8004a12:	bd70      	pop	{r4, r5, r6, pc}
 8004a14:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a18:	4798      	blx	r3
 8004a1a:	3601      	adds	r6, #1
 8004a1c:	e7ee      	b.n	80049fc <__libc_init_array+0xc>
 8004a1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a22:	4798      	blx	r3
 8004a24:	3601      	adds	r6, #1
 8004a26:	e7f2      	b.n	8004a0e <__libc_init_array+0x1e>
 8004a28:	080088e8 	.word	0x080088e8
 8004a2c:	080088e8 	.word	0x080088e8
 8004a30:	080088e8 	.word	0x080088e8
 8004a34:	080088ec 	.word	0x080088ec

08004a38 <__retarget_lock_init_recursive>:
 8004a38:	4770      	bx	lr

08004a3a <__retarget_lock_acquire_recursive>:
 8004a3a:	4770      	bx	lr

08004a3c <__retarget_lock_release_recursive>:
 8004a3c:	4770      	bx	lr

08004a3e <quorem>:
 8004a3e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a42:	6903      	ldr	r3, [r0, #16]
 8004a44:	690c      	ldr	r4, [r1, #16]
 8004a46:	42a3      	cmp	r3, r4
 8004a48:	4607      	mov	r7, r0
 8004a4a:	db7e      	blt.n	8004b4a <quorem+0x10c>
 8004a4c:	3c01      	subs	r4, #1
 8004a4e:	f101 0814 	add.w	r8, r1, #20
 8004a52:	00a3      	lsls	r3, r4, #2
 8004a54:	f100 0514 	add.w	r5, r0, #20
 8004a58:	9300      	str	r3, [sp, #0]
 8004a5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004a5e:	9301      	str	r3, [sp, #4]
 8004a60:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004a64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004a68:	3301      	adds	r3, #1
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004a70:	fbb2 f6f3 	udiv	r6, r2, r3
 8004a74:	d32e      	bcc.n	8004ad4 <quorem+0x96>
 8004a76:	f04f 0a00 	mov.w	sl, #0
 8004a7a:	46c4      	mov	ip, r8
 8004a7c:	46ae      	mov	lr, r5
 8004a7e:	46d3      	mov	fp, sl
 8004a80:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004a84:	b298      	uxth	r0, r3
 8004a86:	fb06 a000 	mla	r0, r6, r0, sl
 8004a8a:	0c02      	lsrs	r2, r0, #16
 8004a8c:	0c1b      	lsrs	r3, r3, #16
 8004a8e:	fb06 2303 	mla	r3, r6, r3, r2
 8004a92:	f8de 2000 	ldr.w	r2, [lr]
 8004a96:	b280      	uxth	r0, r0
 8004a98:	b292      	uxth	r2, r2
 8004a9a:	1a12      	subs	r2, r2, r0
 8004a9c:	445a      	add	r2, fp
 8004a9e:	f8de 0000 	ldr.w	r0, [lr]
 8004aa2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004aac:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004ab0:	b292      	uxth	r2, r2
 8004ab2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004ab6:	45e1      	cmp	r9, ip
 8004ab8:	f84e 2b04 	str.w	r2, [lr], #4
 8004abc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004ac0:	d2de      	bcs.n	8004a80 <quorem+0x42>
 8004ac2:	9b00      	ldr	r3, [sp, #0]
 8004ac4:	58eb      	ldr	r3, [r5, r3]
 8004ac6:	b92b      	cbnz	r3, 8004ad4 <quorem+0x96>
 8004ac8:	9b01      	ldr	r3, [sp, #4]
 8004aca:	3b04      	subs	r3, #4
 8004acc:	429d      	cmp	r5, r3
 8004ace:	461a      	mov	r2, r3
 8004ad0:	d32f      	bcc.n	8004b32 <quorem+0xf4>
 8004ad2:	613c      	str	r4, [r7, #16]
 8004ad4:	4638      	mov	r0, r7
 8004ad6:	f001 f97d 	bl	8005dd4 <__mcmp>
 8004ada:	2800      	cmp	r0, #0
 8004adc:	db25      	blt.n	8004b2a <quorem+0xec>
 8004ade:	4629      	mov	r1, r5
 8004ae0:	2000      	movs	r0, #0
 8004ae2:	f858 2b04 	ldr.w	r2, [r8], #4
 8004ae6:	f8d1 c000 	ldr.w	ip, [r1]
 8004aea:	fa1f fe82 	uxth.w	lr, r2
 8004aee:	fa1f f38c 	uxth.w	r3, ip
 8004af2:	eba3 030e 	sub.w	r3, r3, lr
 8004af6:	4403      	add	r3, r0
 8004af8:	0c12      	lsrs	r2, r2, #16
 8004afa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004afe:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b08:	45c1      	cmp	r9, r8
 8004b0a:	f841 3b04 	str.w	r3, [r1], #4
 8004b0e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004b12:	d2e6      	bcs.n	8004ae2 <quorem+0xa4>
 8004b14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b18:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b1c:	b922      	cbnz	r2, 8004b28 <quorem+0xea>
 8004b1e:	3b04      	subs	r3, #4
 8004b20:	429d      	cmp	r5, r3
 8004b22:	461a      	mov	r2, r3
 8004b24:	d30b      	bcc.n	8004b3e <quorem+0x100>
 8004b26:	613c      	str	r4, [r7, #16]
 8004b28:	3601      	adds	r6, #1
 8004b2a:	4630      	mov	r0, r6
 8004b2c:	b003      	add	sp, #12
 8004b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b32:	6812      	ldr	r2, [r2, #0]
 8004b34:	3b04      	subs	r3, #4
 8004b36:	2a00      	cmp	r2, #0
 8004b38:	d1cb      	bne.n	8004ad2 <quorem+0x94>
 8004b3a:	3c01      	subs	r4, #1
 8004b3c:	e7c6      	b.n	8004acc <quorem+0x8e>
 8004b3e:	6812      	ldr	r2, [r2, #0]
 8004b40:	3b04      	subs	r3, #4
 8004b42:	2a00      	cmp	r2, #0
 8004b44:	d1ef      	bne.n	8004b26 <quorem+0xe8>
 8004b46:	3c01      	subs	r4, #1
 8004b48:	e7ea      	b.n	8004b20 <quorem+0xe2>
 8004b4a:	2000      	movs	r0, #0
 8004b4c:	e7ee      	b.n	8004b2c <quorem+0xee>
	...

08004b50 <_dtoa_r>:
 8004b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b54:	69c7      	ldr	r7, [r0, #28]
 8004b56:	b097      	sub	sp, #92	@ 0x5c
 8004b58:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004b5c:	ec55 4b10 	vmov	r4, r5, d0
 8004b60:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8004b62:	9107      	str	r1, [sp, #28]
 8004b64:	4681      	mov	r9, r0
 8004b66:	920c      	str	r2, [sp, #48]	@ 0x30
 8004b68:	9311      	str	r3, [sp, #68]	@ 0x44
 8004b6a:	b97f      	cbnz	r7, 8004b8c <_dtoa_r+0x3c>
 8004b6c:	2010      	movs	r0, #16
 8004b6e:	f000 fe09 	bl	8005784 <malloc>
 8004b72:	4602      	mov	r2, r0
 8004b74:	f8c9 001c 	str.w	r0, [r9, #28]
 8004b78:	b920      	cbnz	r0, 8004b84 <_dtoa_r+0x34>
 8004b7a:	4ba9      	ldr	r3, [pc, #676]	@ (8004e20 <_dtoa_r+0x2d0>)
 8004b7c:	21ef      	movs	r1, #239	@ 0xef
 8004b7e:	48a9      	ldr	r0, [pc, #676]	@ (8004e24 <_dtoa_r+0x2d4>)
 8004b80:	f001 fcf4 	bl	800656c <__assert_func>
 8004b84:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004b88:	6007      	str	r7, [r0, #0]
 8004b8a:	60c7      	str	r7, [r0, #12]
 8004b8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004b90:	6819      	ldr	r1, [r3, #0]
 8004b92:	b159      	cbz	r1, 8004bac <_dtoa_r+0x5c>
 8004b94:	685a      	ldr	r2, [r3, #4]
 8004b96:	604a      	str	r2, [r1, #4]
 8004b98:	2301      	movs	r3, #1
 8004b9a:	4093      	lsls	r3, r2
 8004b9c:	608b      	str	r3, [r1, #8]
 8004b9e:	4648      	mov	r0, r9
 8004ba0:	f000 fee6 	bl	8005970 <_Bfree>
 8004ba4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]
 8004bac:	1e2b      	subs	r3, r5, #0
 8004bae:	bfb9      	ittee	lt
 8004bb0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004bb4:	9305      	strlt	r3, [sp, #20]
 8004bb6:	2300      	movge	r3, #0
 8004bb8:	6033      	strge	r3, [r6, #0]
 8004bba:	9f05      	ldr	r7, [sp, #20]
 8004bbc:	4b9a      	ldr	r3, [pc, #616]	@ (8004e28 <_dtoa_r+0x2d8>)
 8004bbe:	bfbc      	itt	lt
 8004bc0:	2201      	movlt	r2, #1
 8004bc2:	6032      	strlt	r2, [r6, #0]
 8004bc4:	43bb      	bics	r3, r7
 8004bc6:	d112      	bne.n	8004bee <_dtoa_r+0x9e>
 8004bc8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004bca:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004bce:	6013      	str	r3, [r2, #0]
 8004bd0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004bd4:	4323      	orrs	r3, r4
 8004bd6:	f000 855a 	beq.w	800568e <_dtoa_r+0xb3e>
 8004bda:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004bdc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8004e3c <_dtoa_r+0x2ec>
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	f000 855c 	beq.w	800569e <_dtoa_r+0xb4e>
 8004be6:	f10a 0303 	add.w	r3, sl, #3
 8004bea:	f000 bd56 	b.w	800569a <_dtoa_r+0xb4a>
 8004bee:	ed9d 7b04 	vldr	d7, [sp, #16]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	ec51 0b17 	vmov	r0, r1, d7
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8004bfe:	f7fb ff7b 	bl	8000af8 <__aeabi_dcmpeq>
 8004c02:	4680      	mov	r8, r0
 8004c04:	b158      	cbz	r0, 8004c1e <_dtoa_r+0xce>
 8004c06:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004c08:	2301      	movs	r3, #1
 8004c0a:	6013      	str	r3, [r2, #0]
 8004c0c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004c0e:	b113      	cbz	r3, 8004c16 <_dtoa_r+0xc6>
 8004c10:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8004c12:	4b86      	ldr	r3, [pc, #536]	@ (8004e2c <_dtoa_r+0x2dc>)
 8004c14:	6013      	str	r3, [r2, #0]
 8004c16:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8004e40 <_dtoa_r+0x2f0>
 8004c1a:	f000 bd40 	b.w	800569e <_dtoa_r+0xb4e>
 8004c1e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8004c22:	aa14      	add	r2, sp, #80	@ 0x50
 8004c24:	a915      	add	r1, sp, #84	@ 0x54
 8004c26:	4648      	mov	r0, r9
 8004c28:	f001 f984 	bl	8005f34 <__d2b>
 8004c2c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004c30:	9002      	str	r0, [sp, #8]
 8004c32:	2e00      	cmp	r6, #0
 8004c34:	d078      	beq.n	8004d28 <_dtoa_r+0x1d8>
 8004c36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c38:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8004c3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004c44:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004c48:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004c4c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004c50:	4619      	mov	r1, r3
 8004c52:	2200      	movs	r2, #0
 8004c54:	4b76      	ldr	r3, [pc, #472]	@ (8004e30 <_dtoa_r+0x2e0>)
 8004c56:	f7fb fb2f 	bl	80002b8 <__aeabi_dsub>
 8004c5a:	a36b      	add	r3, pc, #428	@ (adr r3, 8004e08 <_dtoa_r+0x2b8>)
 8004c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c60:	f7fb fce2 	bl	8000628 <__aeabi_dmul>
 8004c64:	a36a      	add	r3, pc, #424	@ (adr r3, 8004e10 <_dtoa_r+0x2c0>)
 8004c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c6a:	f7fb fb27 	bl	80002bc <__adddf3>
 8004c6e:	4604      	mov	r4, r0
 8004c70:	4630      	mov	r0, r6
 8004c72:	460d      	mov	r5, r1
 8004c74:	f7fb fc6e 	bl	8000554 <__aeabi_i2d>
 8004c78:	a367      	add	r3, pc, #412	@ (adr r3, 8004e18 <_dtoa_r+0x2c8>)
 8004c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c7e:	f7fb fcd3 	bl	8000628 <__aeabi_dmul>
 8004c82:	4602      	mov	r2, r0
 8004c84:	460b      	mov	r3, r1
 8004c86:	4620      	mov	r0, r4
 8004c88:	4629      	mov	r1, r5
 8004c8a:	f7fb fb17 	bl	80002bc <__adddf3>
 8004c8e:	4604      	mov	r4, r0
 8004c90:	460d      	mov	r5, r1
 8004c92:	f7fb ff79 	bl	8000b88 <__aeabi_d2iz>
 8004c96:	2200      	movs	r2, #0
 8004c98:	4607      	mov	r7, r0
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	4620      	mov	r0, r4
 8004c9e:	4629      	mov	r1, r5
 8004ca0:	f7fb ff34 	bl	8000b0c <__aeabi_dcmplt>
 8004ca4:	b140      	cbz	r0, 8004cb8 <_dtoa_r+0x168>
 8004ca6:	4638      	mov	r0, r7
 8004ca8:	f7fb fc54 	bl	8000554 <__aeabi_i2d>
 8004cac:	4622      	mov	r2, r4
 8004cae:	462b      	mov	r3, r5
 8004cb0:	f7fb ff22 	bl	8000af8 <__aeabi_dcmpeq>
 8004cb4:	b900      	cbnz	r0, 8004cb8 <_dtoa_r+0x168>
 8004cb6:	3f01      	subs	r7, #1
 8004cb8:	2f16      	cmp	r7, #22
 8004cba:	d852      	bhi.n	8004d62 <_dtoa_r+0x212>
 8004cbc:	4b5d      	ldr	r3, [pc, #372]	@ (8004e34 <_dtoa_r+0x2e4>)
 8004cbe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004cca:	f7fb ff1f 	bl	8000b0c <__aeabi_dcmplt>
 8004cce:	2800      	cmp	r0, #0
 8004cd0:	d049      	beq.n	8004d66 <_dtoa_r+0x216>
 8004cd2:	3f01      	subs	r7, #1
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	9310      	str	r3, [sp, #64]	@ 0x40
 8004cd8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004cda:	1b9b      	subs	r3, r3, r6
 8004cdc:	1e5a      	subs	r2, r3, #1
 8004cde:	bf45      	ittet	mi
 8004ce0:	f1c3 0301 	rsbmi	r3, r3, #1
 8004ce4:	9300      	strmi	r3, [sp, #0]
 8004ce6:	2300      	movpl	r3, #0
 8004ce8:	2300      	movmi	r3, #0
 8004cea:	9206      	str	r2, [sp, #24]
 8004cec:	bf54      	ite	pl
 8004cee:	9300      	strpl	r3, [sp, #0]
 8004cf0:	9306      	strmi	r3, [sp, #24]
 8004cf2:	2f00      	cmp	r7, #0
 8004cf4:	db39      	blt.n	8004d6a <_dtoa_r+0x21a>
 8004cf6:	9b06      	ldr	r3, [sp, #24]
 8004cf8:	970d      	str	r7, [sp, #52]	@ 0x34
 8004cfa:	443b      	add	r3, r7
 8004cfc:	9306      	str	r3, [sp, #24]
 8004cfe:	2300      	movs	r3, #0
 8004d00:	9308      	str	r3, [sp, #32]
 8004d02:	9b07      	ldr	r3, [sp, #28]
 8004d04:	2b09      	cmp	r3, #9
 8004d06:	d863      	bhi.n	8004dd0 <_dtoa_r+0x280>
 8004d08:	2b05      	cmp	r3, #5
 8004d0a:	bfc4      	itt	gt
 8004d0c:	3b04      	subgt	r3, #4
 8004d0e:	9307      	strgt	r3, [sp, #28]
 8004d10:	9b07      	ldr	r3, [sp, #28]
 8004d12:	f1a3 0302 	sub.w	r3, r3, #2
 8004d16:	bfcc      	ite	gt
 8004d18:	2400      	movgt	r4, #0
 8004d1a:	2401      	movle	r4, #1
 8004d1c:	2b03      	cmp	r3, #3
 8004d1e:	d863      	bhi.n	8004de8 <_dtoa_r+0x298>
 8004d20:	e8df f003 	tbb	[pc, r3]
 8004d24:	2b375452 	.word	0x2b375452
 8004d28:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004d2c:	441e      	add	r6, r3
 8004d2e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004d32:	2b20      	cmp	r3, #32
 8004d34:	bfc1      	itttt	gt
 8004d36:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004d3a:	409f      	lslgt	r7, r3
 8004d3c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004d40:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004d44:	bfd6      	itet	le
 8004d46:	f1c3 0320 	rsble	r3, r3, #32
 8004d4a:	ea47 0003 	orrgt.w	r0, r7, r3
 8004d4e:	fa04 f003 	lslle.w	r0, r4, r3
 8004d52:	f7fb fbef 	bl	8000534 <__aeabi_ui2d>
 8004d56:	2201      	movs	r2, #1
 8004d58:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004d5c:	3e01      	subs	r6, #1
 8004d5e:	9212      	str	r2, [sp, #72]	@ 0x48
 8004d60:	e776      	b.n	8004c50 <_dtoa_r+0x100>
 8004d62:	2301      	movs	r3, #1
 8004d64:	e7b7      	b.n	8004cd6 <_dtoa_r+0x186>
 8004d66:	9010      	str	r0, [sp, #64]	@ 0x40
 8004d68:	e7b6      	b.n	8004cd8 <_dtoa_r+0x188>
 8004d6a:	9b00      	ldr	r3, [sp, #0]
 8004d6c:	1bdb      	subs	r3, r3, r7
 8004d6e:	9300      	str	r3, [sp, #0]
 8004d70:	427b      	negs	r3, r7
 8004d72:	9308      	str	r3, [sp, #32]
 8004d74:	2300      	movs	r3, #0
 8004d76:	930d      	str	r3, [sp, #52]	@ 0x34
 8004d78:	e7c3      	b.n	8004d02 <_dtoa_r+0x1b2>
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004d80:	eb07 0b03 	add.w	fp, r7, r3
 8004d84:	f10b 0301 	add.w	r3, fp, #1
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	9303      	str	r3, [sp, #12]
 8004d8c:	bfb8      	it	lt
 8004d8e:	2301      	movlt	r3, #1
 8004d90:	e006      	b.n	8004da0 <_dtoa_r+0x250>
 8004d92:	2301      	movs	r3, #1
 8004d94:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	dd28      	ble.n	8004dee <_dtoa_r+0x29e>
 8004d9c:	469b      	mov	fp, r3
 8004d9e:	9303      	str	r3, [sp, #12]
 8004da0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8004da4:	2100      	movs	r1, #0
 8004da6:	2204      	movs	r2, #4
 8004da8:	f102 0514 	add.w	r5, r2, #20
 8004dac:	429d      	cmp	r5, r3
 8004dae:	d926      	bls.n	8004dfe <_dtoa_r+0x2ae>
 8004db0:	6041      	str	r1, [r0, #4]
 8004db2:	4648      	mov	r0, r9
 8004db4:	f000 fd9c 	bl	80058f0 <_Balloc>
 8004db8:	4682      	mov	sl, r0
 8004dba:	2800      	cmp	r0, #0
 8004dbc:	d142      	bne.n	8004e44 <_dtoa_r+0x2f4>
 8004dbe:	4b1e      	ldr	r3, [pc, #120]	@ (8004e38 <_dtoa_r+0x2e8>)
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	f240 11af 	movw	r1, #431	@ 0x1af
 8004dc6:	e6da      	b.n	8004b7e <_dtoa_r+0x2e>
 8004dc8:	2300      	movs	r3, #0
 8004dca:	e7e3      	b.n	8004d94 <_dtoa_r+0x244>
 8004dcc:	2300      	movs	r3, #0
 8004dce:	e7d5      	b.n	8004d7c <_dtoa_r+0x22c>
 8004dd0:	2401      	movs	r4, #1
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	9307      	str	r3, [sp, #28]
 8004dd6:	9409      	str	r4, [sp, #36]	@ 0x24
 8004dd8:	f04f 3bff 	mov.w	fp, #4294967295
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f8cd b00c 	str.w	fp, [sp, #12]
 8004de2:	2312      	movs	r3, #18
 8004de4:	920c      	str	r2, [sp, #48]	@ 0x30
 8004de6:	e7db      	b.n	8004da0 <_dtoa_r+0x250>
 8004de8:	2301      	movs	r3, #1
 8004dea:	9309      	str	r3, [sp, #36]	@ 0x24
 8004dec:	e7f4      	b.n	8004dd8 <_dtoa_r+0x288>
 8004dee:	f04f 0b01 	mov.w	fp, #1
 8004df2:	f8cd b00c 	str.w	fp, [sp, #12]
 8004df6:	465b      	mov	r3, fp
 8004df8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8004dfc:	e7d0      	b.n	8004da0 <_dtoa_r+0x250>
 8004dfe:	3101      	adds	r1, #1
 8004e00:	0052      	lsls	r2, r2, #1
 8004e02:	e7d1      	b.n	8004da8 <_dtoa_r+0x258>
 8004e04:	f3af 8000 	nop.w
 8004e08:	636f4361 	.word	0x636f4361
 8004e0c:	3fd287a7 	.word	0x3fd287a7
 8004e10:	8b60c8b3 	.word	0x8b60c8b3
 8004e14:	3fc68a28 	.word	0x3fc68a28
 8004e18:	509f79fb 	.word	0x509f79fb
 8004e1c:	3fd34413 	.word	0x3fd34413
 8004e20:	080082de 	.word	0x080082de
 8004e24:	080082f5 	.word	0x080082f5
 8004e28:	7ff00000 	.word	0x7ff00000
 8004e2c:	080082ae 	.word	0x080082ae
 8004e30:	3ff80000 	.word	0x3ff80000
 8004e34:	08008448 	.word	0x08008448
 8004e38:	0800834d 	.word	0x0800834d
 8004e3c:	080082da 	.word	0x080082da
 8004e40:	080082ad 	.word	0x080082ad
 8004e44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004e48:	6018      	str	r0, [r3, #0]
 8004e4a:	9b03      	ldr	r3, [sp, #12]
 8004e4c:	2b0e      	cmp	r3, #14
 8004e4e:	f200 80a1 	bhi.w	8004f94 <_dtoa_r+0x444>
 8004e52:	2c00      	cmp	r4, #0
 8004e54:	f000 809e 	beq.w	8004f94 <_dtoa_r+0x444>
 8004e58:	2f00      	cmp	r7, #0
 8004e5a:	dd33      	ble.n	8004ec4 <_dtoa_r+0x374>
 8004e5c:	4b9c      	ldr	r3, [pc, #624]	@ (80050d0 <_dtoa_r+0x580>)
 8004e5e:	f007 020f 	and.w	r2, r7, #15
 8004e62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004e66:	ed93 7b00 	vldr	d7, [r3]
 8004e6a:	05f8      	lsls	r0, r7, #23
 8004e6c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8004e70:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004e74:	d516      	bpl.n	8004ea4 <_dtoa_r+0x354>
 8004e76:	4b97      	ldr	r3, [pc, #604]	@ (80050d4 <_dtoa_r+0x584>)
 8004e78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004e7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004e80:	f7fb fcfc 	bl	800087c <__aeabi_ddiv>
 8004e84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e88:	f004 040f 	and.w	r4, r4, #15
 8004e8c:	2603      	movs	r6, #3
 8004e8e:	4d91      	ldr	r5, [pc, #580]	@ (80050d4 <_dtoa_r+0x584>)
 8004e90:	b954      	cbnz	r4, 8004ea8 <_dtoa_r+0x358>
 8004e92:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004e96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e9a:	f7fb fcef 	bl	800087c <__aeabi_ddiv>
 8004e9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ea2:	e028      	b.n	8004ef6 <_dtoa_r+0x3a6>
 8004ea4:	2602      	movs	r6, #2
 8004ea6:	e7f2      	b.n	8004e8e <_dtoa_r+0x33e>
 8004ea8:	07e1      	lsls	r1, r4, #31
 8004eaa:	d508      	bpl.n	8004ebe <_dtoa_r+0x36e>
 8004eac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004eb0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004eb4:	f7fb fbb8 	bl	8000628 <__aeabi_dmul>
 8004eb8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004ebc:	3601      	adds	r6, #1
 8004ebe:	1064      	asrs	r4, r4, #1
 8004ec0:	3508      	adds	r5, #8
 8004ec2:	e7e5      	b.n	8004e90 <_dtoa_r+0x340>
 8004ec4:	f000 80af 	beq.w	8005026 <_dtoa_r+0x4d6>
 8004ec8:	427c      	negs	r4, r7
 8004eca:	4b81      	ldr	r3, [pc, #516]	@ (80050d0 <_dtoa_r+0x580>)
 8004ecc:	4d81      	ldr	r5, [pc, #516]	@ (80050d4 <_dtoa_r+0x584>)
 8004ece:	f004 020f 	and.w	r2, r4, #15
 8004ed2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eda:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004ede:	f7fb fba3 	bl	8000628 <__aeabi_dmul>
 8004ee2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ee6:	1124      	asrs	r4, r4, #4
 8004ee8:	2300      	movs	r3, #0
 8004eea:	2602      	movs	r6, #2
 8004eec:	2c00      	cmp	r4, #0
 8004eee:	f040 808f 	bne.w	8005010 <_dtoa_r+0x4c0>
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d1d3      	bne.n	8004e9e <_dtoa_r+0x34e>
 8004ef6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004ef8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	f000 8094 	beq.w	800502a <_dtoa_r+0x4da>
 8004f02:	4b75      	ldr	r3, [pc, #468]	@ (80050d8 <_dtoa_r+0x588>)
 8004f04:	2200      	movs	r2, #0
 8004f06:	4620      	mov	r0, r4
 8004f08:	4629      	mov	r1, r5
 8004f0a:	f7fb fdff 	bl	8000b0c <__aeabi_dcmplt>
 8004f0e:	2800      	cmp	r0, #0
 8004f10:	f000 808b 	beq.w	800502a <_dtoa_r+0x4da>
 8004f14:	9b03      	ldr	r3, [sp, #12]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	f000 8087 	beq.w	800502a <_dtoa_r+0x4da>
 8004f1c:	f1bb 0f00 	cmp.w	fp, #0
 8004f20:	dd34      	ble.n	8004f8c <_dtoa_r+0x43c>
 8004f22:	4620      	mov	r0, r4
 8004f24:	4b6d      	ldr	r3, [pc, #436]	@ (80050dc <_dtoa_r+0x58c>)
 8004f26:	2200      	movs	r2, #0
 8004f28:	4629      	mov	r1, r5
 8004f2a:	f7fb fb7d 	bl	8000628 <__aeabi_dmul>
 8004f2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004f32:	f107 38ff 	add.w	r8, r7, #4294967295
 8004f36:	3601      	adds	r6, #1
 8004f38:	465c      	mov	r4, fp
 8004f3a:	4630      	mov	r0, r6
 8004f3c:	f7fb fb0a 	bl	8000554 <__aeabi_i2d>
 8004f40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f44:	f7fb fb70 	bl	8000628 <__aeabi_dmul>
 8004f48:	4b65      	ldr	r3, [pc, #404]	@ (80050e0 <_dtoa_r+0x590>)
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f7fb f9b6 	bl	80002bc <__adddf3>
 8004f50:	4605      	mov	r5, r0
 8004f52:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004f56:	2c00      	cmp	r4, #0
 8004f58:	d16a      	bne.n	8005030 <_dtoa_r+0x4e0>
 8004f5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f5e:	4b61      	ldr	r3, [pc, #388]	@ (80050e4 <_dtoa_r+0x594>)
 8004f60:	2200      	movs	r2, #0
 8004f62:	f7fb f9a9 	bl	80002b8 <__aeabi_dsub>
 8004f66:	4602      	mov	r2, r0
 8004f68:	460b      	mov	r3, r1
 8004f6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004f6e:	462a      	mov	r2, r5
 8004f70:	4633      	mov	r3, r6
 8004f72:	f7fb fde9 	bl	8000b48 <__aeabi_dcmpgt>
 8004f76:	2800      	cmp	r0, #0
 8004f78:	f040 8298 	bne.w	80054ac <_dtoa_r+0x95c>
 8004f7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f80:	462a      	mov	r2, r5
 8004f82:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004f86:	f7fb fdc1 	bl	8000b0c <__aeabi_dcmplt>
 8004f8a:	bb38      	cbnz	r0, 8004fdc <_dtoa_r+0x48c>
 8004f8c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8004f90:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004f94:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	f2c0 8157 	blt.w	800524a <_dtoa_r+0x6fa>
 8004f9c:	2f0e      	cmp	r7, #14
 8004f9e:	f300 8154 	bgt.w	800524a <_dtoa_r+0x6fa>
 8004fa2:	4b4b      	ldr	r3, [pc, #300]	@ (80050d0 <_dtoa_r+0x580>)
 8004fa4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004fa8:	ed93 7b00 	vldr	d7, [r3]
 8004fac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	ed8d 7b00 	vstr	d7, [sp]
 8004fb4:	f280 80e5 	bge.w	8005182 <_dtoa_r+0x632>
 8004fb8:	9b03      	ldr	r3, [sp, #12]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	f300 80e1 	bgt.w	8005182 <_dtoa_r+0x632>
 8004fc0:	d10c      	bne.n	8004fdc <_dtoa_r+0x48c>
 8004fc2:	4b48      	ldr	r3, [pc, #288]	@ (80050e4 <_dtoa_r+0x594>)
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	ec51 0b17 	vmov	r0, r1, d7
 8004fca:	f7fb fb2d 	bl	8000628 <__aeabi_dmul>
 8004fce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004fd2:	f7fb fdaf 	bl	8000b34 <__aeabi_dcmpge>
 8004fd6:	2800      	cmp	r0, #0
 8004fd8:	f000 8266 	beq.w	80054a8 <_dtoa_r+0x958>
 8004fdc:	2400      	movs	r4, #0
 8004fde:	4625      	mov	r5, r4
 8004fe0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004fe2:	4656      	mov	r6, sl
 8004fe4:	ea6f 0803 	mvn.w	r8, r3
 8004fe8:	2700      	movs	r7, #0
 8004fea:	4621      	mov	r1, r4
 8004fec:	4648      	mov	r0, r9
 8004fee:	f000 fcbf 	bl	8005970 <_Bfree>
 8004ff2:	2d00      	cmp	r5, #0
 8004ff4:	f000 80bd 	beq.w	8005172 <_dtoa_r+0x622>
 8004ff8:	b12f      	cbz	r7, 8005006 <_dtoa_r+0x4b6>
 8004ffa:	42af      	cmp	r7, r5
 8004ffc:	d003      	beq.n	8005006 <_dtoa_r+0x4b6>
 8004ffe:	4639      	mov	r1, r7
 8005000:	4648      	mov	r0, r9
 8005002:	f000 fcb5 	bl	8005970 <_Bfree>
 8005006:	4629      	mov	r1, r5
 8005008:	4648      	mov	r0, r9
 800500a:	f000 fcb1 	bl	8005970 <_Bfree>
 800500e:	e0b0      	b.n	8005172 <_dtoa_r+0x622>
 8005010:	07e2      	lsls	r2, r4, #31
 8005012:	d505      	bpl.n	8005020 <_dtoa_r+0x4d0>
 8005014:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005018:	f7fb fb06 	bl	8000628 <__aeabi_dmul>
 800501c:	3601      	adds	r6, #1
 800501e:	2301      	movs	r3, #1
 8005020:	1064      	asrs	r4, r4, #1
 8005022:	3508      	adds	r5, #8
 8005024:	e762      	b.n	8004eec <_dtoa_r+0x39c>
 8005026:	2602      	movs	r6, #2
 8005028:	e765      	b.n	8004ef6 <_dtoa_r+0x3a6>
 800502a:	9c03      	ldr	r4, [sp, #12]
 800502c:	46b8      	mov	r8, r7
 800502e:	e784      	b.n	8004f3a <_dtoa_r+0x3ea>
 8005030:	4b27      	ldr	r3, [pc, #156]	@ (80050d0 <_dtoa_r+0x580>)
 8005032:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005034:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005038:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800503c:	4454      	add	r4, sl
 800503e:	2900      	cmp	r1, #0
 8005040:	d054      	beq.n	80050ec <_dtoa_r+0x59c>
 8005042:	4929      	ldr	r1, [pc, #164]	@ (80050e8 <_dtoa_r+0x598>)
 8005044:	2000      	movs	r0, #0
 8005046:	f7fb fc19 	bl	800087c <__aeabi_ddiv>
 800504a:	4633      	mov	r3, r6
 800504c:	462a      	mov	r2, r5
 800504e:	f7fb f933 	bl	80002b8 <__aeabi_dsub>
 8005052:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005056:	4656      	mov	r6, sl
 8005058:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800505c:	f7fb fd94 	bl	8000b88 <__aeabi_d2iz>
 8005060:	4605      	mov	r5, r0
 8005062:	f7fb fa77 	bl	8000554 <__aeabi_i2d>
 8005066:	4602      	mov	r2, r0
 8005068:	460b      	mov	r3, r1
 800506a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800506e:	f7fb f923 	bl	80002b8 <__aeabi_dsub>
 8005072:	3530      	adds	r5, #48	@ 0x30
 8005074:	4602      	mov	r2, r0
 8005076:	460b      	mov	r3, r1
 8005078:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800507c:	f806 5b01 	strb.w	r5, [r6], #1
 8005080:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005084:	f7fb fd42 	bl	8000b0c <__aeabi_dcmplt>
 8005088:	2800      	cmp	r0, #0
 800508a:	d172      	bne.n	8005172 <_dtoa_r+0x622>
 800508c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005090:	4911      	ldr	r1, [pc, #68]	@ (80050d8 <_dtoa_r+0x588>)
 8005092:	2000      	movs	r0, #0
 8005094:	f7fb f910 	bl	80002b8 <__aeabi_dsub>
 8005098:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800509c:	f7fb fd36 	bl	8000b0c <__aeabi_dcmplt>
 80050a0:	2800      	cmp	r0, #0
 80050a2:	f040 80b4 	bne.w	800520e <_dtoa_r+0x6be>
 80050a6:	42a6      	cmp	r6, r4
 80050a8:	f43f af70 	beq.w	8004f8c <_dtoa_r+0x43c>
 80050ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80050b0:	4b0a      	ldr	r3, [pc, #40]	@ (80050dc <_dtoa_r+0x58c>)
 80050b2:	2200      	movs	r2, #0
 80050b4:	f7fb fab8 	bl	8000628 <__aeabi_dmul>
 80050b8:	4b08      	ldr	r3, [pc, #32]	@ (80050dc <_dtoa_r+0x58c>)
 80050ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80050be:	2200      	movs	r2, #0
 80050c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80050c4:	f7fb fab0 	bl	8000628 <__aeabi_dmul>
 80050c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80050cc:	e7c4      	b.n	8005058 <_dtoa_r+0x508>
 80050ce:	bf00      	nop
 80050d0:	08008448 	.word	0x08008448
 80050d4:	08008420 	.word	0x08008420
 80050d8:	3ff00000 	.word	0x3ff00000
 80050dc:	40240000 	.word	0x40240000
 80050e0:	401c0000 	.word	0x401c0000
 80050e4:	40140000 	.word	0x40140000
 80050e8:	3fe00000 	.word	0x3fe00000
 80050ec:	4631      	mov	r1, r6
 80050ee:	4628      	mov	r0, r5
 80050f0:	f7fb fa9a 	bl	8000628 <__aeabi_dmul>
 80050f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80050f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80050fa:	4656      	mov	r6, sl
 80050fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005100:	f7fb fd42 	bl	8000b88 <__aeabi_d2iz>
 8005104:	4605      	mov	r5, r0
 8005106:	f7fb fa25 	bl	8000554 <__aeabi_i2d>
 800510a:	4602      	mov	r2, r0
 800510c:	460b      	mov	r3, r1
 800510e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005112:	f7fb f8d1 	bl	80002b8 <__aeabi_dsub>
 8005116:	3530      	adds	r5, #48	@ 0x30
 8005118:	f806 5b01 	strb.w	r5, [r6], #1
 800511c:	4602      	mov	r2, r0
 800511e:	460b      	mov	r3, r1
 8005120:	42a6      	cmp	r6, r4
 8005122:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005126:	f04f 0200 	mov.w	r2, #0
 800512a:	d124      	bne.n	8005176 <_dtoa_r+0x626>
 800512c:	4baf      	ldr	r3, [pc, #700]	@ (80053ec <_dtoa_r+0x89c>)
 800512e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005132:	f7fb f8c3 	bl	80002bc <__adddf3>
 8005136:	4602      	mov	r2, r0
 8005138:	460b      	mov	r3, r1
 800513a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800513e:	f7fb fd03 	bl	8000b48 <__aeabi_dcmpgt>
 8005142:	2800      	cmp	r0, #0
 8005144:	d163      	bne.n	800520e <_dtoa_r+0x6be>
 8005146:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800514a:	49a8      	ldr	r1, [pc, #672]	@ (80053ec <_dtoa_r+0x89c>)
 800514c:	2000      	movs	r0, #0
 800514e:	f7fb f8b3 	bl	80002b8 <__aeabi_dsub>
 8005152:	4602      	mov	r2, r0
 8005154:	460b      	mov	r3, r1
 8005156:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800515a:	f7fb fcd7 	bl	8000b0c <__aeabi_dcmplt>
 800515e:	2800      	cmp	r0, #0
 8005160:	f43f af14 	beq.w	8004f8c <_dtoa_r+0x43c>
 8005164:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005166:	1e73      	subs	r3, r6, #1
 8005168:	9313      	str	r3, [sp, #76]	@ 0x4c
 800516a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800516e:	2b30      	cmp	r3, #48	@ 0x30
 8005170:	d0f8      	beq.n	8005164 <_dtoa_r+0x614>
 8005172:	4647      	mov	r7, r8
 8005174:	e03b      	b.n	80051ee <_dtoa_r+0x69e>
 8005176:	4b9e      	ldr	r3, [pc, #632]	@ (80053f0 <_dtoa_r+0x8a0>)
 8005178:	f7fb fa56 	bl	8000628 <__aeabi_dmul>
 800517c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005180:	e7bc      	b.n	80050fc <_dtoa_r+0x5ac>
 8005182:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005186:	4656      	mov	r6, sl
 8005188:	e9dd 2300 	ldrd	r2, r3, [sp]
 800518c:	4620      	mov	r0, r4
 800518e:	4629      	mov	r1, r5
 8005190:	f7fb fb74 	bl	800087c <__aeabi_ddiv>
 8005194:	f7fb fcf8 	bl	8000b88 <__aeabi_d2iz>
 8005198:	4680      	mov	r8, r0
 800519a:	f7fb f9db 	bl	8000554 <__aeabi_i2d>
 800519e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051a2:	f7fb fa41 	bl	8000628 <__aeabi_dmul>
 80051a6:	4602      	mov	r2, r0
 80051a8:	460b      	mov	r3, r1
 80051aa:	4620      	mov	r0, r4
 80051ac:	4629      	mov	r1, r5
 80051ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80051b2:	f7fb f881 	bl	80002b8 <__aeabi_dsub>
 80051b6:	f806 4b01 	strb.w	r4, [r6], #1
 80051ba:	9d03      	ldr	r5, [sp, #12]
 80051bc:	eba6 040a 	sub.w	r4, r6, sl
 80051c0:	42a5      	cmp	r5, r4
 80051c2:	4602      	mov	r2, r0
 80051c4:	460b      	mov	r3, r1
 80051c6:	d133      	bne.n	8005230 <_dtoa_r+0x6e0>
 80051c8:	f7fb f878 	bl	80002bc <__adddf3>
 80051cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051d0:	4604      	mov	r4, r0
 80051d2:	460d      	mov	r5, r1
 80051d4:	f7fb fcb8 	bl	8000b48 <__aeabi_dcmpgt>
 80051d8:	b9c0      	cbnz	r0, 800520c <_dtoa_r+0x6bc>
 80051da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051de:	4620      	mov	r0, r4
 80051e0:	4629      	mov	r1, r5
 80051e2:	f7fb fc89 	bl	8000af8 <__aeabi_dcmpeq>
 80051e6:	b110      	cbz	r0, 80051ee <_dtoa_r+0x69e>
 80051e8:	f018 0f01 	tst.w	r8, #1
 80051ec:	d10e      	bne.n	800520c <_dtoa_r+0x6bc>
 80051ee:	9902      	ldr	r1, [sp, #8]
 80051f0:	4648      	mov	r0, r9
 80051f2:	f000 fbbd 	bl	8005970 <_Bfree>
 80051f6:	2300      	movs	r3, #0
 80051f8:	7033      	strb	r3, [r6, #0]
 80051fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80051fc:	3701      	adds	r7, #1
 80051fe:	601f      	str	r7, [r3, #0]
 8005200:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005202:	2b00      	cmp	r3, #0
 8005204:	f000 824b 	beq.w	800569e <_dtoa_r+0xb4e>
 8005208:	601e      	str	r6, [r3, #0]
 800520a:	e248      	b.n	800569e <_dtoa_r+0xb4e>
 800520c:	46b8      	mov	r8, r7
 800520e:	4633      	mov	r3, r6
 8005210:	461e      	mov	r6, r3
 8005212:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005216:	2a39      	cmp	r2, #57	@ 0x39
 8005218:	d106      	bne.n	8005228 <_dtoa_r+0x6d8>
 800521a:	459a      	cmp	sl, r3
 800521c:	d1f8      	bne.n	8005210 <_dtoa_r+0x6c0>
 800521e:	2230      	movs	r2, #48	@ 0x30
 8005220:	f108 0801 	add.w	r8, r8, #1
 8005224:	f88a 2000 	strb.w	r2, [sl]
 8005228:	781a      	ldrb	r2, [r3, #0]
 800522a:	3201      	adds	r2, #1
 800522c:	701a      	strb	r2, [r3, #0]
 800522e:	e7a0      	b.n	8005172 <_dtoa_r+0x622>
 8005230:	4b6f      	ldr	r3, [pc, #444]	@ (80053f0 <_dtoa_r+0x8a0>)
 8005232:	2200      	movs	r2, #0
 8005234:	f7fb f9f8 	bl	8000628 <__aeabi_dmul>
 8005238:	2200      	movs	r2, #0
 800523a:	2300      	movs	r3, #0
 800523c:	4604      	mov	r4, r0
 800523e:	460d      	mov	r5, r1
 8005240:	f7fb fc5a 	bl	8000af8 <__aeabi_dcmpeq>
 8005244:	2800      	cmp	r0, #0
 8005246:	d09f      	beq.n	8005188 <_dtoa_r+0x638>
 8005248:	e7d1      	b.n	80051ee <_dtoa_r+0x69e>
 800524a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800524c:	2a00      	cmp	r2, #0
 800524e:	f000 80ea 	beq.w	8005426 <_dtoa_r+0x8d6>
 8005252:	9a07      	ldr	r2, [sp, #28]
 8005254:	2a01      	cmp	r2, #1
 8005256:	f300 80cd 	bgt.w	80053f4 <_dtoa_r+0x8a4>
 800525a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800525c:	2a00      	cmp	r2, #0
 800525e:	f000 80c1 	beq.w	80053e4 <_dtoa_r+0x894>
 8005262:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005266:	9c08      	ldr	r4, [sp, #32]
 8005268:	9e00      	ldr	r6, [sp, #0]
 800526a:	9a00      	ldr	r2, [sp, #0]
 800526c:	441a      	add	r2, r3
 800526e:	9200      	str	r2, [sp, #0]
 8005270:	9a06      	ldr	r2, [sp, #24]
 8005272:	2101      	movs	r1, #1
 8005274:	441a      	add	r2, r3
 8005276:	4648      	mov	r0, r9
 8005278:	9206      	str	r2, [sp, #24]
 800527a:	f000 fc2d 	bl	8005ad8 <__i2b>
 800527e:	4605      	mov	r5, r0
 8005280:	b166      	cbz	r6, 800529c <_dtoa_r+0x74c>
 8005282:	9b06      	ldr	r3, [sp, #24]
 8005284:	2b00      	cmp	r3, #0
 8005286:	dd09      	ble.n	800529c <_dtoa_r+0x74c>
 8005288:	42b3      	cmp	r3, r6
 800528a:	9a00      	ldr	r2, [sp, #0]
 800528c:	bfa8      	it	ge
 800528e:	4633      	movge	r3, r6
 8005290:	1ad2      	subs	r2, r2, r3
 8005292:	9200      	str	r2, [sp, #0]
 8005294:	9a06      	ldr	r2, [sp, #24]
 8005296:	1af6      	subs	r6, r6, r3
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	9306      	str	r3, [sp, #24]
 800529c:	9b08      	ldr	r3, [sp, #32]
 800529e:	b30b      	cbz	r3, 80052e4 <_dtoa_r+0x794>
 80052a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	f000 80c6 	beq.w	8005434 <_dtoa_r+0x8e4>
 80052a8:	2c00      	cmp	r4, #0
 80052aa:	f000 80c0 	beq.w	800542e <_dtoa_r+0x8de>
 80052ae:	4629      	mov	r1, r5
 80052b0:	4622      	mov	r2, r4
 80052b2:	4648      	mov	r0, r9
 80052b4:	f000 fcc8 	bl	8005c48 <__pow5mult>
 80052b8:	9a02      	ldr	r2, [sp, #8]
 80052ba:	4601      	mov	r1, r0
 80052bc:	4605      	mov	r5, r0
 80052be:	4648      	mov	r0, r9
 80052c0:	f000 fc20 	bl	8005b04 <__multiply>
 80052c4:	9902      	ldr	r1, [sp, #8]
 80052c6:	4680      	mov	r8, r0
 80052c8:	4648      	mov	r0, r9
 80052ca:	f000 fb51 	bl	8005970 <_Bfree>
 80052ce:	9b08      	ldr	r3, [sp, #32]
 80052d0:	1b1b      	subs	r3, r3, r4
 80052d2:	9308      	str	r3, [sp, #32]
 80052d4:	f000 80b1 	beq.w	800543a <_dtoa_r+0x8ea>
 80052d8:	9a08      	ldr	r2, [sp, #32]
 80052da:	4641      	mov	r1, r8
 80052dc:	4648      	mov	r0, r9
 80052de:	f000 fcb3 	bl	8005c48 <__pow5mult>
 80052e2:	9002      	str	r0, [sp, #8]
 80052e4:	2101      	movs	r1, #1
 80052e6:	4648      	mov	r0, r9
 80052e8:	f000 fbf6 	bl	8005ad8 <__i2b>
 80052ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80052ee:	4604      	mov	r4, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	f000 81d8 	beq.w	80056a6 <_dtoa_r+0xb56>
 80052f6:	461a      	mov	r2, r3
 80052f8:	4601      	mov	r1, r0
 80052fa:	4648      	mov	r0, r9
 80052fc:	f000 fca4 	bl	8005c48 <__pow5mult>
 8005300:	9b07      	ldr	r3, [sp, #28]
 8005302:	2b01      	cmp	r3, #1
 8005304:	4604      	mov	r4, r0
 8005306:	f300 809f 	bgt.w	8005448 <_dtoa_r+0x8f8>
 800530a:	9b04      	ldr	r3, [sp, #16]
 800530c:	2b00      	cmp	r3, #0
 800530e:	f040 8097 	bne.w	8005440 <_dtoa_r+0x8f0>
 8005312:	9b05      	ldr	r3, [sp, #20]
 8005314:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005318:	2b00      	cmp	r3, #0
 800531a:	f040 8093 	bne.w	8005444 <_dtoa_r+0x8f4>
 800531e:	9b05      	ldr	r3, [sp, #20]
 8005320:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005324:	0d1b      	lsrs	r3, r3, #20
 8005326:	051b      	lsls	r3, r3, #20
 8005328:	b133      	cbz	r3, 8005338 <_dtoa_r+0x7e8>
 800532a:	9b00      	ldr	r3, [sp, #0]
 800532c:	3301      	adds	r3, #1
 800532e:	9300      	str	r3, [sp, #0]
 8005330:	9b06      	ldr	r3, [sp, #24]
 8005332:	3301      	adds	r3, #1
 8005334:	9306      	str	r3, [sp, #24]
 8005336:	2301      	movs	r3, #1
 8005338:	9308      	str	r3, [sp, #32]
 800533a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800533c:	2b00      	cmp	r3, #0
 800533e:	f000 81b8 	beq.w	80056b2 <_dtoa_r+0xb62>
 8005342:	6923      	ldr	r3, [r4, #16]
 8005344:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005348:	6918      	ldr	r0, [r3, #16]
 800534a:	f000 fb79 	bl	8005a40 <__hi0bits>
 800534e:	f1c0 0020 	rsb	r0, r0, #32
 8005352:	9b06      	ldr	r3, [sp, #24]
 8005354:	4418      	add	r0, r3
 8005356:	f010 001f 	ands.w	r0, r0, #31
 800535a:	f000 8082 	beq.w	8005462 <_dtoa_r+0x912>
 800535e:	f1c0 0320 	rsb	r3, r0, #32
 8005362:	2b04      	cmp	r3, #4
 8005364:	dd73      	ble.n	800544e <_dtoa_r+0x8fe>
 8005366:	9b00      	ldr	r3, [sp, #0]
 8005368:	f1c0 001c 	rsb	r0, r0, #28
 800536c:	4403      	add	r3, r0
 800536e:	9300      	str	r3, [sp, #0]
 8005370:	9b06      	ldr	r3, [sp, #24]
 8005372:	4403      	add	r3, r0
 8005374:	4406      	add	r6, r0
 8005376:	9306      	str	r3, [sp, #24]
 8005378:	9b00      	ldr	r3, [sp, #0]
 800537a:	2b00      	cmp	r3, #0
 800537c:	dd05      	ble.n	800538a <_dtoa_r+0x83a>
 800537e:	9902      	ldr	r1, [sp, #8]
 8005380:	461a      	mov	r2, r3
 8005382:	4648      	mov	r0, r9
 8005384:	f000 fcba 	bl	8005cfc <__lshift>
 8005388:	9002      	str	r0, [sp, #8]
 800538a:	9b06      	ldr	r3, [sp, #24]
 800538c:	2b00      	cmp	r3, #0
 800538e:	dd05      	ble.n	800539c <_dtoa_r+0x84c>
 8005390:	4621      	mov	r1, r4
 8005392:	461a      	mov	r2, r3
 8005394:	4648      	mov	r0, r9
 8005396:	f000 fcb1 	bl	8005cfc <__lshift>
 800539a:	4604      	mov	r4, r0
 800539c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d061      	beq.n	8005466 <_dtoa_r+0x916>
 80053a2:	9802      	ldr	r0, [sp, #8]
 80053a4:	4621      	mov	r1, r4
 80053a6:	f000 fd15 	bl	8005dd4 <__mcmp>
 80053aa:	2800      	cmp	r0, #0
 80053ac:	da5b      	bge.n	8005466 <_dtoa_r+0x916>
 80053ae:	2300      	movs	r3, #0
 80053b0:	9902      	ldr	r1, [sp, #8]
 80053b2:	220a      	movs	r2, #10
 80053b4:	4648      	mov	r0, r9
 80053b6:	f000 fafd 	bl	80059b4 <__multadd>
 80053ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053bc:	9002      	str	r0, [sp, #8]
 80053be:	f107 38ff 	add.w	r8, r7, #4294967295
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	f000 8177 	beq.w	80056b6 <_dtoa_r+0xb66>
 80053c8:	4629      	mov	r1, r5
 80053ca:	2300      	movs	r3, #0
 80053cc:	220a      	movs	r2, #10
 80053ce:	4648      	mov	r0, r9
 80053d0:	f000 faf0 	bl	80059b4 <__multadd>
 80053d4:	f1bb 0f00 	cmp.w	fp, #0
 80053d8:	4605      	mov	r5, r0
 80053da:	dc6f      	bgt.n	80054bc <_dtoa_r+0x96c>
 80053dc:	9b07      	ldr	r3, [sp, #28]
 80053de:	2b02      	cmp	r3, #2
 80053e0:	dc49      	bgt.n	8005476 <_dtoa_r+0x926>
 80053e2:	e06b      	b.n	80054bc <_dtoa_r+0x96c>
 80053e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80053e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80053ea:	e73c      	b.n	8005266 <_dtoa_r+0x716>
 80053ec:	3fe00000 	.word	0x3fe00000
 80053f0:	40240000 	.word	0x40240000
 80053f4:	9b03      	ldr	r3, [sp, #12]
 80053f6:	1e5c      	subs	r4, r3, #1
 80053f8:	9b08      	ldr	r3, [sp, #32]
 80053fa:	42a3      	cmp	r3, r4
 80053fc:	db09      	blt.n	8005412 <_dtoa_r+0x8c2>
 80053fe:	1b1c      	subs	r4, r3, r4
 8005400:	9b03      	ldr	r3, [sp, #12]
 8005402:	2b00      	cmp	r3, #0
 8005404:	f6bf af30 	bge.w	8005268 <_dtoa_r+0x718>
 8005408:	9b00      	ldr	r3, [sp, #0]
 800540a:	9a03      	ldr	r2, [sp, #12]
 800540c:	1a9e      	subs	r6, r3, r2
 800540e:	2300      	movs	r3, #0
 8005410:	e72b      	b.n	800526a <_dtoa_r+0x71a>
 8005412:	9b08      	ldr	r3, [sp, #32]
 8005414:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005416:	9408      	str	r4, [sp, #32]
 8005418:	1ae3      	subs	r3, r4, r3
 800541a:	441a      	add	r2, r3
 800541c:	9e00      	ldr	r6, [sp, #0]
 800541e:	9b03      	ldr	r3, [sp, #12]
 8005420:	920d      	str	r2, [sp, #52]	@ 0x34
 8005422:	2400      	movs	r4, #0
 8005424:	e721      	b.n	800526a <_dtoa_r+0x71a>
 8005426:	9c08      	ldr	r4, [sp, #32]
 8005428:	9e00      	ldr	r6, [sp, #0]
 800542a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800542c:	e728      	b.n	8005280 <_dtoa_r+0x730>
 800542e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005432:	e751      	b.n	80052d8 <_dtoa_r+0x788>
 8005434:	9a08      	ldr	r2, [sp, #32]
 8005436:	9902      	ldr	r1, [sp, #8]
 8005438:	e750      	b.n	80052dc <_dtoa_r+0x78c>
 800543a:	f8cd 8008 	str.w	r8, [sp, #8]
 800543e:	e751      	b.n	80052e4 <_dtoa_r+0x794>
 8005440:	2300      	movs	r3, #0
 8005442:	e779      	b.n	8005338 <_dtoa_r+0x7e8>
 8005444:	9b04      	ldr	r3, [sp, #16]
 8005446:	e777      	b.n	8005338 <_dtoa_r+0x7e8>
 8005448:	2300      	movs	r3, #0
 800544a:	9308      	str	r3, [sp, #32]
 800544c:	e779      	b.n	8005342 <_dtoa_r+0x7f2>
 800544e:	d093      	beq.n	8005378 <_dtoa_r+0x828>
 8005450:	9a00      	ldr	r2, [sp, #0]
 8005452:	331c      	adds	r3, #28
 8005454:	441a      	add	r2, r3
 8005456:	9200      	str	r2, [sp, #0]
 8005458:	9a06      	ldr	r2, [sp, #24]
 800545a:	441a      	add	r2, r3
 800545c:	441e      	add	r6, r3
 800545e:	9206      	str	r2, [sp, #24]
 8005460:	e78a      	b.n	8005378 <_dtoa_r+0x828>
 8005462:	4603      	mov	r3, r0
 8005464:	e7f4      	b.n	8005450 <_dtoa_r+0x900>
 8005466:	9b03      	ldr	r3, [sp, #12]
 8005468:	2b00      	cmp	r3, #0
 800546a:	46b8      	mov	r8, r7
 800546c:	dc20      	bgt.n	80054b0 <_dtoa_r+0x960>
 800546e:	469b      	mov	fp, r3
 8005470:	9b07      	ldr	r3, [sp, #28]
 8005472:	2b02      	cmp	r3, #2
 8005474:	dd1e      	ble.n	80054b4 <_dtoa_r+0x964>
 8005476:	f1bb 0f00 	cmp.w	fp, #0
 800547a:	f47f adb1 	bne.w	8004fe0 <_dtoa_r+0x490>
 800547e:	4621      	mov	r1, r4
 8005480:	465b      	mov	r3, fp
 8005482:	2205      	movs	r2, #5
 8005484:	4648      	mov	r0, r9
 8005486:	f000 fa95 	bl	80059b4 <__multadd>
 800548a:	4601      	mov	r1, r0
 800548c:	4604      	mov	r4, r0
 800548e:	9802      	ldr	r0, [sp, #8]
 8005490:	f000 fca0 	bl	8005dd4 <__mcmp>
 8005494:	2800      	cmp	r0, #0
 8005496:	f77f ada3 	ble.w	8004fe0 <_dtoa_r+0x490>
 800549a:	4656      	mov	r6, sl
 800549c:	2331      	movs	r3, #49	@ 0x31
 800549e:	f806 3b01 	strb.w	r3, [r6], #1
 80054a2:	f108 0801 	add.w	r8, r8, #1
 80054a6:	e59f      	b.n	8004fe8 <_dtoa_r+0x498>
 80054a8:	9c03      	ldr	r4, [sp, #12]
 80054aa:	46b8      	mov	r8, r7
 80054ac:	4625      	mov	r5, r4
 80054ae:	e7f4      	b.n	800549a <_dtoa_r+0x94a>
 80054b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80054b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	f000 8101 	beq.w	80056be <_dtoa_r+0xb6e>
 80054bc:	2e00      	cmp	r6, #0
 80054be:	dd05      	ble.n	80054cc <_dtoa_r+0x97c>
 80054c0:	4629      	mov	r1, r5
 80054c2:	4632      	mov	r2, r6
 80054c4:	4648      	mov	r0, r9
 80054c6:	f000 fc19 	bl	8005cfc <__lshift>
 80054ca:	4605      	mov	r5, r0
 80054cc:	9b08      	ldr	r3, [sp, #32]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d05c      	beq.n	800558c <_dtoa_r+0xa3c>
 80054d2:	6869      	ldr	r1, [r5, #4]
 80054d4:	4648      	mov	r0, r9
 80054d6:	f000 fa0b 	bl	80058f0 <_Balloc>
 80054da:	4606      	mov	r6, r0
 80054dc:	b928      	cbnz	r0, 80054ea <_dtoa_r+0x99a>
 80054de:	4b82      	ldr	r3, [pc, #520]	@ (80056e8 <_dtoa_r+0xb98>)
 80054e0:	4602      	mov	r2, r0
 80054e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80054e6:	f7ff bb4a 	b.w	8004b7e <_dtoa_r+0x2e>
 80054ea:	692a      	ldr	r2, [r5, #16]
 80054ec:	3202      	adds	r2, #2
 80054ee:	0092      	lsls	r2, r2, #2
 80054f0:	f105 010c 	add.w	r1, r5, #12
 80054f4:	300c      	adds	r0, #12
 80054f6:	f001 f82b 	bl	8006550 <memcpy>
 80054fa:	2201      	movs	r2, #1
 80054fc:	4631      	mov	r1, r6
 80054fe:	4648      	mov	r0, r9
 8005500:	f000 fbfc 	bl	8005cfc <__lshift>
 8005504:	f10a 0301 	add.w	r3, sl, #1
 8005508:	9300      	str	r3, [sp, #0]
 800550a:	eb0a 030b 	add.w	r3, sl, fp
 800550e:	9308      	str	r3, [sp, #32]
 8005510:	9b04      	ldr	r3, [sp, #16]
 8005512:	f003 0301 	and.w	r3, r3, #1
 8005516:	462f      	mov	r7, r5
 8005518:	9306      	str	r3, [sp, #24]
 800551a:	4605      	mov	r5, r0
 800551c:	9b00      	ldr	r3, [sp, #0]
 800551e:	9802      	ldr	r0, [sp, #8]
 8005520:	4621      	mov	r1, r4
 8005522:	f103 3bff 	add.w	fp, r3, #4294967295
 8005526:	f7ff fa8a 	bl	8004a3e <quorem>
 800552a:	4603      	mov	r3, r0
 800552c:	3330      	adds	r3, #48	@ 0x30
 800552e:	9003      	str	r0, [sp, #12]
 8005530:	4639      	mov	r1, r7
 8005532:	9802      	ldr	r0, [sp, #8]
 8005534:	9309      	str	r3, [sp, #36]	@ 0x24
 8005536:	f000 fc4d 	bl	8005dd4 <__mcmp>
 800553a:	462a      	mov	r2, r5
 800553c:	9004      	str	r0, [sp, #16]
 800553e:	4621      	mov	r1, r4
 8005540:	4648      	mov	r0, r9
 8005542:	f000 fc63 	bl	8005e0c <__mdiff>
 8005546:	68c2      	ldr	r2, [r0, #12]
 8005548:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800554a:	4606      	mov	r6, r0
 800554c:	bb02      	cbnz	r2, 8005590 <_dtoa_r+0xa40>
 800554e:	4601      	mov	r1, r0
 8005550:	9802      	ldr	r0, [sp, #8]
 8005552:	f000 fc3f 	bl	8005dd4 <__mcmp>
 8005556:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005558:	4602      	mov	r2, r0
 800555a:	4631      	mov	r1, r6
 800555c:	4648      	mov	r0, r9
 800555e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005560:	9309      	str	r3, [sp, #36]	@ 0x24
 8005562:	f000 fa05 	bl	8005970 <_Bfree>
 8005566:	9b07      	ldr	r3, [sp, #28]
 8005568:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800556a:	9e00      	ldr	r6, [sp, #0]
 800556c:	ea42 0103 	orr.w	r1, r2, r3
 8005570:	9b06      	ldr	r3, [sp, #24]
 8005572:	4319      	orrs	r1, r3
 8005574:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005576:	d10d      	bne.n	8005594 <_dtoa_r+0xa44>
 8005578:	2b39      	cmp	r3, #57	@ 0x39
 800557a:	d027      	beq.n	80055cc <_dtoa_r+0xa7c>
 800557c:	9a04      	ldr	r2, [sp, #16]
 800557e:	2a00      	cmp	r2, #0
 8005580:	dd01      	ble.n	8005586 <_dtoa_r+0xa36>
 8005582:	9b03      	ldr	r3, [sp, #12]
 8005584:	3331      	adds	r3, #49	@ 0x31
 8005586:	f88b 3000 	strb.w	r3, [fp]
 800558a:	e52e      	b.n	8004fea <_dtoa_r+0x49a>
 800558c:	4628      	mov	r0, r5
 800558e:	e7b9      	b.n	8005504 <_dtoa_r+0x9b4>
 8005590:	2201      	movs	r2, #1
 8005592:	e7e2      	b.n	800555a <_dtoa_r+0xa0a>
 8005594:	9904      	ldr	r1, [sp, #16]
 8005596:	2900      	cmp	r1, #0
 8005598:	db04      	blt.n	80055a4 <_dtoa_r+0xa54>
 800559a:	9807      	ldr	r0, [sp, #28]
 800559c:	4301      	orrs	r1, r0
 800559e:	9806      	ldr	r0, [sp, #24]
 80055a0:	4301      	orrs	r1, r0
 80055a2:	d120      	bne.n	80055e6 <_dtoa_r+0xa96>
 80055a4:	2a00      	cmp	r2, #0
 80055a6:	ddee      	ble.n	8005586 <_dtoa_r+0xa36>
 80055a8:	9902      	ldr	r1, [sp, #8]
 80055aa:	9300      	str	r3, [sp, #0]
 80055ac:	2201      	movs	r2, #1
 80055ae:	4648      	mov	r0, r9
 80055b0:	f000 fba4 	bl	8005cfc <__lshift>
 80055b4:	4621      	mov	r1, r4
 80055b6:	9002      	str	r0, [sp, #8]
 80055b8:	f000 fc0c 	bl	8005dd4 <__mcmp>
 80055bc:	2800      	cmp	r0, #0
 80055be:	9b00      	ldr	r3, [sp, #0]
 80055c0:	dc02      	bgt.n	80055c8 <_dtoa_r+0xa78>
 80055c2:	d1e0      	bne.n	8005586 <_dtoa_r+0xa36>
 80055c4:	07da      	lsls	r2, r3, #31
 80055c6:	d5de      	bpl.n	8005586 <_dtoa_r+0xa36>
 80055c8:	2b39      	cmp	r3, #57	@ 0x39
 80055ca:	d1da      	bne.n	8005582 <_dtoa_r+0xa32>
 80055cc:	2339      	movs	r3, #57	@ 0x39
 80055ce:	f88b 3000 	strb.w	r3, [fp]
 80055d2:	4633      	mov	r3, r6
 80055d4:	461e      	mov	r6, r3
 80055d6:	3b01      	subs	r3, #1
 80055d8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80055dc:	2a39      	cmp	r2, #57	@ 0x39
 80055de:	d04e      	beq.n	800567e <_dtoa_r+0xb2e>
 80055e0:	3201      	adds	r2, #1
 80055e2:	701a      	strb	r2, [r3, #0]
 80055e4:	e501      	b.n	8004fea <_dtoa_r+0x49a>
 80055e6:	2a00      	cmp	r2, #0
 80055e8:	dd03      	ble.n	80055f2 <_dtoa_r+0xaa2>
 80055ea:	2b39      	cmp	r3, #57	@ 0x39
 80055ec:	d0ee      	beq.n	80055cc <_dtoa_r+0xa7c>
 80055ee:	3301      	adds	r3, #1
 80055f0:	e7c9      	b.n	8005586 <_dtoa_r+0xa36>
 80055f2:	9a00      	ldr	r2, [sp, #0]
 80055f4:	9908      	ldr	r1, [sp, #32]
 80055f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80055fa:	428a      	cmp	r2, r1
 80055fc:	d028      	beq.n	8005650 <_dtoa_r+0xb00>
 80055fe:	9902      	ldr	r1, [sp, #8]
 8005600:	2300      	movs	r3, #0
 8005602:	220a      	movs	r2, #10
 8005604:	4648      	mov	r0, r9
 8005606:	f000 f9d5 	bl	80059b4 <__multadd>
 800560a:	42af      	cmp	r7, r5
 800560c:	9002      	str	r0, [sp, #8]
 800560e:	f04f 0300 	mov.w	r3, #0
 8005612:	f04f 020a 	mov.w	r2, #10
 8005616:	4639      	mov	r1, r7
 8005618:	4648      	mov	r0, r9
 800561a:	d107      	bne.n	800562c <_dtoa_r+0xadc>
 800561c:	f000 f9ca 	bl	80059b4 <__multadd>
 8005620:	4607      	mov	r7, r0
 8005622:	4605      	mov	r5, r0
 8005624:	9b00      	ldr	r3, [sp, #0]
 8005626:	3301      	adds	r3, #1
 8005628:	9300      	str	r3, [sp, #0]
 800562a:	e777      	b.n	800551c <_dtoa_r+0x9cc>
 800562c:	f000 f9c2 	bl	80059b4 <__multadd>
 8005630:	4629      	mov	r1, r5
 8005632:	4607      	mov	r7, r0
 8005634:	2300      	movs	r3, #0
 8005636:	220a      	movs	r2, #10
 8005638:	4648      	mov	r0, r9
 800563a:	f000 f9bb 	bl	80059b4 <__multadd>
 800563e:	4605      	mov	r5, r0
 8005640:	e7f0      	b.n	8005624 <_dtoa_r+0xad4>
 8005642:	f1bb 0f00 	cmp.w	fp, #0
 8005646:	bfcc      	ite	gt
 8005648:	465e      	movgt	r6, fp
 800564a:	2601      	movle	r6, #1
 800564c:	4456      	add	r6, sl
 800564e:	2700      	movs	r7, #0
 8005650:	9902      	ldr	r1, [sp, #8]
 8005652:	9300      	str	r3, [sp, #0]
 8005654:	2201      	movs	r2, #1
 8005656:	4648      	mov	r0, r9
 8005658:	f000 fb50 	bl	8005cfc <__lshift>
 800565c:	4621      	mov	r1, r4
 800565e:	9002      	str	r0, [sp, #8]
 8005660:	f000 fbb8 	bl	8005dd4 <__mcmp>
 8005664:	2800      	cmp	r0, #0
 8005666:	dcb4      	bgt.n	80055d2 <_dtoa_r+0xa82>
 8005668:	d102      	bne.n	8005670 <_dtoa_r+0xb20>
 800566a:	9b00      	ldr	r3, [sp, #0]
 800566c:	07db      	lsls	r3, r3, #31
 800566e:	d4b0      	bmi.n	80055d2 <_dtoa_r+0xa82>
 8005670:	4633      	mov	r3, r6
 8005672:	461e      	mov	r6, r3
 8005674:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005678:	2a30      	cmp	r2, #48	@ 0x30
 800567a:	d0fa      	beq.n	8005672 <_dtoa_r+0xb22>
 800567c:	e4b5      	b.n	8004fea <_dtoa_r+0x49a>
 800567e:	459a      	cmp	sl, r3
 8005680:	d1a8      	bne.n	80055d4 <_dtoa_r+0xa84>
 8005682:	2331      	movs	r3, #49	@ 0x31
 8005684:	f108 0801 	add.w	r8, r8, #1
 8005688:	f88a 3000 	strb.w	r3, [sl]
 800568c:	e4ad      	b.n	8004fea <_dtoa_r+0x49a>
 800568e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005690:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80056ec <_dtoa_r+0xb9c>
 8005694:	b11b      	cbz	r3, 800569e <_dtoa_r+0xb4e>
 8005696:	f10a 0308 	add.w	r3, sl, #8
 800569a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800569c:	6013      	str	r3, [r2, #0]
 800569e:	4650      	mov	r0, sl
 80056a0:	b017      	add	sp, #92	@ 0x5c
 80056a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056a6:	9b07      	ldr	r3, [sp, #28]
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	f77f ae2e 	ble.w	800530a <_dtoa_r+0x7ba>
 80056ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80056b0:	9308      	str	r3, [sp, #32]
 80056b2:	2001      	movs	r0, #1
 80056b4:	e64d      	b.n	8005352 <_dtoa_r+0x802>
 80056b6:	f1bb 0f00 	cmp.w	fp, #0
 80056ba:	f77f aed9 	ble.w	8005470 <_dtoa_r+0x920>
 80056be:	4656      	mov	r6, sl
 80056c0:	9802      	ldr	r0, [sp, #8]
 80056c2:	4621      	mov	r1, r4
 80056c4:	f7ff f9bb 	bl	8004a3e <quorem>
 80056c8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80056cc:	f806 3b01 	strb.w	r3, [r6], #1
 80056d0:	eba6 020a 	sub.w	r2, r6, sl
 80056d4:	4593      	cmp	fp, r2
 80056d6:	ddb4      	ble.n	8005642 <_dtoa_r+0xaf2>
 80056d8:	9902      	ldr	r1, [sp, #8]
 80056da:	2300      	movs	r3, #0
 80056dc:	220a      	movs	r2, #10
 80056de:	4648      	mov	r0, r9
 80056e0:	f000 f968 	bl	80059b4 <__multadd>
 80056e4:	9002      	str	r0, [sp, #8]
 80056e6:	e7eb      	b.n	80056c0 <_dtoa_r+0xb70>
 80056e8:	0800834d 	.word	0x0800834d
 80056ec:	080082d1 	.word	0x080082d1

080056f0 <_free_r>:
 80056f0:	b538      	push	{r3, r4, r5, lr}
 80056f2:	4605      	mov	r5, r0
 80056f4:	2900      	cmp	r1, #0
 80056f6:	d041      	beq.n	800577c <_free_r+0x8c>
 80056f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056fc:	1f0c      	subs	r4, r1, #4
 80056fe:	2b00      	cmp	r3, #0
 8005700:	bfb8      	it	lt
 8005702:	18e4      	addlt	r4, r4, r3
 8005704:	f000 f8e8 	bl	80058d8 <__malloc_lock>
 8005708:	4a1d      	ldr	r2, [pc, #116]	@ (8005780 <_free_r+0x90>)
 800570a:	6813      	ldr	r3, [r2, #0]
 800570c:	b933      	cbnz	r3, 800571c <_free_r+0x2c>
 800570e:	6063      	str	r3, [r4, #4]
 8005710:	6014      	str	r4, [r2, #0]
 8005712:	4628      	mov	r0, r5
 8005714:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005718:	f000 b8e4 	b.w	80058e4 <__malloc_unlock>
 800571c:	42a3      	cmp	r3, r4
 800571e:	d908      	bls.n	8005732 <_free_r+0x42>
 8005720:	6820      	ldr	r0, [r4, #0]
 8005722:	1821      	adds	r1, r4, r0
 8005724:	428b      	cmp	r3, r1
 8005726:	bf01      	itttt	eq
 8005728:	6819      	ldreq	r1, [r3, #0]
 800572a:	685b      	ldreq	r3, [r3, #4]
 800572c:	1809      	addeq	r1, r1, r0
 800572e:	6021      	streq	r1, [r4, #0]
 8005730:	e7ed      	b.n	800570e <_free_r+0x1e>
 8005732:	461a      	mov	r2, r3
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	b10b      	cbz	r3, 800573c <_free_r+0x4c>
 8005738:	42a3      	cmp	r3, r4
 800573a:	d9fa      	bls.n	8005732 <_free_r+0x42>
 800573c:	6811      	ldr	r1, [r2, #0]
 800573e:	1850      	adds	r0, r2, r1
 8005740:	42a0      	cmp	r0, r4
 8005742:	d10b      	bne.n	800575c <_free_r+0x6c>
 8005744:	6820      	ldr	r0, [r4, #0]
 8005746:	4401      	add	r1, r0
 8005748:	1850      	adds	r0, r2, r1
 800574a:	4283      	cmp	r3, r0
 800574c:	6011      	str	r1, [r2, #0]
 800574e:	d1e0      	bne.n	8005712 <_free_r+0x22>
 8005750:	6818      	ldr	r0, [r3, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	6053      	str	r3, [r2, #4]
 8005756:	4408      	add	r0, r1
 8005758:	6010      	str	r0, [r2, #0]
 800575a:	e7da      	b.n	8005712 <_free_r+0x22>
 800575c:	d902      	bls.n	8005764 <_free_r+0x74>
 800575e:	230c      	movs	r3, #12
 8005760:	602b      	str	r3, [r5, #0]
 8005762:	e7d6      	b.n	8005712 <_free_r+0x22>
 8005764:	6820      	ldr	r0, [r4, #0]
 8005766:	1821      	adds	r1, r4, r0
 8005768:	428b      	cmp	r3, r1
 800576a:	bf04      	itt	eq
 800576c:	6819      	ldreq	r1, [r3, #0]
 800576e:	685b      	ldreq	r3, [r3, #4]
 8005770:	6063      	str	r3, [r4, #4]
 8005772:	bf04      	itt	eq
 8005774:	1809      	addeq	r1, r1, r0
 8005776:	6021      	streq	r1, [r4, #0]
 8005778:	6054      	str	r4, [r2, #4]
 800577a:	e7ca      	b.n	8005712 <_free_r+0x22>
 800577c:	bd38      	pop	{r3, r4, r5, pc}
 800577e:	bf00      	nop
 8005780:	200003f4 	.word	0x200003f4

08005784 <malloc>:
 8005784:	4b02      	ldr	r3, [pc, #8]	@ (8005790 <malloc+0xc>)
 8005786:	4601      	mov	r1, r0
 8005788:	6818      	ldr	r0, [r3, #0]
 800578a:	f000 b825 	b.w	80057d8 <_malloc_r>
 800578e:	bf00      	nop
 8005790:	20000014 	.word	0x20000014

08005794 <sbrk_aligned>:
 8005794:	b570      	push	{r4, r5, r6, lr}
 8005796:	4e0f      	ldr	r6, [pc, #60]	@ (80057d4 <sbrk_aligned+0x40>)
 8005798:	460c      	mov	r4, r1
 800579a:	6831      	ldr	r1, [r6, #0]
 800579c:	4605      	mov	r5, r0
 800579e:	b911      	cbnz	r1, 80057a6 <sbrk_aligned+0x12>
 80057a0:	f000 fec6 	bl	8006530 <_sbrk_r>
 80057a4:	6030      	str	r0, [r6, #0]
 80057a6:	4621      	mov	r1, r4
 80057a8:	4628      	mov	r0, r5
 80057aa:	f000 fec1 	bl	8006530 <_sbrk_r>
 80057ae:	1c43      	adds	r3, r0, #1
 80057b0:	d103      	bne.n	80057ba <sbrk_aligned+0x26>
 80057b2:	f04f 34ff 	mov.w	r4, #4294967295
 80057b6:	4620      	mov	r0, r4
 80057b8:	bd70      	pop	{r4, r5, r6, pc}
 80057ba:	1cc4      	adds	r4, r0, #3
 80057bc:	f024 0403 	bic.w	r4, r4, #3
 80057c0:	42a0      	cmp	r0, r4
 80057c2:	d0f8      	beq.n	80057b6 <sbrk_aligned+0x22>
 80057c4:	1a21      	subs	r1, r4, r0
 80057c6:	4628      	mov	r0, r5
 80057c8:	f000 feb2 	bl	8006530 <_sbrk_r>
 80057cc:	3001      	adds	r0, #1
 80057ce:	d1f2      	bne.n	80057b6 <sbrk_aligned+0x22>
 80057d0:	e7ef      	b.n	80057b2 <sbrk_aligned+0x1e>
 80057d2:	bf00      	nop
 80057d4:	200003f0 	.word	0x200003f0

080057d8 <_malloc_r>:
 80057d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057dc:	1ccd      	adds	r5, r1, #3
 80057de:	f025 0503 	bic.w	r5, r5, #3
 80057e2:	3508      	adds	r5, #8
 80057e4:	2d0c      	cmp	r5, #12
 80057e6:	bf38      	it	cc
 80057e8:	250c      	movcc	r5, #12
 80057ea:	2d00      	cmp	r5, #0
 80057ec:	4606      	mov	r6, r0
 80057ee:	db01      	blt.n	80057f4 <_malloc_r+0x1c>
 80057f0:	42a9      	cmp	r1, r5
 80057f2:	d904      	bls.n	80057fe <_malloc_r+0x26>
 80057f4:	230c      	movs	r3, #12
 80057f6:	6033      	str	r3, [r6, #0]
 80057f8:	2000      	movs	r0, #0
 80057fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80058d4 <_malloc_r+0xfc>
 8005802:	f000 f869 	bl	80058d8 <__malloc_lock>
 8005806:	f8d8 3000 	ldr.w	r3, [r8]
 800580a:	461c      	mov	r4, r3
 800580c:	bb44      	cbnz	r4, 8005860 <_malloc_r+0x88>
 800580e:	4629      	mov	r1, r5
 8005810:	4630      	mov	r0, r6
 8005812:	f7ff ffbf 	bl	8005794 <sbrk_aligned>
 8005816:	1c43      	adds	r3, r0, #1
 8005818:	4604      	mov	r4, r0
 800581a:	d158      	bne.n	80058ce <_malloc_r+0xf6>
 800581c:	f8d8 4000 	ldr.w	r4, [r8]
 8005820:	4627      	mov	r7, r4
 8005822:	2f00      	cmp	r7, #0
 8005824:	d143      	bne.n	80058ae <_malloc_r+0xd6>
 8005826:	2c00      	cmp	r4, #0
 8005828:	d04b      	beq.n	80058c2 <_malloc_r+0xea>
 800582a:	6823      	ldr	r3, [r4, #0]
 800582c:	4639      	mov	r1, r7
 800582e:	4630      	mov	r0, r6
 8005830:	eb04 0903 	add.w	r9, r4, r3
 8005834:	f000 fe7c 	bl	8006530 <_sbrk_r>
 8005838:	4581      	cmp	r9, r0
 800583a:	d142      	bne.n	80058c2 <_malloc_r+0xea>
 800583c:	6821      	ldr	r1, [r4, #0]
 800583e:	1a6d      	subs	r5, r5, r1
 8005840:	4629      	mov	r1, r5
 8005842:	4630      	mov	r0, r6
 8005844:	f7ff ffa6 	bl	8005794 <sbrk_aligned>
 8005848:	3001      	adds	r0, #1
 800584a:	d03a      	beq.n	80058c2 <_malloc_r+0xea>
 800584c:	6823      	ldr	r3, [r4, #0]
 800584e:	442b      	add	r3, r5
 8005850:	6023      	str	r3, [r4, #0]
 8005852:	f8d8 3000 	ldr.w	r3, [r8]
 8005856:	685a      	ldr	r2, [r3, #4]
 8005858:	bb62      	cbnz	r2, 80058b4 <_malloc_r+0xdc>
 800585a:	f8c8 7000 	str.w	r7, [r8]
 800585e:	e00f      	b.n	8005880 <_malloc_r+0xa8>
 8005860:	6822      	ldr	r2, [r4, #0]
 8005862:	1b52      	subs	r2, r2, r5
 8005864:	d420      	bmi.n	80058a8 <_malloc_r+0xd0>
 8005866:	2a0b      	cmp	r2, #11
 8005868:	d917      	bls.n	800589a <_malloc_r+0xc2>
 800586a:	1961      	adds	r1, r4, r5
 800586c:	42a3      	cmp	r3, r4
 800586e:	6025      	str	r5, [r4, #0]
 8005870:	bf18      	it	ne
 8005872:	6059      	strne	r1, [r3, #4]
 8005874:	6863      	ldr	r3, [r4, #4]
 8005876:	bf08      	it	eq
 8005878:	f8c8 1000 	streq.w	r1, [r8]
 800587c:	5162      	str	r2, [r4, r5]
 800587e:	604b      	str	r3, [r1, #4]
 8005880:	4630      	mov	r0, r6
 8005882:	f000 f82f 	bl	80058e4 <__malloc_unlock>
 8005886:	f104 000b 	add.w	r0, r4, #11
 800588a:	1d23      	adds	r3, r4, #4
 800588c:	f020 0007 	bic.w	r0, r0, #7
 8005890:	1ac2      	subs	r2, r0, r3
 8005892:	bf1c      	itt	ne
 8005894:	1a1b      	subne	r3, r3, r0
 8005896:	50a3      	strne	r3, [r4, r2]
 8005898:	e7af      	b.n	80057fa <_malloc_r+0x22>
 800589a:	6862      	ldr	r2, [r4, #4]
 800589c:	42a3      	cmp	r3, r4
 800589e:	bf0c      	ite	eq
 80058a0:	f8c8 2000 	streq.w	r2, [r8]
 80058a4:	605a      	strne	r2, [r3, #4]
 80058a6:	e7eb      	b.n	8005880 <_malloc_r+0xa8>
 80058a8:	4623      	mov	r3, r4
 80058aa:	6864      	ldr	r4, [r4, #4]
 80058ac:	e7ae      	b.n	800580c <_malloc_r+0x34>
 80058ae:	463c      	mov	r4, r7
 80058b0:	687f      	ldr	r7, [r7, #4]
 80058b2:	e7b6      	b.n	8005822 <_malloc_r+0x4a>
 80058b4:	461a      	mov	r2, r3
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	42a3      	cmp	r3, r4
 80058ba:	d1fb      	bne.n	80058b4 <_malloc_r+0xdc>
 80058bc:	2300      	movs	r3, #0
 80058be:	6053      	str	r3, [r2, #4]
 80058c0:	e7de      	b.n	8005880 <_malloc_r+0xa8>
 80058c2:	230c      	movs	r3, #12
 80058c4:	6033      	str	r3, [r6, #0]
 80058c6:	4630      	mov	r0, r6
 80058c8:	f000 f80c 	bl	80058e4 <__malloc_unlock>
 80058cc:	e794      	b.n	80057f8 <_malloc_r+0x20>
 80058ce:	6005      	str	r5, [r0, #0]
 80058d0:	e7d6      	b.n	8005880 <_malloc_r+0xa8>
 80058d2:	bf00      	nop
 80058d4:	200003f4 	.word	0x200003f4

080058d8 <__malloc_lock>:
 80058d8:	4801      	ldr	r0, [pc, #4]	@ (80058e0 <__malloc_lock+0x8>)
 80058da:	f7ff b8ae 	b.w	8004a3a <__retarget_lock_acquire_recursive>
 80058de:	bf00      	nop
 80058e0:	200003ec 	.word	0x200003ec

080058e4 <__malloc_unlock>:
 80058e4:	4801      	ldr	r0, [pc, #4]	@ (80058ec <__malloc_unlock+0x8>)
 80058e6:	f7ff b8a9 	b.w	8004a3c <__retarget_lock_release_recursive>
 80058ea:	bf00      	nop
 80058ec:	200003ec 	.word	0x200003ec

080058f0 <_Balloc>:
 80058f0:	b570      	push	{r4, r5, r6, lr}
 80058f2:	69c6      	ldr	r6, [r0, #28]
 80058f4:	4604      	mov	r4, r0
 80058f6:	460d      	mov	r5, r1
 80058f8:	b976      	cbnz	r6, 8005918 <_Balloc+0x28>
 80058fa:	2010      	movs	r0, #16
 80058fc:	f7ff ff42 	bl	8005784 <malloc>
 8005900:	4602      	mov	r2, r0
 8005902:	61e0      	str	r0, [r4, #28]
 8005904:	b920      	cbnz	r0, 8005910 <_Balloc+0x20>
 8005906:	4b18      	ldr	r3, [pc, #96]	@ (8005968 <_Balloc+0x78>)
 8005908:	4818      	ldr	r0, [pc, #96]	@ (800596c <_Balloc+0x7c>)
 800590a:	216b      	movs	r1, #107	@ 0x6b
 800590c:	f000 fe2e 	bl	800656c <__assert_func>
 8005910:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005914:	6006      	str	r6, [r0, #0]
 8005916:	60c6      	str	r6, [r0, #12]
 8005918:	69e6      	ldr	r6, [r4, #28]
 800591a:	68f3      	ldr	r3, [r6, #12]
 800591c:	b183      	cbz	r3, 8005940 <_Balloc+0x50>
 800591e:	69e3      	ldr	r3, [r4, #28]
 8005920:	68db      	ldr	r3, [r3, #12]
 8005922:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005926:	b9b8      	cbnz	r0, 8005958 <_Balloc+0x68>
 8005928:	2101      	movs	r1, #1
 800592a:	fa01 f605 	lsl.w	r6, r1, r5
 800592e:	1d72      	adds	r2, r6, #5
 8005930:	0092      	lsls	r2, r2, #2
 8005932:	4620      	mov	r0, r4
 8005934:	f000 fe38 	bl	80065a8 <_calloc_r>
 8005938:	b160      	cbz	r0, 8005954 <_Balloc+0x64>
 800593a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800593e:	e00e      	b.n	800595e <_Balloc+0x6e>
 8005940:	2221      	movs	r2, #33	@ 0x21
 8005942:	2104      	movs	r1, #4
 8005944:	4620      	mov	r0, r4
 8005946:	f000 fe2f 	bl	80065a8 <_calloc_r>
 800594a:	69e3      	ldr	r3, [r4, #28]
 800594c:	60f0      	str	r0, [r6, #12]
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1e4      	bne.n	800591e <_Balloc+0x2e>
 8005954:	2000      	movs	r0, #0
 8005956:	bd70      	pop	{r4, r5, r6, pc}
 8005958:	6802      	ldr	r2, [r0, #0]
 800595a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800595e:	2300      	movs	r3, #0
 8005960:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005964:	e7f7      	b.n	8005956 <_Balloc+0x66>
 8005966:	bf00      	nop
 8005968:	080082de 	.word	0x080082de
 800596c:	0800835e 	.word	0x0800835e

08005970 <_Bfree>:
 8005970:	b570      	push	{r4, r5, r6, lr}
 8005972:	69c6      	ldr	r6, [r0, #28]
 8005974:	4605      	mov	r5, r0
 8005976:	460c      	mov	r4, r1
 8005978:	b976      	cbnz	r6, 8005998 <_Bfree+0x28>
 800597a:	2010      	movs	r0, #16
 800597c:	f7ff ff02 	bl	8005784 <malloc>
 8005980:	4602      	mov	r2, r0
 8005982:	61e8      	str	r0, [r5, #28]
 8005984:	b920      	cbnz	r0, 8005990 <_Bfree+0x20>
 8005986:	4b09      	ldr	r3, [pc, #36]	@ (80059ac <_Bfree+0x3c>)
 8005988:	4809      	ldr	r0, [pc, #36]	@ (80059b0 <_Bfree+0x40>)
 800598a:	218f      	movs	r1, #143	@ 0x8f
 800598c:	f000 fdee 	bl	800656c <__assert_func>
 8005990:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005994:	6006      	str	r6, [r0, #0]
 8005996:	60c6      	str	r6, [r0, #12]
 8005998:	b13c      	cbz	r4, 80059aa <_Bfree+0x3a>
 800599a:	69eb      	ldr	r3, [r5, #28]
 800599c:	6862      	ldr	r2, [r4, #4]
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80059a4:	6021      	str	r1, [r4, #0]
 80059a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80059aa:	bd70      	pop	{r4, r5, r6, pc}
 80059ac:	080082de 	.word	0x080082de
 80059b0:	0800835e 	.word	0x0800835e

080059b4 <__multadd>:
 80059b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059b8:	690d      	ldr	r5, [r1, #16]
 80059ba:	4607      	mov	r7, r0
 80059bc:	460c      	mov	r4, r1
 80059be:	461e      	mov	r6, r3
 80059c0:	f101 0c14 	add.w	ip, r1, #20
 80059c4:	2000      	movs	r0, #0
 80059c6:	f8dc 3000 	ldr.w	r3, [ip]
 80059ca:	b299      	uxth	r1, r3
 80059cc:	fb02 6101 	mla	r1, r2, r1, r6
 80059d0:	0c1e      	lsrs	r6, r3, #16
 80059d2:	0c0b      	lsrs	r3, r1, #16
 80059d4:	fb02 3306 	mla	r3, r2, r6, r3
 80059d8:	b289      	uxth	r1, r1
 80059da:	3001      	adds	r0, #1
 80059dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80059e0:	4285      	cmp	r5, r0
 80059e2:	f84c 1b04 	str.w	r1, [ip], #4
 80059e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80059ea:	dcec      	bgt.n	80059c6 <__multadd+0x12>
 80059ec:	b30e      	cbz	r6, 8005a32 <__multadd+0x7e>
 80059ee:	68a3      	ldr	r3, [r4, #8]
 80059f0:	42ab      	cmp	r3, r5
 80059f2:	dc19      	bgt.n	8005a28 <__multadd+0x74>
 80059f4:	6861      	ldr	r1, [r4, #4]
 80059f6:	4638      	mov	r0, r7
 80059f8:	3101      	adds	r1, #1
 80059fa:	f7ff ff79 	bl	80058f0 <_Balloc>
 80059fe:	4680      	mov	r8, r0
 8005a00:	b928      	cbnz	r0, 8005a0e <__multadd+0x5a>
 8005a02:	4602      	mov	r2, r0
 8005a04:	4b0c      	ldr	r3, [pc, #48]	@ (8005a38 <__multadd+0x84>)
 8005a06:	480d      	ldr	r0, [pc, #52]	@ (8005a3c <__multadd+0x88>)
 8005a08:	21ba      	movs	r1, #186	@ 0xba
 8005a0a:	f000 fdaf 	bl	800656c <__assert_func>
 8005a0e:	6922      	ldr	r2, [r4, #16]
 8005a10:	3202      	adds	r2, #2
 8005a12:	f104 010c 	add.w	r1, r4, #12
 8005a16:	0092      	lsls	r2, r2, #2
 8005a18:	300c      	adds	r0, #12
 8005a1a:	f000 fd99 	bl	8006550 <memcpy>
 8005a1e:	4621      	mov	r1, r4
 8005a20:	4638      	mov	r0, r7
 8005a22:	f7ff ffa5 	bl	8005970 <_Bfree>
 8005a26:	4644      	mov	r4, r8
 8005a28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005a2c:	3501      	adds	r5, #1
 8005a2e:	615e      	str	r6, [r3, #20]
 8005a30:	6125      	str	r5, [r4, #16]
 8005a32:	4620      	mov	r0, r4
 8005a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a38:	0800834d 	.word	0x0800834d
 8005a3c:	0800835e 	.word	0x0800835e

08005a40 <__hi0bits>:
 8005a40:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005a44:	4603      	mov	r3, r0
 8005a46:	bf36      	itet	cc
 8005a48:	0403      	lslcc	r3, r0, #16
 8005a4a:	2000      	movcs	r0, #0
 8005a4c:	2010      	movcc	r0, #16
 8005a4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005a52:	bf3c      	itt	cc
 8005a54:	021b      	lslcc	r3, r3, #8
 8005a56:	3008      	addcc	r0, #8
 8005a58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a5c:	bf3c      	itt	cc
 8005a5e:	011b      	lslcc	r3, r3, #4
 8005a60:	3004      	addcc	r0, #4
 8005a62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a66:	bf3c      	itt	cc
 8005a68:	009b      	lslcc	r3, r3, #2
 8005a6a:	3002      	addcc	r0, #2
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	db05      	blt.n	8005a7c <__hi0bits+0x3c>
 8005a70:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005a74:	f100 0001 	add.w	r0, r0, #1
 8005a78:	bf08      	it	eq
 8005a7a:	2020      	moveq	r0, #32
 8005a7c:	4770      	bx	lr

08005a7e <__lo0bits>:
 8005a7e:	6803      	ldr	r3, [r0, #0]
 8005a80:	4602      	mov	r2, r0
 8005a82:	f013 0007 	ands.w	r0, r3, #7
 8005a86:	d00b      	beq.n	8005aa0 <__lo0bits+0x22>
 8005a88:	07d9      	lsls	r1, r3, #31
 8005a8a:	d421      	bmi.n	8005ad0 <__lo0bits+0x52>
 8005a8c:	0798      	lsls	r0, r3, #30
 8005a8e:	bf49      	itett	mi
 8005a90:	085b      	lsrmi	r3, r3, #1
 8005a92:	089b      	lsrpl	r3, r3, #2
 8005a94:	2001      	movmi	r0, #1
 8005a96:	6013      	strmi	r3, [r2, #0]
 8005a98:	bf5c      	itt	pl
 8005a9a:	6013      	strpl	r3, [r2, #0]
 8005a9c:	2002      	movpl	r0, #2
 8005a9e:	4770      	bx	lr
 8005aa0:	b299      	uxth	r1, r3
 8005aa2:	b909      	cbnz	r1, 8005aa8 <__lo0bits+0x2a>
 8005aa4:	0c1b      	lsrs	r3, r3, #16
 8005aa6:	2010      	movs	r0, #16
 8005aa8:	b2d9      	uxtb	r1, r3
 8005aaa:	b909      	cbnz	r1, 8005ab0 <__lo0bits+0x32>
 8005aac:	3008      	adds	r0, #8
 8005aae:	0a1b      	lsrs	r3, r3, #8
 8005ab0:	0719      	lsls	r1, r3, #28
 8005ab2:	bf04      	itt	eq
 8005ab4:	091b      	lsreq	r3, r3, #4
 8005ab6:	3004      	addeq	r0, #4
 8005ab8:	0799      	lsls	r1, r3, #30
 8005aba:	bf04      	itt	eq
 8005abc:	089b      	lsreq	r3, r3, #2
 8005abe:	3002      	addeq	r0, #2
 8005ac0:	07d9      	lsls	r1, r3, #31
 8005ac2:	d403      	bmi.n	8005acc <__lo0bits+0x4e>
 8005ac4:	085b      	lsrs	r3, r3, #1
 8005ac6:	f100 0001 	add.w	r0, r0, #1
 8005aca:	d003      	beq.n	8005ad4 <__lo0bits+0x56>
 8005acc:	6013      	str	r3, [r2, #0]
 8005ace:	4770      	bx	lr
 8005ad0:	2000      	movs	r0, #0
 8005ad2:	4770      	bx	lr
 8005ad4:	2020      	movs	r0, #32
 8005ad6:	4770      	bx	lr

08005ad8 <__i2b>:
 8005ad8:	b510      	push	{r4, lr}
 8005ada:	460c      	mov	r4, r1
 8005adc:	2101      	movs	r1, #1
 8005ade:	f7ff ff07 	bl	80058f0 <_Balloc>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	b928      	cbnz	r0, 8005af2 <__i2b+0x1a>
 8005ae6:	4b05      	ldr	r3, [pc, #20]	@ (8005afc <__i2b+0x24>)
 8005ae8:	4805      	ldr	r0, [pc, #20]	@ (8005b00 <__i2b+0x28>)
 8005aea:	f240 1145 	movw	r1, #325	@ 0x145
 8005aee:	f000 fd3d 	bl	800656c <__assert_func>
 8005af2:	2301      	movs	r3, #1
 8005af4:	6144      	str	r4, [r0, #20]
 8005af6:	6103      	str	r3, [r0, #16]
 8005af8:	bd10      	pop	{r4, pc}
 8005afa:	bf00      	nop
 8005afc:	0800834d 	.word	0x0800834d
 8005b00:	0800835e 	.word	0x0800835e

08005b04 <__multiply>:
 8005b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b08:	4617      	mov	r7, r2
 8005b0a:	690a      	ldr	r2, [r1, #16]
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	bfa8      	it	ge
 8005b12:	463b      	movge	r3, r7
 8005b14:	4689      	mov	r9, r1
 8005b16:	bfa4      	itt	ge
 8005b18:	460f      	movge	r7, r1
 8005b1a:	4699      	movge	r9, r3
 8005b1c:	693d      	ldr	r5, [r7, #16]
 8005b1e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	6879      	ldr	r1, [r7, #4]
 8005b26:	eb05 060a 	add.w	r6, r5, sl
 8005b2a:	42b3      	cmp	r3, r6
 8005b2c:	b085      	sub	sp, #20
 8005b2e:	bfb8      	it	lt
 8005b30:	3101      	addlt	r1, #1
 8005b32:	f7ff fedd 	bl	80058f0 <_Balloc>
 8005b36:	b930      	cbnz	r0, 8005b46 <__multiply+0x42>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	4b41      	ldr	r3, [pc, #260]	@ (8005c40 <__multiply+0x13c>)
 8005b3c:	4841      	ldr	r0, [pc, #260]	@ (8005c44 <__multiply+0x140>)
 8005b3e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005b42:	f000 fd13 	bl	800656c <__assert_func>
 8005b46:	f100 0414 	add.w	r4, r0, #20
 8005b4a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005b4e:	4623      	mov	r3, r4
 8005b50:	2200      	movs	r2, #0
 8005b52:	4573      	cmp	r3, lr
 8005b54:	d320      	bcc.n	8005b98 <__multiply+0x94>
 8005b56:	f107 0814 	add.w	r8, r7, #20
 8005b5a:	f109 0114 	add.w	r1, r9, #20
 8005b5e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005b62:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005b66:	9302      	str	r3, [sp, #8]
 8005b68:	1beb      	subs	r3, r5, r7
 8005b6a:	3b15      	subs	r3, #21
 8005b6c:	f023 0303 	bic.w	r3, r3, #3
 8005b70:	3304      	adds	r3, #4
 8005b72:	3715      	adds	r7, #21
 8005b74:	42bd      	cmp	r5, r7
 8005b76:	bf38      	it	cc
 8005b78:	2304      	movcc	r3, #4
 8005b7a:	9301      	str	r3, [sp, #4]
 8005b7c:	9b02      	ldr	r3, [sp, #8]
 8005b7e:	9103      	str	r1, [sp, #12]
 8005b80:	428b      	cmp	r3, r1
 8005b82:	d80c      	bhi.n	8005b9e <__multiply+0x9a>
 8005b84:	2e00      	cmp	r6, #0
 8005b86:	dd03      	ble.n	8005b90 <__multiply+0x8c>
 8005b88:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d055      	beq.n	8005c3c <__multiply+0x138>
 8005b90:	6106      	str	r6, [r0, #16]
 8005b92:	b005      	add	sp, #20
 8005b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b98:	f843 2b04 	str.w	r2, [r3], #4
 8005b9c:	e7d9      	b.n	8005b52 <__multiply+0x4e>
 8005b9e:	f8b1 a000 	ldrh.w	sl, [r1]
 8005ba2:	f1ba 0f00 	cmp.w	sl, #0
 8005ba6:	d01f      	beq.n	8005be8 <__multiply+0xe4>
 8005ba8:	46c4      	mov	ip, r8
 8005baa:	46a1      	mov	r9, r4
 8005bac:	2700      	movs	r7, #0
 8005bae:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005bb2:	f8d9 3000 	ldr.w	r3, [r9]
 8005bb6:	fa1f fb82 	uxth.w	fp, r2
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	fb0a 330b 	mla	r3, sl, fp, r3
 8005bc0:	443b      	add	r3, r7
 8005bc2:	f8d9 7000 	ldr.w	r7, [r9]
 8005bc6:	0c12      	lsrs	r2, r2, #16
 8005bc8:	0c3f      	lsrs	r7, r7, #16
 8005bca:	fb0a 7202 	mla	r2, sl, r2, r7
 8005bce:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005bd8:	4565      	cmp	r5, ip
 8005bda:	f849 3b04 	str.w	r3, [r9], #4
 8005bde:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005be2:	d8e4      	bhi.n	8005bae <__multiply+0xaa>
 8005be4:	9b01      	ldr	r3, [sp, #4]
 8005be6:	50e7      	str	r7, [r4, r3]
 8005be8:	9b03      	ldr	r3, [sp, #12]
 8005bea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005bee:	3104      	adds	r1, #4
 8005bf0:	f1b9 0f00 	cmp.w	r9, #0
 8005bf4:	d020      	beq.n	8005c38 <__multiply+0x134>
 8005bf6:	6823      	ldr	r3, [r4, #0]
 8005bf8:	4647      	mov	r7, r8
 8005bfa:	46a4      	mov	ip, r4
 8005bfc:	f04f 0a00 	mov.w	sl, #0
 8005c00:	f8b7 b000 	ldrh.w	fp, [r7]
 8005c04:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005c08:	fb09 220b 	mla	r2, r9, fp, r2
 8005c0c:	4452      	add	r2, sl
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c14:	f84c 3b04 	str.w	r3, [ip], #4
 8005c18:	f857 3b04 	ldr.w	r3, [r7], #4
 8005c1c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005c20:	f8bc 3000 	ldrh.w	r3, [ip]
 8005c24:	fb09 330a 	mla	r3, r9, sl, r3
 8005c28:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005c2c:	42bd      	cmp	r5, r7
 8005c2e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005c32:	d8e5      	bhi.n	8005c00 <__multiply+0xfc>
 8005c34:	9a01      	ldr	r2, [sp, #4]
 8005c36:	50a3      	str	r3, [r4, r2]
 8005c38:	3404      	adds	r4, #4
 8005c3a:	e79f      	b.n	8005b7c <__multiply+0x78>
 8005c3c:	3e01      	subs	r6, #1
 8005c3e:	e7a1      	b.n	8005b84 <__multiply+0x80>
 8005c40:	0800834d 	.word	0x0800834d
 8005c44:	0800835e 	.word	0x0800835e

08005c48 <__pow5mult>:
 8005c48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c4c:	4615      	mov	r5, r2
 8005c4e:	f012 0203 	ands.w	r2, r2, #3
 8005c52:	4607      	mov	r7, r0
 8005c54:	460e      	mov	r6, r1
 8005c56:	d007      	beq.n	8005c68 <__pow5mult+0x20>
 8005c58:	4c25      	ldr	r4, [pc, #148]	@ (8005cf0 <__pow5mult+0xa8>)
 8005c5a:	3a01      	subs	r2, #1
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005c62:	f7ff fea7 	bl	80059b4 <__multadd>
 8005c66:	4606      	mov	r6, r0
 8005c68:	10ad      	asrs	r5, r5, #2
 8005c6a:	d03d      	beq.n	8005ce8 <__pow5mult+0xa0>
 8005c6c:	69fc      	ldr	r4, [r7, #28]
 8005c6e:	b97c      	cbnz	r4, 8005c90 <__pow5mult+0x48>
 8005c70:	2010      	movs	r0, #16
 8005c72:	f7ff fd87 	bl	8005784 <malloc>
 8005c76:	4602      	mov	r2, r0
 8005c78:	61f8      	str	r0, [r7, #28]
 8005c7a:	b928      	cbnz	r0, 8005c88 <__pow5mult+0x40>
 8005c7c:	4b1d      	ldr	r3, [pc, #116]	@ (8005cf4 <__pow5mult+0xac>)
 8005c7e:	481e      	ldr	r0, [pc, #120]	@ (8005cf8 <__pow5mult+0xb0>)
 8005c80:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005c84:	f000 fc72 	bl	800656c <__assert_func>
 8005c88:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005c8c:	6004      	str	r4, [r0, #0]
 8005c8e:	60c4      	str	r4, [r0, #12]
 8005c90:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005c94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005c98:	b94c      	cbnz	r4, 8005cae <__pow5mult+0x66>
 8005c9a:	f240 2171 	movw	r1, #625	@ 0x271
 8005c9e:	4638      	mov	r0, r7
 8005ca0:	f7ff ff1a 	bl	8005ad8 <__i2b>
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	f8c8 0008 	str.w	r0, [r8, #8]
 8005caa:	4604      	mov	r4, r0
 8005cac:	6003      	str	r3, [r0, #0]
 8005cae:	f04f 0900 	mov.w	r9, #0
 8005cb2:	07eb      	lsls	r3, r5, #31
 8005cb4:	d50a      	bpl.n	8005ccc <__pow5mult+0x84>
 8005cb6:	4631      	mov	r1, r6
 8005cb8:	4622      	mov	r2, r4
 8005cba:	4638      	mov	r0, r7
 8005cbc:	f7ff ff22 	bl	8005b04 <__multiply>
 8005cc0:	4631      	mov	r1, r6
 8005cc2:	4680      	mov	r8, r0
 8005cc4:	4638      	mov	r0, r7
 8005cc6:	f7ff fe53 	bl	8005970 <_Bfree>
 8005cca:	4646      	mov	r6, r8
 8005ccc:	106d      	asrs	r5, r5, #1
 8005cce:	d00b      	beq.n	8005ce8 <__pow5mult+0xa0>
 8005cd0:	6820      	ldr	r0, [r4, #0]
 8005cd2:	b938      	cbnz	r0, 8005ce4 <__pow5mult+0x9c>
 8005cd4:	4622      	mov	r2, r4
 8005cd6:	4621      	mov	r1, r4
 8005cd8:	4638      	mov	r0, r7
 8005cda:	f7ff ff13 	bl	8005b04 <__multiply>
 8005cde:	6020      	str	r0, [r4, #0]
 8005ce0:	f8c0 9000 	str.w	r9, [r0]
 8005ce4:	4604      	mov	r4, r0
 8005ce6:	e7e4      	b.n	8005cb2 <__pow5mult+0x6a>
 8005ce8:	4630      	mov	r0, r6
 8005cea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cee:	bf00      	nop
 8005cf0:	08008410 	.word	0x08008410
 8005cf4:	080082de 	.word	0x080082de
 8005cf8:	0800835e 	.word	0x0800835e

08005cfc <__lshift>:
 8005cfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d00:	460c      	mov	r4, r1
 8005d02:	6849      	ldr	r1, [r1, #4]
 8005d04:	6923      	ldr	r3, [r4, #16]
 8005d06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005d0a:	68a3      	ldr	r3, [r4, #8]
 8005d0c:	4607      	mov	r7, r0
 8005d0e:	4691      	mov	r9, r2
 8005d10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005d14:	f108 0601 	add.w	r6, r8, #1
 8005d18:	42b3      	cmp	r3, r6
 8005d1a:	db0b      	blt.n	8005d34 <__lshift+0x38>
 8005d1c:	4638      	mov	r0, r7
 8005d1e:	f7ff fde7 	bl	80058f0 <_Balloc>
 8005d22:	4605      	mov	r5, r0
 8005d24:	b948      	cbnz	r0, 8005d3a <__lshift+0x3e>
 8005d26:	4602      	mov	r2, r0
 8005d28:	4b28      	ldr	r3, [pc, #160]	@ (8005dcc <__lshift+0xd0>)
 8005d2a:	4829      	ldr	r0, [pc, #164]	@ (8005dd0 <__lshift+0xd4>)
 8005d2c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005d30:	f000 fc1c 	bl	800656c <__assert_func>
 8005d34:	3101      	adds	r1, #1
 8005d36:	005b      	lsls	r3, r3, #1
 8005d38:	e7ee      	b.n	8005d18 <__lshift+0x1c>
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	f100 0114 	add.w	r1, r0, #20
 8005d40:	f100 0210 	add.w	r2, r0, #16
 8005d44:	4618      	mov	r0, r3
 8005d46:	4553      	cmp	r3, sl
 8005d48:	db33      	blt.n	8005db2 <__lshift+0xb6>
 8005d4a:	6920      	ldr	r0, [r4, #16]
 8005d4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005d50:	f104 0314 	add.w	r3, r4, #20
 8005d54:	f019 091f 	ands.w	r9, r9, #31
 8005d58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005d5c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005d60:	d02b      	beq.n	8005dba <__lshift+0xbe>
 8005d62:	f1c9 0e20 	rsb	lr, r9, #32
 8005d66:	468a      	mov	sl, r1
 8005d68:	2200      	movs	r2, #0
 8005d6a:	6818      	ldr	r0, [r3, #0]
 8005d6c:	fa00 f009 	lsl.w	r0, r0, r9
 8005d70:	4310      	orrs	r0, r2
 8005d72:	f84a 0b04 	str.w	r0, [sl], #4
 8005d76:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d7a:	459c      	cmp	ip, r3
 8005d7c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005d80:	d8f3      	bhi.n	8005d6a <__lshift+0x6e>
 8005d82:	ebac 0304 	sub.w	r3, ip, r4
 8005d86:	3b15      	subs	r3, #21
 8005d88:	f023 0303 	bic.w	r3, r3, #3
 8005d8c:	3304      	adds	r3, #4
 8005d8e:	f104 0015 	add.w	r0, r4, #21
 8005d92:	4560      	cmp	r0, ip
 8005d94:	bf88      	it	hi
 8005d96:	2304      	movhi	r3, #4
 8005d98:	50ca      	str	r2, [r1, r3]
 8005d9a:	b10a      	cbz	r2, 8005da0 <__lshift+0xa4>
 8005d9c:	f108 0602 	add.w	r6, r8, #2
 8005da0:	3e01      	subs	r6, #1
 8005da2:	4638      	mov	r0, r7
 8005da4:	612e      	str	r6, [r5, #16]
 8005da6:	4621      	mov	r1, r4
 8005da8:	f7ff fde2 	bl	8005970 <_Bfree>
 8005dac:	4628      	mov	r0, r5
 8005dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005db2:	f842 0f04 	str.w	r0, [r2, #4]!
 8005db6:	3301      	adds	r3, #1
 8005db8:	e7c5      	b.n	8005d46 <__lshift+0x4a>
 8005dba:	3904      	subs	r1, #4
 8005dbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005dc0:	f841 2f04 	str.w	r2, [r1, #4]!
 8005dc4:	459c      	cmp	ip, r3
 8005dc6:	d8f9      	bhi.n	8005dbc <__lshift+0xc0>
 8005dc8:	e7ea      	b.n	8005da0 <__lshift+0xa4>
 8005dca:	bf00      	nop
 8005dcc:	0800834d 	.word	0x0800834d
 8005dd0:	0800835e 	.word	0x0800835e

08005dd4 <__mcmp>:
 8005dd4:	690a      	ldr	r2, [r1, #16]
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	6900      	ldr	r0, [r0, #16]
 8005dda:	1a80      	subs	r0, r0, r2
 8005ddc:	b530      	push	{r4, r5, lr}
 8005dde:	d10e      	bne.n	8005dfe <__mcmp+0x2a>
 8005de0:	3314      	adds	r3, #20
 8005de2:	3114      	adds	r1, #20
 8005de4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005de8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005dec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005df0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005df4:	4295      	cmp	r5, r2
 8005df6:	d003      	beq.n	8005e00 <__mcmp+0x2c>
 8005df8:	d205      	bcs.n	8005e06 <__mcmp+0x32>
 8005dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8005dfe:	bd30      	pop	{r4, r5, pc}
 8005e00:	42a3      	cmp	r3, r4
 8005e02:	d3f3      	bcc.n	8005dec <__mcmp+0x18>
 8005e04:	e7fb      	b.n	8005dfe <__mcmp+0x2a>
 8005e06:	2001      	movs	r0, #1
 8005e08:	e7f9      	b.n	8005dfe <__mcmp+0x2a>
	...

08005e0c <__mdiff>:
 8005e0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e10:	4689      	mov	r9, r1
 8005e12:	4606      	mov	r6, r0
 8005e14:	4611      	mov	r1, r2
 8005e16:	4648      	mov	r0, r9
 8005e18:	4614      	mov	r4, r2
 8005e1a:	f7ff ffdb 	bl	8005dd4 <__mcmp>
 8005e1e:	1e05      	subs	r5, r0, #0
 8005e20:	d112      	bne.n	8005e48 <__mdiff+0x3c>
 8005e22:	4629      	mov	r1, r5
 8005e24:	4630      	mov	r0, r6
 8005e26:	f7ff fd63 	bl	80058f0 <_Balloc>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	b928      	cbnz	r0, 8005e3a <__mdiff+0x2e>
 8005e2e:	4b3f      	ldr	r3, [pc, #252]	@ (8005f2c <__mdiff+0x120>)
 8005e30:	f240 2137 	movw	r1, #567	@ 0x237
 8005e34:	483e      	ldr	r0, [pc, #248]	@ (8005f30 <__mdiff+0x124>)
 8005e36:	f000 fb99 	bl	800656c <__assert_func>
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005e40:	4610      	mov	r0, r2
 8005e42:	b003      	add	sp, #12
 8005e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e48:	bfbc      	itt	lt
 8005e4a:	464b      	movlt	r3, r9
 8005e4c:	46a1      	movlt	r9, r4
 8005e4e:	4630      	mov	r0, r6
 8005e50:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005e54:	bfba      	itte	lt
 8005e56:	461c      	movlt	r4, r3
 8005e58:	2501      	movlt	r5, #1
 8005e5a:	2500      	movge	r5, #0
 8005e5c:	f7ff fd48 	bl	80058f0 <_Balloc>
 8005e60:	4602      	mov	r2, r0
 8005e62:	b918      	cbnz	r0, 8005e6c <__mdiff+0x60>
 8005e64:	4b31      	ldr	r3, [pc, #196]	@ (8005f2c <__mdiff+0x120>)
 8005e66:	f240 2145 	movw	r1, #581	@ 0x245
 8005e6a:	e7e3      	b.n	8005e34 <__mdiff+0x28>
 8005e6c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005e70:	6926      	ldr	r6, [r4, #16]
 8005e72:	60c5      	str	r5, [r0, #12]
 8005e74:	f109 0310 	add.w	r3, r9, #16
 8005e78:	f109 0514 	add.w	r5, r9, #20
 8005e7c:	f104 0e14 	add.w	lr, r4, #20
 8005e80:	f100 0b14 	add.w	fp, r0, #20
 8005e84:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005e88:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005e8c:	9301      	str	r3, [sp, #4]
 8005e8e:	46d9      	mov	r9, fp
 8005e90:	f04f 0c00 	mov.w	ip, #0
 8005e94:	9b01      	ldr	r3, [sp, #4]
 8005e96:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005e9a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005e9e:	9301      	str	r3, [sp, #4]
 8005ea0:	fa1f f38a 	uxth.w	r3, sl
 8005ea4:	4619      	mov	r1, r3
 8005ea6:	b283      	uxth	r3, r0
 8005ea8:	1acb      	subs	r3, r1, r3
 8005eaa:	0c00      	lsrs	r0, r0, #16
 8005eac:	4463      	add	r3, ip
 8005eae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005eb2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005eb6:	b29b      	uxth	r3, r3
 8005eb8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005ebc:	4576      	cmp	r6, lr
 8005ebe:	f849 3b04 	str.w	r3, [r9], #4
 8005ec2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005ec6:	d8e5      	bhi.n	8005e94 <__mdiff+0x88>
 8005ec8:	1b33      	subs	r3, r6, r4
 8005eca:	3b15      	subs	r3, #21
 8005ecc:	f023 0303 	bic.w	r3, r3, #3
 8005ed0:	3415      	adds	r4, #21
 8005ed2:	3304      	adds	r3, #4
 8005ed4:	42a6      	cmp	r6, r4
 8005ed6:	bf38      	it	cc
 8005ed8:	2304      	movcc	r3, #4
 8005eda:	441d      	add	r5, r3
 8005edc:	445b      	add	r3, fp
 8005ede:	461e      	mov	r6, r3
 8005ee0:	462c      	mov	r4, r5
 8005ee2:	4544      	cmp	r4, r8
 8005ee4:	d30e      	bcc.n	8005f04 <__mdiff+0xf8>
 8005ee6:	f108 0103 	add.w	r1, r8, #3
 8005eea:	1b49      	subs	r1, r1, r5
 8005eec:	f021 0103 	bic.w	r1, r1, #3
 8005ef0:	3d03      	subs	r5, #3
 8005ef2:	45a8      	cmp	r8, r5
 8005ef4:	bf38      	it	cc
 8005ef6:	2100      	movcc	r1, #0
 8005ef8:	440b      	add	r3, r1
 8005efa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005efe:	b191      	cbz	r1, 8005f26 <__mdiff+0x11a>
 8005f00:	6117      	str	r7, [r2, #16]
 8005f02:	e79d      	b.n	8005e40 <__mdiff+0x34>
 8005f04:	f854 1b04 	ldr.w	r1, [r4], #4
 8005f08:	46e6      	mov	lr, ip
 8005f0a:	0c08      	lsrs	r0, r1, #16
 8005f0c:	fa1c fc81 	uxtah	ip, ip, r1
 8005f10:	4471      	add	r1, lr
 8005f12:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005f16:	b289      	uxth	r1, r1
 8005f18:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005f1c:	f846 1b04 	str.w	r1, [r6], #4
 8005f20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005f24:	e7dd      	b.n	8005ee2 <__mdiff+0xd6>
 8005f26:	3f01      	subs	r7, #1
 8005f28:	e7e7      	b.n	8005efa <__mdiff+0xee>
 8005f2a:	bf00      	nop
 8005f2c:	0800834d 	.word	0x0800834d
 8005f30:	0800835e 	.word	0x0800835e

08005f34 <__d2b>:
 8005f34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005f38:	460f      	mov	r7, r1
 8005f3a:	2101      	movs	r1, #1
 8005f3c:	ec59 8b10 	vmov	r8, r9, d0
 8005f40:	4616      	mov	r6, r2
 8005f42:	f7ff fcd5 	bl	80058f0 <_Balloc>
 8005f46:	4604      	mov	r4, r0
 8005f48:	b930      	cbnz	r0, 8005f58 <__d2b+0x24>
 8005f4a:	4602      	mov	r2, r0
 8005f4c:	4b23      	ldr	r3, [pc, #140]	@ (8005fdc <__d2b+0xa8>)
 8005f4e:	4824      	ldr	r0, [pc, #144]	@ (8005fe0 <__d2b+0xac>)
 8005f50:	f240 310f 	movw	r1, #783	@ 0x30f
 8005f54:	f000 fb0a 	bl	800656c <__assert_func>
 8005f58:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005f5c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005f60:	b10d      	cbz	r5, 8005f66 <__d2b+0x32>
 8005f62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f66:	9301      	str	r3, [sp, #4]
 8005f68:	f1b8 0300 	subs.w	r3, r8, #0
 8005f6c:	d023      	beq.n	8005fb6 <__d2b+0x82>
 8005f6e:	4668      	mov	r0, sp
 8005f70:	9300      	str	r3, [sp, #0]
 8005f72:	f7ff fd84 	bl	8005a7e <__lo0bits>
 8005f76:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005f7a:	b1d0      	cbz	r0, 8005fb2 <__d2b+0x7e>
 8005f7c:	f1c0 0320 	rsb	r3, r0, #32
 8005f80:	fa02 f303 	lsl.w	r3, r2, r3
 8005f84:	430b      	orrs	r3, r1
 8005f86:	40c2      	lsrs	r2, r0
 8005f88:	6163      	str	r3, [r4, #20]
 8005f8a:	9201      	str	r2, [sp, #4]
 8005f8c:	9b01      	ldr	r3, [sp, #4]
 8005f8e:	61a3      	str	r3, [r4, #24]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	bf0c      	ite	eq
 8005f94:	2201      	moveq	r2, #1
 8005f96:	2202      	movne	r2, #2
 8005f98:	6122      	str	r2, [r4, #16]
 8005f9a:	b1a5      	cbz	r5, 8005fc6 <__d2b+0x92>
 8005f9c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005fa0:	4405      	add	r5, r0
 8005fa2:	603d      	str	r5, [r7, #0]
 8005fa4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005fa8:	6030      	str	r0, [r6, #0]
 8005faa:	4620      	mov	r0, r4
 8005fac:	b003      	add	sp, #12
 8005fae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005fb2:	6161      	str	r1, [r4, #20]
 8005fb4:	e7ea      	b.n	8005f8c <__d2b+0x58>
 8005fb6:	a801      	add	r0, sp, #4
 8005fb8:	f7ff fd61 	bl	8005a7e <__lo0bits>
 8005fbc:	9b01      	ldr	r3, [sp, #4]
 8005fbe:	6163      	str	r3, [r4, #20]
 8005fc0:	3020      	adds	r0, #32
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	e7e8      	b.n	8005f98 <__d2b+0x64>
 8005fc6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005fca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005fce:	6038      	str	r0, [r7, #0]
 8005fd0:	6918      	ldr	r0, [r3, #16]
 8005fd2:	f7ff fd35 	bl	8005a40 <__hi0bits>
 8005fd6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005fda:	e7e5      	b.n	8005fa8 <__d2b+0x74>
 8005fdc:	0800834d 	.word	0x0800834d
 8005fe0:	0800835e 	.word	0x0800835e

08005fe4 <__sfputc_r>:
 8005fe4:	6893      	ldr	r3, [r2, #8]
 8005fe6:	3b01      	subs	r3, #1
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	b410      	push	{r4}
 8005fec:	6093      	str	r3, [r2, #8]
 8005fee:	da08      	bge.n	8006002 <__sfputc_r+0x1e>
 8005ff0:	6994      	ldr	r4, [r2, #24]
 8005ff2:	42a3      	cmp	r3, r4
 8005ff4:	db01      	blt.n	8005ffa <__sfputc_r+0x16>
 8005ff6:	290a      	cmp	r1, #10
 8005ff8:	d103      	bne.n	8006002 <__sfputc_r+0x1e>
 8005ffa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ffe:	f7fe bc0a 	b.w	8004816 <__swbuf_r>
 8006002:	6813      	ldr	r3, [r2, #0]
 8006004:	1c58      	adds	r0, r3, #1
 8006006:	6010      	str	r0, [r2, #0]
 8006008:	7019      	strb	r1, [r3, #0]
 800600a:	4608      	mov	r0, r1
 800600c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006010:	4770      	bx	lr

08006012 <__sfputs_r>:
 8006012:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006014:	4606      	mov	r6, r0
 8006016:	460f      	mov	r7, r1
 8006018:	4614      	mov	r4, r2
 800601a:	18d5      	adds	r5, r2, r3
 800601c:	42ac      	cmp	r4, r5
 800601e:	d101      	bne.n	8006024 <__sfputs_r+0x12>
 8006020:	2000      	movs	r0, #0
 8006022:	e007      	b.n	8006034 <__sfputs_r+0x22>
 8006024:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006028:	463a      	mov	r2, r7
 800602a:	4630      	mov	r0, r6
 800602c:	f7ff ffda 	bl	8005fe4 <__sfputc_r>
 8006030:	1c43      	adds	r3, r0, #1
 8006032:	d1f3      	bne.n	800601c <__sfputs_r+0xa>
 8006034:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006038 <_vfiprintf_r>:
 8006038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800603c:	460d      	mov	r5, r1
 800603e:	b09d      	sub	sp, #116	@ 0x74
 8006040:	4614      	mov	r4, r2
 8006042:	4698      	mov	r8, r3
 8006044:	4606      	mov	r6, r0
 8006046:	b118      	cbz	r0, 8006050 <_vfiprintf_r+0x18>
 8006048:	6a03      	ldr	r3, [r0, #32]
 800604a:	b90b      	cbnz	r3, 8006050 <_vfiprintf_r+0x18>
 800604c:	f7fe fa36 	bl	80044bc <__sinit>
 8006050:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006052:	07d9      	lsls	r1, r3, #31
 8006054:	d405      	bmi.n	8006062 <_vfiprintf_r+0x2a>
 8006056:	89ab      	ldrh	r3, [r5, #12]
 8006058:	059a      	lsls	r2, r3, #22
 800605a:	d402      	bmi.n	8006062 <_vfiprintf_r+0x2a>
 800605c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800605e:	f7fe fcec 	bl	8004a3a <__retarget_lock_acquire_recursive>
 8006062:	89ab      	ldrh	r3, [r5, #12]
 8006064:	071b      	lsls	r3, r3, #28
 8006066:	d501      	bpl.n	800606c <_vfiprintf_r+0x34>
 8006068:	692b      	ldr	r3, [r5, #16]
 800606a:	b99b      	cbnz	r3, 8006094 <_vfiprintf_r+0x5c>
 800606c:	4629      	mov	r1, r5
 800606e:	4630      	mov	r0, r6
 8006070:	f7fe fc10 	bl	8004894 <__swsetup_r>
 8006074:	b170      	cbz	r0, 8006094 <_vfiprintf_r+0x5c>
 8006076:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006078:	07dc      	lsls	r4, r3, #31
 800607a:	d504      	bpl.n	8006086 <_vfiprintf_r+0x4e>
 800607c:	f04f 30ff 	mov.w	r0, #4294967295
 8006080:	b01d      	add	sp, #116	@ 0x74
 8006082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006086:	89ab      	ldrh	r3, [r5, #12]
 8006088:	0598      	lsls	r0, r3, #22
 800608a:	d4f7      	bmi.n	800607c <_vfiprintf_r+0x44>
 800608c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800608e:	f7fe fcd5 	bl	8004a3c <__retarget_lock_release_recursive>
 8006092:	e7f3      	b.n	800607c <_vfiprintf_r+0x44>
 8006094:	2300      	movs	r3, #0
 8006096:	9309      	str	r3, [sp, #36]	@ 0x24
 8006098:	2320      	movs	r3, #32
 800609a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800609e:	f8cd 800c 	str.w	r8, [sp, #12]
 80060a2:	2330      	movs	r3, #48	@ 0x30
 80060a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006254 <_vfiprintf_r+0x21c>
 80060a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80060ac:	f04f 0901 	mov.w	r9, #1
 80060b0:	4623      	mov	r3, r4
 80060b2:	469a      	mov	sl, r3
 80060b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060b8:	b10a      	cbz	r2, 80060be <_vfiprintf_r+0x86>
 80060ba:	2a25      	cmp	r2, #37	@ 0x25
 80060bc:	d1f9      	bne.n	80060b2 <_vfiprintf_r+0x7a>
 80060be:	ebba 0b04 	subs.w	fp, sl, r4
 80060c2:	d00b      	beq.n	80060dc <_vfiprintf_r+0xa4>
 80060c4:	465b      	mov	r3, fp
 80060c6:	4622      	mov	r2, r4
 80060c8:	4629      	mov	r1, r5
 80060ca:	4630      	mov	r0, r6
 80060cc:	f7ff ffa1 	bl	8006012 <__sfputs_r>
 80060d0:	3001      	adds	r0, #1
 80060d2:	f000 80a7 	beq.w	8006224 <_vfiprintf_r+0x1ec>
 80060d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80060d8:	445a      	add	r2, fp
 80060da:	9209      	str	r2, [sp, #36]	@ 0x24
 80060dc:	f89a 3000 	ldrb.w	r3, [sl]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	f000 809f 	beq.w	8006224 <_vfiprintf_r+0x1ec>
 80060e6:	2300      	movs	r3, #0
 80060e8:	f04f 32ff 	mov.w	r2, #4294967295
 80060ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80060f0:	f10a 0a01 	add.w	sl, sl, #1
 80060f4:	9304      	str	r3, [sp, #16]
 80060f6:	9307      	str	r3, [sp, #28]
 80060f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80060fc:	931a      	str	r3, [sp, #104]	@ 0x68
 80060fe:	4654      	mov	r4, sl
 8006100:	2205      	movs	r2, #5
 8006102:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006106:	4853      	ldr	r0, [pc, #332]	@ (8006254 <_vfiprintf_r+0x21c>)
 8006108:	f7fa f87a 	bl	8000200 <memchr>
 800610c:	9a04      	ldr	r2, [sp, #16]
 800610e:	b9d8      	cbnz	r0, 8006148 <_vfiprintf_r+0x110>
 8006110:	06d1      	lsls	r1, r2, #27
 8006112:	bf44      	itt	mi
 8006114:	2320      	movmi	r3, #32
 8006116:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800611a:	0713      	lsls	r3, r2, #28
 800611c:	bf44      	itt	mi
 800611e:	232b      	movmi	r3, #43	@ 0x2b
 8006120:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006124:	f89a 3000 	ldrb.w	r3, [sl]
 8006128:	2b2a      	cmp	r3, #42	@ 0x2a
 800612a:	d015      	beq.n	8006158 <_vfiprintf_r+0x120>
 800612c:	9a07      	ldr	r2, [sp, #28]
 800612e:	4654      	mov	r4, sl
 8006130:	2000      	movs	r0, #0
 8006132:	f04f 0c0a 	mov.w	ip, #10
 8006136:	4621      	mov	r1, r4
 8006138:	f811 3b01 	ldrb.w	r3, [r1], #1
 800613c:	3b30      	subs	r3, #48	@ 0x30
 800613e:	2b09      	cmp	r3, #9
 8006140:	d94b      	bls.n	80061da <_vfiprintf_r+0x1a2>
 8006142:	b1b0      	cbz	r0, 8006172 <_vfiprintf_r+0x13a>
 8006144:	9207      	str	r2, [sp, #28]
 8006146:	e014      	b.n	8006172 <_vfiprintf_r+0x13a>
 8006148:	eba0 0308 	sub.w	r3, r0, r8
 800614c:	fa09 f303 	lsl.w	r3, r9, r3
 8006150:	4313      	orrs	r3, r2
 8006152:	9304      	str	r3, [sp, #16]
 8006154:	46a2      	mov	sl, r4
 8006156:	e7d2      	b.n	80060fe <_vfiprintf_r+0xc6>
 8006158:	9b03      	ldr	r3, [sp, #12]
 800615a:	1d19      	adds	r1, r3, #4
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	9103      	str	r1, [sp, #12]
 8006160:	2b00      	cmp	r3, #0
 8006162:	bfbb      	ittet	lt
 8006164:	425b      	neglt	r3, r3
 8006166:	f042 0202 	orrlt.w	r2, r2, #2
 800616a:	9307      	strge	r3, [sp, #28]
 800616c:	9307      	strlt	r3, [sp, #28]
 800616e:	bfb8      	it	lt
 8006170:	9204      	strlt	r2, [sp, #16]
 8006172:	7823      	ldrb	r3, [r4, #0]
 8006174:	2b2e      	cmp	r3, #46	@ 0x2e
 8006176:	d10a      	bne.n	800618e <_vfiprintf_r+0x156>
 8006178:	7863      	ldrb	r3, [r4, #1]
 800617a:	2b2a      	cmp	r3, #42	@ 0x2a
 800617c:	d132      	bne.n	80061e4 <_vfiprintf_r+0x1ac>
 800617e:	9b03      	ldr	r3, [sp, #12]
 8006180:	1d1a      	adds	r2, r3, #4
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	9203      	str	r2, [sp, #12]
 8006186:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800618a:	3402      	adds	r4, #2
 800618c:	9305      	str	r3, [sp, #20]
 800618e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006264 <_vfiprintf_r+0x22c>
 8006192:	7821      	ldrb	r1, [r4, #0]
 8006194:	2203      	movs	r2, #3
 8006196:	4650      	mov	r0, sl
 8006198:	f7fa f832 	bl	8000200 <memchr>
 800619c:	b138      	cbz	r0, 80061ae <_vfiprintf_r+0x176>
 800619e:	9b04      	ldr	r3, [sp, #16]
 80061a0:	eba0 000a 	sub.w	r0, r0, sl
 80061a4:	2240      	movs	r2, #64	@ 0x40
 80061a6:	4082      	lsls	r2, r0
 80061a8:	4313      	orrs	r3, r2
 80061aa:	3401      	adds	r4, #1
 80061ac:	9304      	str	r3, [sp, #16]
 80061ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061b2:	4829      	ldr	r0, [pc, #164]	@ (8006258 <_vfiprintf_r+0x220>)
 80061b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80061b8:	2206      	movs	r2, #6
 80061ba:	f7fa f821 	bl	8000200 <memchr>
 80061be:	2800      	cmp	r0, #0
 80061c0:	d03f      	beq.n	8006242 <_vfiprintf_r+0x20a>
 80061c2:	4b26      	ldr	r3, [pc, #152]	@ (800625c <_vfiprintf_r+0x224>)
 80061c4:	bb1b      	cbnz	r3, 800620e <_vfiprintf_r+0x1d6>
 80061c6:	9b03      	ldr	r3, [sp, #12]
 80061c8:	3307      	adds	r3, #7
 80061ca:	f023 0307 	bic.w	r3, r3, #7
 80061ce:	3308      	adds	r3, #8
 80061d0:	9303      	str	r3, [sp, #12]
 80061d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061d4:	443b      	add	r3, r7
 80061d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80061d8:	e76a      	b.n	80060b0 <_vfiprintf_r+0x78>
 80061da:	fb0c 3202 	mla	r2, ip, r2, r3
 80061de:	460c      	mov	r4, r1
 80061e0:	2001      	movs	r0, #1
 80061e2:	e7a8      	b.n	8006136 <_vfiprintf_r+0xfe>
 80061e4:	2300      	movs	r3, #0
 80061e6:	3401      	adds	r4, #1
 80061e8:	9305      	str	r3, [sp, #20]
 80061ea:	4619      	mov	r1, r3
 80061ec:	f04f 0c0a 	mov.w	ip, #10
 80061f0:	4620      	mov	r0, r4
 80061f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061f6:	3a30      	subs	r2, #48	@ 0x30
 80061f8:	2a09      	cmp	r2, #9
 80061fa:	d903      	bls.n	8006204 <_vfiprintf_r+0x1cc>
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d0c6      	beq.n	800618e <_vfiprintf_r+0x156>
 8006200:	9105      	str	r1, [sp, #20]
 8006202:	e7c4      	b.n	800618e <_vfiprintf_r+0x156>
 8006204:	fb0c 2101 	mla	r1, ip, r1, r2
 8006208:	4604      	mov	r4, r0
 800620a:	2301      	movs	r3, #1
 800620c:	e7f0      	b.n	80061f0 <_vfiprintf_r+0x1b8>
 800620e:	ab03      	add	r3, sp, #12
 8006210:	9300      	str	r3, [sp, #0]
 8006212:	462a      	mov	r2, r5
 8006214:	4b12      	ldr	r3, [pc, #72]	@ (8006260 <_vfiprintf_r+0x228>)
 8006216:	a904      	add	r1, sp, #16
 8006218:	4630      	mov	r0, r6
 800621a:	f7fd fd0d 	bl	8003c38 <_printf_float>
 800621e:	4607      	mov	r7, r0
 8006220:	1c78      	adds	r0, r7, #1
 8006222:	d1d6      	bne.n	80061d2 <_vfiprintf_r+0x19a>
 8006224:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006226:	07d9      	lsls	r1, r3, #31
 8006228:	d405      	bmi.n	8006236 <_vfiprintf_r+0x1fe>
 800622a:	89ab      	ldrh	r3, [r5, #12]
 800622c:	059a      	lsls	r2, r3, #22
 800622e:	d402      	bmi.n	8006236 <_vfiprintf_r+0x1fe>
 8006230:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006232:	f7fe fc03 	bl	8004a3c <__retarget_lock_release_recursive>
 8006236:	89ab      	ldrh	r3, [r5, #12]
 8006238:	065b      	lsls	r3, r3, #25
 800623a:	f53f af1f 	bmi.w	800607c <_vfiprintf_r+0x44>
 800623e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006240:	e71e      	b.n	8006080 <_vfiprintf_r+0x48>
 8006242:	ab03      	add	r3, sp, #12
 8006244:	9300      	str	r3, [sp, #0]
 8006246:	462a      	mov	r2, r5
 8006248:	4b05      	ldr	r3, [pc, #20]	@ (8006260 <_vfiprintf_r+0x228>)
 800624a:	a904      	add	r1, sp, #16
 800624c:	4630      	mov	r0, r6
 800624e:	f7fd ff8b 	bl	8004168 <_printf_i>
 8006252:	e7e4      	b.n	800621e <_vfiprintf_r+0x1e6>
 8006254:	080083b7 	.word	0x080083b7
 8006258:	080083c1 	.word	0x080083c1
 800625c:	08003c39 	.word	0x08003c39
 8006260:	08006013 	.word	0x08006013
 8006264:	080083bd 	.word	0x080083bd

08006268 <__sflush_r>:
 8006268:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800626c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006270:	0716      	lsls	r6, r2, #28
 8006272:	4605      	mov	r5, r0
 8006274:	460c      	mov	r4, r1
 8006276:	d454      	bmi.n	8006322 <__sflush_r+0xba>
 8006278:	684b      	ldr	r3, [r1, #4]
 800627a:	2b00      	cmp	r3, #0
 800627c:	dc02      	bgt.n	8006284 <__sflush_r+0x1c>
 800627e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006280:	2b00      	cmp	r3, #0
 8006282:	dd48      	ble.n	8006316 <__sflush_r+0xae>
 8006284:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006286:	2e00      	cmp	r6, #0
 8006288:	d045      	beq.n	8006316 <__sflush_r+0xae>
 800628a:	2300      	movs	r3, #0
 800628c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006290:	682f      	ldr	r7, [r5, #0]
 8006292:	6a21      	ldr	r1, [r4, #32]
 8006294:	602b      	str	r3, [r5, #0]
 8006296:	d030      	beq.n	80062fa <__sflush_r+0x92>
 8006298:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800629a:	89a3      	ldrh	r3, [r4, #12]
 800629c:	0759      	lsls	r1, r3, #29
 800629e:	d505      	bpl.n	80062ac <__sflush_r+0x44>
 80062a0:	6863      	ldr	r3, [r4, #4]
 80062a2:	1ad2      	subs	r2, r2, r3
 80062a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80062a6:	b10b      	cbz	r3, 80062ac <__sflush_r+0x44>
 80062a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80062aa:	1ad2      	subs	r2, r2, r3
 80062ac:	2300      	movs	r3, #0
 80062ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80062b0:	6a21      	ldr	r1, [r4, #32]
 80062b2:	4628      	mov	r0, r5
 80062b4:	47b0      	blx	r6
 80062b6:	1c43      	adds	r3, r0, #1
 80062b8:	89a3      	ldrh	r3, [r4, #12]
 80062ba:	d106      	bne.n	80062ca <__sflush_r+0x62>
 80062bc:	6829      	ldr	r1, [r5, #0]
 80062be:	291d      	cmp	r1, #29
 80062c0:	d82b      	bhi.n	800631a <__sflush_r+0xb2>
 80062c2:	4a2a      	ldr	r2, [pc, #168]	@ (800636c <__sflush_r+0x104>)
 80062c4:	40ca      	lsrs	r2, r1
 80062c6:	07d6      	lsls	r6, r2, #31
 80062c8:	d527      	bpl.n	800631a <__sflush_r+0xb2>
 80062ca:	2200      	movs	r2, #0
 80062cc:	6062      	str	r2, [r4, #4]
 80062ce:	04d9      	lsls	r1, r3, #19
 80062d0:	6922      	ldr	r2, [r4, #16]
 80062d2:	6022      	str	r2, [r4, #0]
 80062d4:	d504      	bpl.n	80062e0 <__sflush_r+0x78>
 80062d6:	1c42      	adds	r2, r0, #1
 80062d8:	d101      	bne.n	80062de <__sflush_r+0x76>
 80062da:	682b      	ldr	r3, [r5, #0]
 80062dc:	b903      	cbnz	r3, 80062e0 <__sflush_r+0x78>
 80062de:	6560      	str	r0, [r4, #84]	@ 0x54
 80062e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80062e2:	602f      	str	r7, [r5, #0]
 80062e4:	b1b9      	cbz	r1, 8006316 <__sflush_r+0xae>
 80062e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80062ea:	4299      	cmp	r1, r3
 80062ec:	d002      	beq.n	80062f4 <__sflush_r+0x8c>
 80062ee:	4628      	mov	r0, r5
 80062f0:	f7ff f9fe 	bl	80056f0 <_free_r>
 80062f4:	2300      	movs	r3, #0
 80062f6:	6363      	str	r3, [r4, #52]	@ 0x34
 80062f8:	e00d      	b.n	8006316 <__sflush_r+0xae>
 80062fa:	2301      	movs	r3, #1
 80062fc:	4628      	mov	r0, r5
 80062fe:	47b0      	blx	r6
 8006300:	4602      	mov	r2, r0
 8006302:	1c50      	adds	r0, r2, #1
 8006304:	d1c9      	bne.n	800629a <__sflush_r+0x32>
 8006306:	682b      	ldr	r3, [r5, #0]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d0c6      	beq.n	800629a <__sflush_r+0x32>
 800630c:	2b1d      	cmp	r3, #29
 800630e:	d001      	beq.n	8006314 <__sflush_r+0xac>
 8006310:	2b16      	cmp	r3, #22
 8006312:	d11e      	bne.n	8006352 <__sflush_r+0xea>
 8006314:	602f      	str	r7, [r5, #0]
 8006316:	2000      	movs	r0, #0
 8006318:	e022      	b.n	8006360 <__sflush_r+0xf8>
 800631a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800631e:	b21b      	sxth	r3, r3
 8006320:	e01b      	b.n	800635a <__sflush_r+0xf2>
 8006322:	690f      	ldr	r7, [r1, #16]
 8006324:	2f00      	cmp	r7, #0
 8006326:	d0f6      	beq.n	8006316 <__sflush_r+0xae>
 8006328:	0793      	lsls	r3, r2, #30
 800632a:	680e      	ldr	r6, [r1, #0]
 800632c:	bf08      	it	eq
 800632e:	694b      	ldreq	r3, [r1, #20]
 8006330:	600f      	str	r7, [r1, #0]
 8006332:	bf18      	it	ne
 8006334:	2300      	movne	r3, #0
 8006336:	eba6 0807 	sub.w	r8, r6, r7
 800633a:	608b      	str	r3, [r1, #8]
 800633c:	f1b8 0f00 	cmp.w	r8, #0
 8006340:	dde9      	ble.n	8006316 <__sflush_r+0xae>
 8006342:	6a21      	ldr	r1, [r4, #32]
 8006344:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006346:	4643      	mov	r3, r8
 8006348:	463a      	mov	r2, r7
 800634a:	4628      	mov	r0, r5
 800634c:	47b0      	blx	r6
 800634e:	2800      	cmp	r0, #0
 8006350:	dc08      	bgt.n	8006364 <__sflush_r+0xfc>
 8006352:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006356:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800635a:	81a3      	strh	r3, [r4, #12]
 800635c:	f04f 30ff 	mov.w	r0, #4294967295
 8006360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006364:	4407      	add	r7, r0
 8006366:	eba8 0800 	sub.w	r8, r8, r0
 800636a:	e7e7      	b.n	800633c <__sflush_r+0xd4>
 800636c:	20400001 	.word	0x20400001

08006370 <_fflush_r>:
 8006370:	b538      	push	{r3, r4, r5, lr}
 8006372:	690b      	ldr	r3, [r1, #16]
 8006374:	4605      	mov	r5, r0
 8006376:	460c      	mov	r4, r1
 8006378:	b913      	cbnz	r3, 8006380 <_fflush_r+0x10>
 800637a:	2500      	movs	r5, #0
 800637c:	4628      	mov	r0, r5
 800637e:	bd38      	pop	{r3, r4, r5, pc}
 8006380:	b118      	cbz	r0, 800638a <_fflush_r+0x1a>
 8006382:	6a03      	ldr	r3, [r0, #32]
 8006384:	b90b      	cbnz	r3, 800638a <_fflush_r+0x1a>
 8006386:	f7fe f899 	bl	80044bc <__sinit>
 800638a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d0f3      	beq.n	800637a <_fflush_r+0xa>
 8006392:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006394:	07d0      	lsls	r0, r2, #31
 8006396:	d404      	bmi.n	80063a2 <_fflush_r+0x32>
 8006398:	0599      	lsls	r1, r3, #22
 800639a:	d402      	bmi.n	80063a2 <_fflush_r+0x32>
 800639c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800639e:	f7fe fb4c 	bl	8004a3a <__retarget_lock_acquire_recursive>
 80063a2:	4628      	mov	r0, r5
 80063a4:	4621      	mov	r1, r4
 80063a6:	f7ff ff5f 	bl	8006268 <__sflush_r>
 80063aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80063ac:	07da      	lsls	r2, r3, #31
 80063ae:	4605      	mov	r5, r0
 80063b0:	d4e4      	bmi.n	800637c <_fflush_r+0xc>
 80063b2:	89a3      	ldrh	r3, [r4, #12]
 80063b4:	059b      	lsls	r3, r3, #22
 80063b6:	d4e1      	bmi.n	800637c <_fflush_r+0xc>
 80063b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80063ba:	f7fe fb3f 	bl	8004a3c <__retarget_lock_release_recursive>
 80063be:	e7dd      	b.n	800637c <_fflush_r+0xc>

080063c0 <__swhatbuf_r>:
 80063c0:	b570      	push	{r4, r5, r6, lr}
 80063c2:	460c      	mov	r4, r1
 80063c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063c8:	2900      	cmp	r1, #0
 80063ca:	b096      	sub	sp, #88	@ 0x58
 80063cc:	4615      	mov	r5, r2
 80063ce:	461e      	mov	r6, r3
 80063d0:	da0d      	bge.n	80063ee <__swhatbuf_r+0x2e>
 80063d2:	89a3      	ldrh	r3, [r4, #12]
 80063d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80063d8:	f04f 0100 	mov.w	r1, #0
 80063dc:	bf14      	ite	ne
 80063de:	2340      	movne	r3, #64	@ 0x40
 80063e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80063e4:	2000      	movs	r0, #0
 80063e6:	6031      	str	r1, [r6, #0]
 80063e8:	602b      	str	r3, [r5, #0]
 80063ea:	b016      	add	sp, #88	@ 0x58
 80063ec:	bd70      	pop	{r4, r5, r6, pc}
 80063ee:	466a      	mov	r2, sp
 80063f0:	f000 f87c 	bl	80064ec <_fstat_r>
 80063f4:	2800      	cmp	r0, #0
 80063f6:	dbec      	blt.n	80063d2 <__swhatbuf_r+0x12>
 80063f8:	9901      	ldr	r1, [sp, #4]
 80063fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80063fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006402:	4259      	negs	r1, r3
 8006404:	4159      	adcs	r1, r3
 8006406:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800640a:	e7eb      	b.n	80063e4 <__swhatbuf_r+0x24>

0800640c <__smakebuf_r>:
 800640c:	898b      	ldrh	r3, [r1, #12]
 800640e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006410:	079d      	lsls	r5, r3, #30
 8006412:	4606      	mov	r6, r0
 8006414:	460c      	mov	r4, r1
 8006416:	d507      	bpl.n	8006428 <__smakebuf_r+0x1c>
 8006418:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800641c:	6023      	str	r3, [r4, #0]
 800641e:	6123      	str	r3, [r4, #16]
 8006420:	2301      	movs	r3, #1
 8006422:	6163      	str	r3, [r4, #20]
 8006424:	b003      	add	sp, #12
 8006426:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006428:	ab01      	add	r3, sp, #4
 800642a:	466a      	mov	r2, sp
 800642c:	f7ff ffc8 	bl	80063c0 <__swhatbuf_r>
 8006430:	9f00      	ldr	r7, [sp, #0]
 8006432:	4605      	mov	r5, r0
 8006434:	4639      	mov	r1, r7
 8006436:	4630      	mov	r0, r6
 8006438:	f7ff f9ce 	bl	80057d8 <_malloc_r>
 800643c:	b948      	cbnz	r0, 8006452 <__smakebuf_r+0x46>
 800643e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006442:	059a      	lsls	r2, r3, #22
 8006444:	d4ee      	bmi.n	8006424 <__smakebuf_r+0x18>
 8006446:	f023 0303 	bic.w	r3, r3, #3
 800644a:	f043 0302 	orr.w	r3, r3, #2
 800644e:	81a3      	strh	r3, [r4, #12]
 8006450:	e7e2      	b.n	8006418 <__smakebuf_r+0xc>
 8006452:	89a3      	ldrh	r3, [r4, #12]
 8006454:	6020      	str	r0, [r4, #0]
 8006456:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800645a:	81a3      	strh	r3, [r4, #12]
 800645c:	9b01      	ldr	r3, [sp, #4]
 800645e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006462:	b15b      	cbz	r3, 800647c <__smakebuf_r+0x70>
 8006464:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006468:	4630      	mov	r0, r6
 800646a:	f000 f851 	bl	8006510 <_isatty_r>
 800646e:	b128      	cbz	r0, 800647c <__smakebuf_r+0x70>
 8006470:	89a3      	ldrh	r3, [r4, #12]
 8006472:	f023 0303 	bic.w	r3, r3, #3
 8006476:	f043 0301 	orr.w	r3, r3, #1
 800647a:	81a3      	strh	r3, [r4, #12]
 800647c:	89a3      	ldrh	r3, [r4, #12]
 800647e:	431d      	orrs	r5, r3
 8006480:	81a5      	strh	r5, [r4, #12]
 8006482:	e7cf      	b.n	8006424 <__smakebuf_r+0x18>

08006484 <_putc_r>:
 8006484:	b570      	push	{r4, r5, r6, lr}
 8006486:	460d      	mov	r5, r1
 8006488:	4614      	mov	r4, r2
 800648a:	4606      	mov	r6, r0
 800648c:	b118      	cbz	r0, 8006496 <_putc_r+0x12>
 800648e:	6a03      	ldr	r3, [r0, #32]
 8006490:	b90b      	cbnz	r3, 8006496 <_putc_r+0x12>
 8006492:	f7fe f813 	bl	80044bc <__sinit>
 8006496:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006498:	07d8      	lsls	r0, r3, #31
 800649a:	d405      	bmi.n	80064a8 <_putc_r+0x24>
 800649c:	89a3      	ldrh	r3, [r4, #12]
 800649e:	0599      	lsls	r1, r3, #22
 80064a0:	d402      	bmi.n	80064a8 <_putc_r+0x24>
 80064a2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80064a4:	f7fe fac9 	bl	8004a3a <__retarget_lock_acquire_recursive>
 80064a8:	68a3      	ldr	r3, [r4, #8]
 80064aa:	3b01      	subs	r3, #1
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	60a3      	str	r3, [r4, #8]
 80064b0:	da05      	bge.n	80064be <_putc_r+0x3a>
 80064b2:	69a2      	ldr	r2, [r4, #24]
 80064b4:	4293      	cmp	r3, r2
 80064b6:	db12      	blt.n	80064de <_putc_r+0x5a>
 80064b8:	b2eb      	uxtb	r3, r5
 80064ba:	2b0a      	cmp	r3, #10
 80064bc:	d00f      	beq.n	80064de <_putc_r+0x5a>
 80064be:	6823      	ldr	r3, [r4, #0]
 80064c0:	1c5a      	adds	r2, r3, #1
 80064c2:	6022      	str	r2, [r4, #0]
 80064c4:	701d      	strb	r5, [r3, #0]
 80064c6:	b2ed      	uxtb	r5, r5
 80064c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80064ca:	07da      	lsls	r2, r3, #31
 80064cc:	d405      	bmi.n	80064da <_putc_r+0x56>
 80064ce:	89a3      	ldrh	r3, [r4, #12]
 80064d0:	059b      	lsls	r3, r3, #22
 80064d2:	d402      	bmi.n	80064da <_putc_r+0x56>
 80064d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80064d6:	f7fe fab1 	bl	8004a3c <__retarget_lock_release_recursive>
 80064da:	4628      	mov	r0, r5
 80064dc:	bd70      	pop	{r4, r5, r6, pc}
 80064de:	4629      	mov	r1, r5
 80064e0:	4622      	mov	r2, r4
 80064e2:	4630      	mov	r0, r6
 80064e4:	f7fe f997 	bl	8004816 <__swbuf_r>
 80064e8:	4605      	mov	r5, r0
 80064ea:	e7ed      	b.n	80064c8 <_putc_r+0x44>

080064ec <_fstat_r>:
 80064ec:	b538      	push	{r3, r4, r5, lr}
 80064ee:	4d07      	ldr	r5, [pc, #28]	@ (800650c <_fstat_r+0x20>)
 80064f0:	2300      	movs	r3, #0
 80064f2:	4604      	mov	r4, r0
 80064f4:	4608      	mov	r0, r1
 80064f6:	4611      	mov	r1, r2
 80064f8:	602b      	str	r3, [r5, #0]
 80064fa:	f7fc fb51 	bl	8002ba0 <_fstat>
 80064fe:	1c43      	adds	r3, r0, #1
 8006500:	d102      	bne.n	8006508 <_fstat_r+0x1c>
 8006502:	682b      	ldr	r3, [r5, #0]
 8006504:	b103      	cbz	r3, 8006508 <_fstat_r+0x1c>
 8006506:	6023      	str	r3, [r4, #0]
 8006508:	bd38      	pop	{r3, r4, r5, pc}
 800650a:	bf00      	nop
 800650c:	200003e8 	.word	0x200003e8

08006510 <_isatty_r>:
 8006510:	b538      	push	{r3, r4, r5, lr}
 8006512:	4d06      	ldr	r5, [pc, #24]	@ (800652c <_isatty_r+0x1c>)
 8006514:	2300      	movs	r3, #0
 8006516:	4604      	mov	r4, r0
 8006518:	4608      	mov	r0, r1
 800651a:	602b      	str	r3, [r5, #0]
 800651c:	f7fc fb50 	bl	8002bc0 <_isatty>
 8006520:	1c43      	adds	r3, r0, #1
 8006522:	d102      	bne.n	800652a <_isatty_r+0x1a>
 8006524:	682b      	ldr	r3, [r5, #0]
 8006526:	b103      	cbz	r3, 800652a <_isatty_r+0x1a>
 8006528:	6023      	str	r3, [r4, #0]
 800652a:	bd38      	pop	{r3, r4, r5, pc}
 800652c:	200003e8 	.word	0x200003e8

08006530 <_sbrk_r>:
 8006530:	b538      	push	{r3, r4, r5, lr}
 8006532:	4d06      	ldr	r5, [pc, #24]	@ (800654c <_sbrk_r+0x1c>)
 8006534:	2300      	movs	r3, #0
 8006536:	4604      	mov	r4, r0
 8006538:	4608      	mov	r0, r1
 800653a:	602b      	str	r3, [r5, #0]
 800653c:	f7fc fb58 	bl	8002bf0 <_sbrk>
 8006540:	1c43      	adds	r3, r0, #1
 8006542:	d102      	bne.n	800654a <_sbrk_r+0x1a>
 8006544:	682b      	ldr	r3, [r5, #0]
 8006546:	b103      	cbz	r3, 800654a <_sbrk_r+0x1a>
 8006548:	6023      	str	r3, [r4, #0]
 800654a:	bd38      	pop	{r3, r4, r5, pc}
 800654c:	200003e8 	.word	0x200003e8

08006550 <memcpy>:
 8006550:	440a      	add	r2, r1
 8006552:	4291      	cmp	r1, r2
 8006554:	f100 33ff 	add.w	r3, r0, #4294967295
 8006558:	d100      	bne.n	800655c <memcpy+0xc>
 800655a:	4770      	bx	lr
 800655c:	b510      	push	{r4, lr}
 800655e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006562:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006566:	4291      	cmp	r1, r2
 8006568:	d1f9      	bne.n	800655e <memcpy+0xe>
 800656a:	bd10      	pop	{r4, pc}

0800656c <__assert_func>:
 800656c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800656e:	4614      	mov	r4, r2
 8006570:	461a      	mov	r2, r3
 8006572:	4b09      	ldr	r3, [pc, #36]	@ (8006598 <__assert_func+0x2c>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4605      	mov	r5, r0
 8006578:	68d8      	ldr	r0, [r3, #12]
 800657a:	b14c      	cbz	r4, 8006590 <__assert_func+0x24>
 800657c:	4b07      	ldr	r3, [pc, #28]	@ (800659c <__assert_func+0x30>)
 800657e:	9100      	str	r1, [sp, #0]
 8006580:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006584:	4906      	ldr	r1, [pc, #24]	@ (80065a0 <__assert_func+0x34>)
 8006586:	462b      	mov	r3, r5
 8006588:	f000 f842 	bl	8006610 <fiprintf>
 800658c:	f000 f852 	bl	8006634 <abort>
 8006590:	4b04      	ldr	r3, [pc, #16]	@ (80065a4 <__assert_func+0x38>)
 8006592:	461c      	mov	r4, r3
 8006594:	e7f3      	b.n	800657e <__assert_func+0x12>
 8006596:	bf00      	nop
 8006598:	20000014 	.word	0x20000014
 800659c:	080083d2 	.word	0x080083d2
 80065a0:	080083df 	.word	0x080083df
 80065a4:	0800840d 	.word	0x0800840d

080065a8 <_calloc_r>:
 80065a8:	b570      	push	{r4, r5, r6, lr}
 80065aa:	fba1 5402 	umull	r5, r4, r1, r2
 80065ae:	b934      	cbnz	r4, 80065be <_calloc_r+0x16>
 80065b0:	4629      	mov	r1, r5
 80065b2:	f7ff f911 	bl	80057d8 <_malloc_r>
 80065b6:	4606      	mov	r6, r0
 80065b8:	b928      	cbnz	r0, 80065c6 <_calloc_r+0x1e>
 80065ba:	4630      	mov	r0, r6
 80065bc:	bd70      	pop	{r4, r5, r6, pc}
 80065be:	220c      	movs	r2, #12
 80065c0:	6002      	str	r2, [r0, #0]
 80065c2:	2600      	movs	r6, #0
 80065c4:	e7f9      	b.n	80065ba <_calloc_r+0x12>
 80065c6:	462a      	mov	r2, r5
 80065c8:	4621      	mov	r1, r4
 80065ca:	f7fe f9b9 	bl	8004940 <memset>
 80065ce:	e7f4      	b.n	80065ba <_calloc_r+0x12>

080065d0 <__ascii_mbtowc>:
 80065d0:	b082      	sub	sp, #8
 80065d2:	b901      	cbnz	r1, 80065d6 <__ascii_mbtowc+0x6>
 80065d4:	a901      	add	r1, sp, #4
 80065d6:	b142      	cbz	r2, 80065ea <__ascii_mbtowc+0x1a>
 80065d8:	b14b      	cbz	r3, 80065ee <__ascii_mbtowc+0x1e>
 80065da:	7813      	ldrb	r3, [r2, #0]
 80065dc:	600b      	str	r3, [r1, #0]
 80065de:	7812      	ldrb	r2, [r2, #0]
 80065e0:	1e10      	subs	r0, r2, #0
 80065e2:	bf18      	it	ne
 80065e4:	2001      	movne	r0, #1
 80065e6:	b002      	add	sp, #8
 80065e8:	4770      	bx	lr
 80065ea:	4610      	mov	r0, r2
 80065ec:	e7fb      	b.n	80065e6 <__ascii_mbtowc+0x16>
 80065ee:	f06f 0001 	mvn.w	r0, #1
 80065f2:	e7f8      	b.n	80065e6 <__ascii_mbtowc+0x16>

080065f4 <__ascii_wctomb>:
 80065f4:	4603      	mov	r3, r0
 80065f6:	4608      	mov	r0, r1
 80065f8:	b141      	cbz	r1, 800660c <__ascii_wctomb+0x18>
 80065fa:	2aff      	cmp	r2, #255	@ 0xff
 80065fc:	d904      	bls.n	8006608 <__ascii_wctomb+0x14>
 80065fe:	228a      	movs	r2, #138	@ 0x8a
 8006600:	601a      	str	r2, [r3, #0]
 8006602:	f04f 30ff 	mov.w	r0, #4294967295
 8006606:	4770      	bx	lr
 8006608:	700a      	strb	r2, [r1, #0]
 800660a:	2001      	movs	r0, #1
 800660c:	4770      	bx	lr
	...

08006610 <fiprintf>:
 8006610:	b40e      	push	{r1, r2, r3}
 8006612:	b503      	push	{r0, r1, lr}
 8006614:	4601      	mov	r1, r0
 8006616:	ab03      	add	r3, sp, #12
 8006618:	4805      	ldr	r0, [pc, #20]	@ (8006630 <fiprintf+0x20>)
 800661a:	f853 2b04 	ldr.w	r2, [r3], #4
 800661e:	6800      	ldr	r0, [r0, #0]
 8006620:	9301      	str	r3, [sp, #4]
 8006622:	f7ff fd09 	bl	8006038 <_vfiprintf_r>
 8006626:	b002      	add	sp, #8
 8006628:	f85d eb04 	ldr.w	lr, [sp], #4
 800662c:	b003      	add	sp, #12
 800662e:	4770      	bx	lr
 8006630:	20000014 	.word	0x20000014

08006634 <abort>:
 8006634:	b508      	push	{r3, lr}
 8006636:	2006      	movs	r0, #6
 8006638:	f000 f82c 	bl	8006694 <raise>
 800663c:	2001      	movs	r0, #1
 800663e:	f7fc fa7b 	bl	8002b38 <_exit>

08006642 <_raise_r>:
 8006642:	291f      	cmp	r1, #31
 8006644:	b538      	push	{r3, r4, r5, lr}
 8006646:	4605      	mov	r5, r0
 8006648:	460c      	mov	r4, r1
 800664a:	d904      	bls.n	8006656 <_raise_r+0x14>
 800664c:	2316      	movs	r3, #22
 800664e:	6003      	str	r3, [r0, #0]
 8006650:	f04f 30ff 	mov.w	r0, #4294967295
 8006654:	bd38      	pop	{r3, r4, r5, pc}
 8006656:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006658:	b112      	cbz	r2, 8006660 <_raise_r+0x1e>
 800665a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800665e:	b94b      	cbnz	r3, 8006674 <_raise_r+0x32>
 8006660:	4628      	mov	r0, r5
 8006662:	f000 f831 	bl	80066c8 <_getpid_r>
 8006666:	4622      	mov	r2, r4
 8006668:	4601      	mov	r1, r0
 800666a:	4628      	mov	r0, r5
 800666c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006670:	f000 b818 	b.w	80066a4 <_kill_r>
 8006674:	2b01      	cmp	r3, #1
 8006676:	d00a      	beq.n	800668e <_raise_r+0x4c>
 8006678:	1c59      	adds	r1, r3, #1
 800667a:	d103      	bne.n	8006684 <_raise_r+0x42>
 800667c:	2316      	movs	r3, #22
 800667e:	6003      	str	r3, [r0, #0]
 8006680:	2001      	movs	r0, #1
 8006682:	e7e7      	b.n	8006654 <_raise_r+0x12>
 8006684:	2100      	movs	r1, #0
 8006686:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800668a:	4620      	mov	r0, r4
 800668c:	4798      	blx	r3
 800668e:	2000      	movs	r0, #0
 8006690:	e7e0      	b.n	8006654 <_raise_r+0x12>
	...

08006694 <raise>:
 8006694:	4b02      	ldr	r3, [pc, #8]	@ (80066a0 <raise+0xc>)
 8006696:	4601      	mov	r1, r0
 8006698:	6818      	ldr	r0, [r3, #0]
 800669a:	f7ff bfd2 	b.w	8006642 <_raise_r>
 800669e:	bf00      	nop
 80066a0:	20000014 	.word	0x20000014

080066a4 <_kill_r>:
 80066a4:	b538      	push	{r3, r4, r5, lr}
 80066a6:	4d07      	ldr	r5, [pc, #28]	@ (80066c4 <_kill_r+0x20>)
 80066a8:	2300      	movs	r3, #0
 80066aa:	4604      	mov	r4, r0
 80066ac:	4608      	mov	r0, r1
 80066ae:	4611      	mov	r1, r2
 80066b0:	602b      	str	r3, [r5, #0]
 80066b2:	f7fc fa31 	bl	8002b18 <_kill>
 80066b6:	1c43      	adds	r3, r0, #1
 80066b8:	d102      	bne.n	80066c0 <_kill_r+0x1c>
 80066ba:	682b      	ldr	r3, [r5, #0]
 80066bc:	b103      	cbz	r3, 80066c0 <_kill_r+0x1c>
 80066be:	6023      	str	r3, [r4, #0]
 80066c0:	bd38      	pop	{r3, r4, r5, pc}
 80066c2:	bf00      	nop
 80066c4:	200003e8 	.word	0x200003e8

080066c8 <_getpid_r>:
 80066c8:	f7fc ba1e 	b.w	8002b08 <_getpid>

080066cc <sinf>:
 80066cc:	ee10 3a10 	vmov	r3, s0
 80066d0:	b507      	push	{r0, r1, r2, lr}
 80066d2:	4a1f      	ldr	r2, [pc, #124]	@ (8006750 <sinf+0x84>)
 80066d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80066d8:	4293      	cmp	r3, r2
 80066da:	d807      	bhi.n	80066ec <sinf+0x20>
 80066dc:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8006754 <sinf+0x88>
 80066e0:	2000      	movs	r0, #0
 80066e2:	b003      	add	sp, #12
 80066e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80066e8:	f000 b88e 	b.w	8006808 <__kernel_sinf>
 80066ec:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80066f0:	d304      	bcc.n	80066fc <sinf+0x30>
 80066f2:	ee30 0a40 	vsub.f32	s0, s0, s0
 80066f6:	b003      	add	sp, #12
 80066f8:	f85d fb04 	ldr.w	pc, [sp], #4
 80066fc:	4668      	mov	r0, sp
 80066fe:	f000 f8cb 	bl	8006898 <__ieee754_rem_pio2f>
 8006702:	f000 0003 	and.w	r0, r0, #3
 8006706:	2801      	cmp	r0, #1
 8006708:	d00a      	beq.n	8006720 <sinf+0x54>
 800670a:	2802      	cmp	r0, #2
 800670c:	d00f      	beq.n	800672e <sinf+0x62>
 800670e:	b9c0      	cbnz	r0, 8006742 <sinf+0x76>
 8006710:	eddd 0a01 	vldr	s1, [sp, #4]
 8006714:	ed9d 0a00 	vldr	s0, [sp]
 8006718:	2001      	movs	r0, #1
 800671a:	f000 f875 	bl	8006808 <__kernel_sinf>
 800671e:	e7ea      	b.n	80066f6 <sinf+0x2a>
 8006720:	eddd 0a01 	vldr	s1, [sp, #4]
 8006724:	ed9d 0a00 	vldr	s0, [sp]
 8006728:	f000 f816 	bl	8006758 <__kernel_cosf>
 800672c:	e7e3      	b.n	80066f6 <sinf+0x2a>
 800672e:	eddd 0a01 	vldr	s1, [sp, #4]
 8006732:	ed9d 0a00 	vldr	s0, [sp]
 8006736:	2001      	movs	r0, #1
 8006738:	f000 f866 	bl	8006808 <__kernel_sinf>
 800673c:	eeb1 0a40 	vneg.f32	s0, s0
 8006740:	e7d9      	b.n	80066f6 <sinf+0x2a>
 8006742:	eddd 0a01 	vldr	s1, [sp, #4]
 8006746:	ed9d 0a00 	vldr	s0, [sp]
 800674a:	f000 f805 	bl	8006758 <__kernel_cosf>
 800674e:	e7f5      	b.n	800673c <sinf+0x70>
 8006750:	3f490fd8 	.word	0x3f490fd8
 8006754:	00000000 	.word	0x00000000

08006758 <__kernel_cosf>:
 8006758:	ee10 3a10 	vmov	r3, s0
 800675c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006760:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8006764:	eef0 6a40 	vmov.f32	s13, s0
 8006768:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800676c:	d204      	bcs.n	8006778 <__kernel_cosf+0x20>
 800676e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8006772:	ee17 2a90 	vmov	r2, s15
 8006776:	b342      	cbz	r2, 80067ca <__kernel_cosf+0x72>
 8006778:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800677c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80067e8 <__kernel_cosf+0x90>
 8006780:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80067ec <__kernel_cosf+0x94>
 8006784:	4a1a      	ldr	r2, [pc, #104]	@ (80067f0 <__kernel_cosf+0x98>)
 8006786:	eea7 6a27 	vfma.f32	s12, s14, s15
 800678a:	4293      	cmp	r3, r2
 800678c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80067f4 <__kernel_cosf+0x9c>
 8006790:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006794:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80067f8 <__kernel_cosf+0xa0>
 8006798:	eea7 6a87 	vfma.f32	s12, s15, s14
 800679c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80067fc <__kernel_cosf+0xa4>
 80067a0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80067a4:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8006800 <__kernel_cosf+0xa8>
 80067a8:	eea7 6a87 	vfma.f32	s12, s15, s14
 80067ac:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 80067b0:	ee26 6a07 	vmul.f32	s12, s12, s14
 80067b4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80067b8:	eee7 0a06 	vfma.f32	s1, s14, s12
 80067bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067c0:	d804      	bhi.n	80067cc <__kernel_cosf+0x74>
 80067c2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80067c6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80067ca:	4770      	bx	lr
 80067cc:	4a0d      	ldr	r2, [pc, #52]	@ (8006804 <__kernel_cosf+0xac>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	bf9a      	itte	ls
 80067d2:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80067d6:	ee07 3a10 	vmovls	s14, r3
 80067da:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80067de:	ee30 0a47 	vsub.f32	s0, s0, s14
 80067e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80067e6:	e7ec      	b.n	80067c2 <__kernel_cosf+0x6a>
 80067e8:	ad47d74e 	.word	0xad47d74e
 80067ec:	310f74f6 	.word	0x310f74f6
 80067f0:	3e999999 	.word	0x3e999999
 80067f4:	b493f27c 	.word	0xb493f27c
 80067f8:	37d00d01 	.word	0x37d00d01
 80067fc:	bab60b61 	.word	0xbab60b61
 8006800:	3d2aaaab 	.word	0x3d2aaaab
 8006804:	3f480000 	.word	0x3f480000

08006808 <__kernel_sinf>:
 8006808:	ee10 3a10 	vmov	r3, s0
 800680c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006810:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8006814:	d204      	bcs.n	8006820 <__kernel_sinf+0x18>
 8006816:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800681a:	ee17 3a90 	vmov	r3, s15
 800681e:	b35b      	cbz	r3, 8006878 <__kernel_sinf+0x70>
 8006820:	ee20 7a00 	vmul.f32	s14, s0, s0
 8006824:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800687c <__kernel_sinf+0x74>
 8006828:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8006880 <__kernel_sinf+0x78>
 800682c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8006830:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8006884 <__kernel_sinf+0x7c>
 8006834:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006838:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8006888 <__kernel_sinf+0x80>
 800683c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8006840:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800688c <__kernel_sinf+0x84>
 8006844:	ee60 6a07 	vmul.f32	s13, s0, s14
 8006848:	eee6 7a07 	vfma.f32	s15, s12, s14
 800684c:	b930      	cbnz	r0, 800685c <__kernel_sinf+0x54>
 800684e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8006890 <__kernel_sinf+0x88>
 8006852:	eea7 6a27 	vfma.f32	s12, s14, s15
 8006856:	eea6 0a26 	vfma.f32	s0, s12, s13
 800685a:	4770      	bx	lr
 800685c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8006860:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8006864:	eee0 7a86 	vfma.f32	s15, s1, s12
 8006868:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800686c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8006894 <__kernel_sinf+0x8c>
 8006870:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8006874:	ee30 0a60 	vsub.f32	s0, s0, s1
 8006878:	4770      	bx	lr
 800687a:	bf00      	nop
 800687c:	2f2ec9d3 	.word	0x2f2ec9d3
 8006880:	b2d72f34 	.word	0xb2d72f34
 8006884:	3638ef1b 	.word	0x3638ef1b
 8006888:	b9500d01 	.word	0xb9500d01
 800688c:	3c088889 	.word	0x3c088889
 8006890:	be2aaaab 	.word	0xbe2aaaab
 8006894:	3e2aaaab 	.word	0x3e2aaaab

08006898 <__ieee754_rem_pio2f>:
 8006898:	b5f0      	push	{r4, r5, r6, r7, lr}
 800689a:	ee10 6a10 	vmov	r6, s0
 800689e:	4b88      	ldr	r3, [pc, #544]	@ (8006ac0 <__ieee754_rem_pio2f+0x228>)
 80068a0:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80068a4:	429d      	cmp	r5, r3
 80068a6:	b087      	sub	sp, #28
 80068a8:	4604      	mov	r4, r0
 80068aa:	d805      	bhi.n	80068b8 <__ieee754_rem_pio2f+0x20>
 80068ac:	2300      	movs	r3, #0
 80068ae:	ed80 0a00 	vstr	s0, [r0]
 80068b2:	6043      	str	r3, [r0, #4]
 80068b4:	2000      	movs	r0, #0
 80068b6:	e022      	b.n	80068fe <__ieee754_rem_pio2f+0x66>
 80068b8:	4b82      	ldr	r3, [pc, #520]	@ (8006ac4 <__ieee754_rem_pio2f+0x22c>)
 80068ba:	429d      	cmp	r5, r3
 80068bc:	d83a      	bhi.n	8006934 <__ieee754_rem_pio2f+0x9c>
 80068be:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80068c2:	2e00      	cmp	r6, #0
 80068c4:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8006ac8 <__ieee754_rem_pio2f+0x230>
 80068c8:	4a80      	ldr	r2, [pc, #512]	@ (8006acc <__ieee754_rem_pio2f+0x234>)
 80068ca:	f023 030f 	bic.w	r3, r3, #15
 80068ce:	dd18      	ble.n	8006902 <__ieee754_rem_pio2f+0x6a>
 80068d0:	4293      	cmp	r3, r2
 80068d2:	ee70 7a47 	vsub.f32	s15, s0, s14
 80068d6:	bf09      	itett	eq
 80068d8:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8006ad0 <__ieee754_rem_pio2f+0x238>
 80068dc:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8006ad4 <__ieee754_rem_pio2f+0x23c>
 80068e0:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8006ad8 <__ieee754_rem_pio2f+0x240>
 80068e4:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80068e8:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80068ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80068f0:	ed80 7a00 	vstr	s14, [r0]
 80068f4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80068f8:	edc0 7a01 	vstr	s15, [r0, #4]
 80068fc:	2001      	movs	r0, #1
 80068fe:	b007      	add	sp, #28
 8006900:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006902:	4293      	cmp	r3, r2
 8006904:	ee70 7a07 	vadd.f32	s15, s0, s14
 8006908:	bf09      	itett	eq
 800690a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8006ad0 <__ieee754_rem_pio2f+0x238>
 800690e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8006ad4 <__ieee754_rem_pio2f+0x23c>
 8006912:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8006ad8 <__ieee754_rem_pio2f+0x240>
 8006916:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800691a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800691e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006922:	ed80 7a00 	vstr	s14, [r0]
 8006926:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800692a:	edc0 7a01 	vstr	s15, [r0, #4]
 800692e:	f04f 30ff 	mov.w	r0, #4294967295
 8006932:	e7e4      	b.n	80068fe <__ieee754_rem_pio2f+0x66>
 8006934:	4b69      	ldr	r3, [pc, #420]	@ (8006adc <__ieee754_rem_pio2f+0x244>)
 8006936:	429d      	cmp	r5, r3
 8006938:	d873      	bhi.n	8006a22 <__ieee754_rem_pio2f+0x18a>
 800693a:	f000 f8dd 	bl	8006af8 <fabsf>
 800693e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8006ae0 <__ieee754_rem_pio2f+0x248>
 8006942:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006946:	eee0 7a07 	vfma.f32	s15, s0, s14
 800694a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800694e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006952:	ee17 0a90 	vmov	r0, s15
 8006956:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8006ac8 <__ieee754_rem_pio2f+0x230>
 800695a:	eea7 0a67 	vfms.f32	s0, s14, s15
 800695e:	281f      	cmp	r0, #31
 8006960:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8006ad4 <__ieee754_rem_pio2f+0x23c>
 8006964:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006968:	eeb1 6a47 	vneg.f32	s12, s14
 800696c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006970:	ee16 1a90 	vmov	r1, s13
 8006974:	dc09      	bgt.n	800698a <__ieee754_rem_pio2f+0xf2>
 8006976:	4a5b      	ldr	r2, [pc, #364]	@ (8006ae4 <__ieee754_rem_pio2f+0x24c>)
 8006978:	1e47      	subs	r7, r0, #1
 800697a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800697e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8006982:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006986:	4293      	cmp	r3, r2
 8006988:	d107      	bne.n	800699a <__ieee754_rem_pio2f+0x102>
 800698a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800698e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8006992:	2a08      	cmp	r2, #8
 8006994:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8006998:	dc14      	bgt.n	80069c4 <__ieee754_rem_pio2f+0x12c>
 800699a:	6021      	str	r1, [r4, #0]
 800699c:	ed94 7a00 	vldr	s14, [r4]
 80069a0:	ee30 0a47 	vsub.f32	s0, s0, s14
 80069a4:	2e00      	cmp	r6, #0
 80069a6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80069aa:	ed84 0a01 	vstr	s0, [r4, #4]
 80069ae:	daa6      	bge.n	80068fe <__ieee754_rem_pio2f+0x66>
 80069b0:	eeb1 7a47 	vneg.f32	s14, s14
 80069b4:	eeb1 0a40 	vneg.f32	s0, s0
 80069b8:	ed84 7a00 	vstr	s14, [r4]
 80069bc:	ed84 0a01 	vstr	s0, [r4, #4]
 80069c0:	4240      	negs	r0, r0
 80069c2:	e79c      	b.n	80068fe <__ieee754_rem_pio2f+0x66>
 80069c4:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8006ad0 <__ieee754_rem_pio2f+0x238>
 80069c8:	eef0 6a40 	vmov.f32	s13, s0
 80069cc:	eee6 6a25 	vfma.f32	s13, s12, s11
 80069d0:	ee70 7a66 	vsub.f32	s15, s0, s13
 80069d4:	eee6 7a25 	vfma.f32	s15, s12, s11
 80069d8:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006ad8 <__ieee754_rem_pio2f+0x240>
 80069dc:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80069e0:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80069e4:	ee15 2a90 	vmov	r2, s11
 80069e8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80069ec:	1a5b      	subs	r3, r3, r1
 80069ee:	2b19      	cmp	r3, #25
 80069f0:	dc04      	bgt.n	80069fc <__ieee754_rem_pio2f+0x164>
 80069f2:	edc4 5a00 	vstr	s11, [r4]
 80069f6:	eeb0 0a66 	vmov.f32	s0, s13
 80069fa:	e7cf      	b.n	800699c <__ieee754_rem_pio2f+0x104>
 80069fc:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8006ae8 <__ieee754_rem_pio2f+0x250>
 8006a00:	eeb0 0a66 	vmov.f32	s0, s13
 8006a04:	eea6 0a25 	vfma.f32	s0, s12, s11
 8006a08:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8006a0c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8006aec <__ieee754_rem_pio2f+0x254>
 8006a10:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006a14:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8006a18:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006a1c:	ed84 7a00 	vstr	s14, [r4]
 8006a20:	e7bc      	b.n	800699c <__ieee754_rem_pio2f+0x104>
 8006a22:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8006a26:	d306      	bcc.n	8006a36 <__ieee754_rem_pio2f+0x19e>
 8006a28:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006a2c:	edc0 7a01 	vstr	s15, [r0, #4]
 8006a30:	edc0 7a00 	vstr	s15, [r0]
 8006a34:	e73e      	b.n	80068b4 <__ieee754_rem_pio2f+0x1c>
 8006a36:	15ea      	asrs	r2, r5, #23
 8006a38:	3a86      	subs	r2, #134	@ 0x86
 8006a3a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8006a3e:	ee07 3a90 	vmov	s15, r3
 8006a42:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006a46:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8006af0 <__ieee754_rem_pio2f+0x258>
 8006a4a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006a4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006a52:	ed8d 7a03 	vstr	s14, [sp, #12]
 8006a56:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006a5a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006a5e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006a62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006a66:	ed8d 7a04 	vstr	s14, [sp, #16]
 8006a6a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006a6e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a76:	edcd 7a05 	vstr	s15, [sp, #20]
 8006a7a:	d11e      	bne.n	8006aba <__ieee754_rem_pio2f+0x222>
 8006a7c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8006a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a84:	bf0c      	ite	eq
 8006a86:	2301      	moveq	r3, #1
 8006a88:	2302      	movne	r3, #2
 8006a8a:	491a      	ldr	r1, [pc, #104]	@ (8006af4 <__ieee754_rem_pio2f+0x25c>)
 8006a8c:	9101      	str	r1, [sp, #4]
 8006a8e:	2102      	movs	r1, #2
 8006a90:	9100      	str	r1, [sp, #0]
 8006a92:	a803      	add	r0, sp, #12
 8006a94:	4621      	mov	r1, r4
 8006a96:	f000 f837 	bl	8006b08 <__kernel_rem_pio2f>
 8006a9a:	2e00      	cmp	r6, #0
 8006a9c:	f6bf af2f 	bge.w	80068fe <__ieee754_rem_pio2f+0x66>
 8006aa0:	edd4 7a00 	vldr	s15, [r4]
 8006aa4:	eef1 7a67 	vneg.f32	s15, s15
 8006aa8:	edc4 7a00 	vstr	s15, [r4]
 8006aac:	edd4 7a01 	vldr	s15, [r4, #4]
 8006ab0:	eef1 7a67 	vneg.f32	s15, s15
 8006ab4:	edc4 7a01 	vstr	s15, [r4, #4]
 8006ab8:	e782      	b.n	80069c0 <__ieee754_rem_pio2f+0x128>
 8006aba:	2303      	movs	r3, #3
 8006abc:	e7e5      	b.n	8006a8a <__ieee754_rem_pio2f+0x1f2>
 8006abe:	bf00      	nop
 8006ac0:	3f490fd8 	.word	0x3f490fd8
 8006ac4:	4016cbe3 	.word	0x4016cbe3
 8006ac8:	3fc90f80 	.word	0x3fc90f80
 8006acc:	3fc90fd0 	.word	0x3fc90fd0
 8006ad0:	37354400 	.word	0x37354400
 8006ad4:	37354443 	.word	0x37354443
 8006ad8:	2e85a308 	.word	0x2e85a308
 8006adc:	43490f80 	.word	0x43490f80
 8006ae0:	3f22f984 	.word	0x3f22f984
 8006ae4:	08008510 	.word	0x08008510
 8006ae8:	2e85a300 	.word	0x2e85a300
 8006aec:	248d3132 	.word	0x248d3132
 8006af0:	43800000 	.word	0x43800000
 8006af4:	08008590 	.word	0x08008590

08006af8 <fabsf>:
 8006af8:	ee10 3a10 	vmov	r3, s0
 8006afc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b00:	ee00 3a10 	vmov	s0, r3
 8006b04:	4770      	bx	lr
	...

08006b08 <__kernel_rem_pio2f>:
 8006b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b0c:	ed2d 8b04 	vpush	{d8-d9}
 8006b10:	b0d9      	sub	sp, #356	@ 0x164
 8006b12:	4690      	mov	r8, r2
 8006b14:	9001      	str	r0, [sp, #4]
 8006b16:	4ab6      	ldr	r2, [pc, #728]	@ (8006df0 <__kernel_rem_pio2f+0x2e8>)
 8006b18:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8006b1a:	f118 0f04 	cmn.w	r8, #4
 8006b1e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8006b22:	460f      	mov	r7, r1
 8006b24:	f103 3bff 	add.w	fp, r3, #4294967295
 8006b28:	db26      	blt.n	8006b78 <__kernel_rem_pio2f+0x70>
 8006b2a:	f1b8 0203 	subs.w	r2, r8, #3
 8006b2e:	bf48      	it	mi
 8006b30:	f108 0204 	addmi.w	r2, r8, #4
 8006b34:	10d2      	asrs	r2, r2, #3
 8006b36:	1c55      	adds	r5, r2, #1
 8006b38:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8006b3a:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8006e00 <__kernel_rem_pio2f+0x2f8>
 8006b3e:	00e8      	lsls	r0, r5, #3
 8006b40:	eba2 060b 	sub.w	r6, r2, fp
 8006b44:	9002      	str	r0, [sp, #8]
 8006b46:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8006b4a:	eb0a 0c0b 	add.w	ip, sl, fp
 8006b4e:	ac1c      	add	r4, sp, #112	@ 0x70
 8006b50:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8006b54:	2000      	movs	r0, #0
 8006b56:	4560      	cmp	r0, ip
 8006b58:	dd10      	ble.n	8006b7c <__kernel_rem_pio2f+0x74>
 8006b5a:	a91c      	add	r1, sp, #112	@ 0x70
 8006b5c:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8006b60:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8006b64:	2600      	movs	r6, #0
 8006b66:	4556      	cmp	r6, sl
 8006b68:	dc24      	bgt.n	8006bb4 <__kernel_rem_pio2f+0xac>
 8006b6a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006b6e:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8006e00 <__kernel_rem_pio2f+0x2f8>
 8006b72:	4684      	mov	ip, r0
 8006b74:	2400      	movs	r4, #0
 8006b76:	e016      	b.n	8006ba6 <__kernel_rem_pio2f+0x9e>
 8006b78:	2200      	movs	r2, #0
 8006b7a:	e7dc      	b.n	8006b36 <__kernel_rem_pio2f+0x2e>
 8006b7c:	42c6      	cmn	r6, r0
 8006b7e:	bf5d      	ittte	pl
 8006b80:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8006b84:	ee07 1a90 	vmovpl	s15, r1
 8006b88:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8006b8c:	eef0 7a47 	vmovmi.f32	s15, s14
 8006b90:	ece4 7a01 	vstmia	r4!, {s15}
 8006b94:	3001      	adds	r0, #1
 8006b96:	e7de      	b.n	8006b56 <__kernel_rem_pio2f+0x4e>
 8006b98:	ecfe 6a01 	vldmia	lr!, {s13}
 8006b9c:	ed3c 7a01 	vldmdb	ip!, {s14}
 8006ba0:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006ba4:	3401      	adds	r4, #1
 8006ba6:	455c      	cmp	r4, fp
 8006ba8:	ddf6      	ble.n	8006b98 <__kernel_rem_pio2f+0x90>
 8006baa:	ece9 7a01 	vstmia	r9!, {s15}
 8006bae:	3601      	adds	r6, #1
 8006bb0:	3004      	adds	r0, #4
 8006bb2:	e7d8      	b.n	8006b66 <__kernel_rem_pio2f+0x5e>
 8006bb4:	a908      	add	r1, sp, #32
 8006bb6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006bba:	9104      	str	r1, [sp, #16]
 8006bbc:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8006bbe:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8006dfc <__kernel_rem_pio2f+0x2f4>
 8006bc2:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8006df8 <__kernel_rem_pio2f+0x2f0>
 8006bc6:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8006bca:	9203      	str	r2, [sp, #12]
 8006bcc:	4654      	mov	r4, sl
 8006bce:	00a2      	lsls	r2, r4, #2
 8006bd0:	9205      	str	r2, [sp, #20]
 8006bd2:	aa58      	add	r2, sp, #352	@ 0x160
 8006bd4:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8006bd8:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8006bdc:	a944      	add	r1, sp, #272	@ 0x110
 8006bde:	aa08      	add	r2, sp, #32
 8006be0:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8006be4:	4694      	mov	ip, r2
 8006be6:	4626      	mov	r6, r4
 8006be8:	2e00      	cmp	r6, #0
 8006bea:	dc4c      	bgt.n	8006c86 <__kernel_rem_pio2f+0x17e>
 8006bec:	4628      	mov	r0, r5
 8006bee:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006bf2:	f000 f9f1 	bl	8006fd8 <scalbnf>
 8006bf6:	eeb0 8a40 	vmov.f32	s16, s0
 8006bfa:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8006bfe:	ee28 0a00 	vmul.f32	s0, s16, s0
 8006c02:	f000 fa4f 	bl	80070a4 <floorf>
 8006c06:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8006c0a:	eea0 8a67 	vfms.f32	s16, s0, s15
 8006c0e:	2d00      	cmp	r5, #0
 8006c10:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006c14:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8006c18:	ee17 9a90 	vmov	r9, s15
 8006c1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c20:	ee38 8a67 	vsub.f32	s16, s16, s15
 8006c24:	dd41      	ble.n	8006caa <__kernel_rem_pio2f+0x1a2>
 8006c26:	f104 3cff 	add.w	ip, r4, #4294967295
 8006c2a:	a908      	add	r1, sp, #32
 8006c2c:	f1c5 0e08 	rsb	lr, r5, #8
 8006c30:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8006c34:	fa46 f00e 	asr.w	r0, r6, lr
 8006c38:	4481      	add	r9, r0
 8006c3a:	fa00 f00e 	lsl.w	r0, r0, lr
 8006c3e:	1a36      	subs	r6, r6, r0
 8006c40:	f1c5 0007 	rsb	r0, r5, #7
 8006c44:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8006c48:	4106      	asrs	r6, r0
 8006c4a:	2e00      	cmp	r6, #0
 8006c4c:	dd3c      	ble.n	8006cc8 <__kernel_rem_pio2f+0x1c0>
 8006c4e:	f04f 0e00 	mov.w	lr, #0
 8006c52:	f109 0901 	add.w	r9, r9, #1
 8006c56:	4670      	mov	r0, lr
 8006c58:	4574      	cmp	r4, lr
 8006c5a:	dc68      	bgt.n	8006d2e <__kernel_rem_pio2f+0x226>
 8006c5c:	2d00      	cmp	r5, #0
 8006c5e:	dd03      	ble.n	8006c68 <__kernel_rem_pio2f+0x160>
 8006c60:	2d01      	cmp	r5, #1
 8006c62:	d074      	beq.n	8006d4e <__kernel_rem_pio2f+0x246>
 8006c64:	2d02      	cmp	r5, #2
 8006c66:	d07d      	beq.n	8006d64 <__kernel_rem_pio2f+0x25c>
 8006c68:	2e02      	cmp	r6, #2
 8006c6a:	d12d      	bne.n	8006cc8 <__kernel_rem_pio2f+0x1c0>
 8006c6c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006c70:	ee30 8a48 	vsub.f32	s16, s0, s16
 8006c74:	b340      	cbz	r0, 8006cc8 <__kernel_rem_pio2f+0x1c0>
 8006c76:	4628      	mov	r0, r5
 8006c78:	9306      	str	r3, [sp, #24]
 8006c7a:	f000 f9ad 	bl	8006fd8 <scalbnf>
 8006c7e:	9b06      	ldr	r3, [sp, #24]
 8006c80:	ee38 8a40 	vsub.f32	s16, s16, s0
 8006c84:	e020      	b.n	8006cc8 <__kernel_rem_pio2f+0x1c0>
 8006c86:	ee60 7a28 	vmul.f32	s15, s0, s17
 8006c8a:	3e01      	subs	r6, #1
 8006c8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006c90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c94:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8006c98:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006c9c:	ecac 0a01 	vstmia	ip!, {s0}
 8006ca0:	ed30 0a01 	vldmdb	r0!, {s0}
 8006ca4:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006ca8:	e79e      	b.n	8006be8 <__kernel_rem_pio2f+0xe0>
 8006caa:	d105      	bne.n	8006cb8 <__kernel_rem_pio2f+0x1b0>
 8006cac:	1e60      	subs	r0, r4, #1
 8006cae:	a908      	add	r1, sp, #32
 8006cb0:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8006cb4:	11f6      	asrs	r6, r6, #7
 8006cb6:	e7c8      	b.n	8006c4a <__kernel_rem_pio2f+0x142>
 8006cb8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006cbc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8006cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cc4:	da31      	bge.n	8006d2a <__kernel_rem_pio2f+0x222>
 8006cc6:	2600      	movs	r6, #0
 8006cc8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006ccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cd0:	f040 8098 	bne.w	8006e04 <__kernel_rem_pio2f+0x2fc>
 8006cd4:	1e60      	subs	r0, r4, #1
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	4550      	cmp	r0, sl
 8006cda:	da4b      	bge.n	8006d74 <__kernel_rem_pio2f+0x26c>
 8006cdc:	2a00      	cmp	r2, #0
 8006cde:	d065      	beq.n	8006dac <__kernel_rem_pio2f+0x2a4>
 8006ce0:	3c01      	subs	r4, #1
 8006ce2:	ab08      	add	r3, sp, #32
 8006ce4:	3d08      	subs	r5, #8
 8006ce6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d0f8      	beq.n	8006ce0 <__kernel_rem_pio2f+0x1d8>
 8006cee:	4628      	mov	r0, r5
 8006cf0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006cf4:	f000 f970 	bl	8006fd8 <scalbnf>
 8006cf8:	1c63      	adds	r3, r4, #1
 8006cfa:	aa44      	add	r2, sp, #272	@ 0x110
 8006cfc:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8006dfc <__kernel_rem_pio2f+0x2f4>
 8006d00:	0099      	lsls	r1, r3, #2
 8006d02:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8006d06:	4623      	mov	r3, r4
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	f280 80a9 	bge.w	8006e60 <__kernel_rem_pio2f+0x358>
 8006d0e:	4623      	mov	r3, r4
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	f2c0 80c7 	blt.w	8006ea4 <__kernel_rem_pio2f+0x39c>
 8006d16:	aa44      	add	r2, sp, #272	@ 0x110
 8006d18:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8006d1c:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8006df4 <__kernel_rem_pio2f+0x2ec>
 8006d20:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8006e00 <__kernel_rem_pio2f+0x2f8>
 8006d24:	2000      	movs	r0, #0
 8006d26:	1ae2      	subs	r2, r4, r3
 8006d28:	e0b1      	b.n	8006e8e <__kernel_rem_pio2f+0x386>
 8006d2a:	2602      	movs	r6, #2
 8006d2c:	e78f      	b.n	8006c4e <__kernel_rem_pio2f+0x146>
 8006d2e:	f852 1b04 	ldr.w	r1, [r2], #4
 8006d32:	b948      	cbnz	r0, 8006d48 <__kernel_rem_pio2f+0x240>
 8006d34:	b121      	cbz	r1, 8006d40 <__kernel_rem_pio2f+0x238>
 8006d36:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8006d3a:	f842 1c04 	str.w	r1, [r2, #-4]
 8006d3e:	2101      	movs	r1, #1
 8006d40:	f10e 0e01 	add.w	lr, lr, #1
 8006d44:	4608      	mov	r0, r1
 8006d46:	e787      	b.n	8006c58 <__kernel_rem_pio2f+0x150>
 8006d48:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8006d4c:	e7f5      	b.n	8006d3a <__kernel_rem_pio2f+0x232>
 8006d4e:	f104 3cff 	add.w	ip, r4, #4294967295
 8006d52:	aa08      	add	r2, sp, #32
 8006d54:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8006d58:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006d5c:	a908      	add	r1, sp, #32
 8006d5e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8006d62:	e781      	b.n	8006c68 <__kernel_rem_pio2f+0x160>
 8006d64:	f104 3cff 	add.w	ip, r4, #4294967295
 8006d68:	aa08      	add	r2, sp, #32
 8006d6a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8006d6e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8006d72:	e7f3      	b.n	8006d5c <__kernel_rem_pio2f+0x254>
 8006d74:	a908      	add	r1, sp, #32
 8006d76:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8006d7a:	3801      	subs	r0, #1
 8006d7c:	430a      	orrs	r2, r1
 8006d7e:	e7ab      	b.n	8006cd8 <__kernel_rem_pio2f+0x1d0>
 8006d80:	3201      	adds	r2, #1
 8006d82:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8006d86:	2e00      	cmp	r6, #0
 8006d88:	d0fa      	beq.n	8006d80 <__kernel_rem_pio2f+0x278>
 8006d8a:	9905      	ldr	r1, [sp, #20]
 8006d8c:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8006d90:	eb0d 0001 	add.w	r0, sp, r1
 8006d94:	18e6      	adds	r6, r4, r3
 8006d96:	a91c      	add	r1, sp, #112	@ 0x70
 8006d98:	f104 0c01 	add.w	ip, r4, #1
 8006d9c:	384c      	subs	r0, #76	@ 0x4c
 8006d9e:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8006da2:	4422      	add	r2, r4
 8006da4:	4562      	cmp	r2, ip
 8006da6:	da04      	bge.n	8006db2 <__kernel_rem_pio2f+0x2aa>
 8006da8:	4614      	mov	r4, r2
 8006daa:	e710      	b.n	8006bce <__kernel_rem_pio2f+0xc6>
 8006dac:	9804      	ldr	r0, [sp, #16]
 8006dae:	2201      	movs	r2, #1
 8006db0:	e7e7      	b.n	8006d82 <__kernel_rem_pio2f+0x27a>
 8006db2:	9903      	ldr	r1, [sp, #12]
 8006db4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006db8:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8006dbc:	9105      	str	r1, [sp, #20]
 8006dbe:	ee07 1a90 	vmov	s15, r1
 8006dc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006dc6:	2400      	movs	r4, #0
 8006dc8:	ece6 7a01 	vstmia	r6!, {s15}
 8006dcc:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8006e00 <__kernel_rem_pio2f+0x2f8>
 8006dd0:	46b1      	mov	r9, r6
 8006dd2:	455c      	cmp	r4, fp
 8006dd4:	dd04      	ble.n	8006de0 <__kernel_rem_pio2f+0x2d8>
 8006dd6:	ece0 7a01 	vstmia	r0!, {s15}
 8006dda:	f10c 0c01 	add.w	ip, ip, #1
 8006dde:	e7e1      	b.n	8006da4 <__kernel_rem_pio2f+0x29c>
 8006de0:	ecfe 6a01 	vldmia	lr!, {s13}
 8006de4:	ed39 7a01 	vldmdb	r9!, {s14}
 8006de8:	3401      	adds	r4, #1
 8006dea:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006dee:	e7f0      	b.n	8006dd2 <__kernel_rem_pio2f+0x2ca>
 8006df0:	080088d4 	.word	0x080088d4
 8006df4:	080088a8 	.word	0x080088a8
 8006df8:	43800000 	.word	0x43800000
 8006dfc:	3b800000 	.word	0x3b800000
 8006e00:	00000000 	.word	0x00000000
 8006e04:	9b02      	ldr	r3, [sp, #8]
 8006e06:	eeb0 0a48 	vmov.f32	s0, s16
 8006e0a:	eba3 0008 	sub.w	r0, r3, r8
 8006e0e:	f000 f8e3 	bl	8006fd8 <scalbnf>
 8006e12:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8006df8 <__kernel_rem_pio2f+0x2f0>
 8006e16:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8006e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e1e:	db19      	blt.n	8006e54 <__kernel_rem_pio2f+0x34c>
 8006e20:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8006dfc <__kernel_rem_pio2f+0x2f4>
 8006e24:	ee60 7a27 	vmul.f32	s15, s0, s15
 8006e28:	aa08      	add	r2, sp, #32
 8006e2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006e2e:	3508      	adds	r5, #8
 8006e30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e34:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8006e38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006e3c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006e40:	ee10 3a10 	vmov	r3, s0
 8006e44:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8006e48:	ee17 3a90 	vmov	r3, s15
 8006e4c:	3401      	adds	r4, #1
 8006e4e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8006e52:	e74c      	b.n	8006cee <__kernel_rem_pio2f+0x1e6>
 8006e54:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006e58:	aa08      	add	r2, sp, #32
 8006e5a:	ee10 3a10 	vmov	r3, s0
 8006e5e:	e7f6      	b.n	8006e4e <__kernel_rem_pio2f+0x346>
 8006e60:	a808      	add	r0, sp, #32
 8006e62:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8006e66:	9001      	str	r0, [sp, #4]
 8006e68:	ee07 0a90 	vmov	s15, r0
 8006e6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e70:	3b01      	subs	r3, #1
 8006e72:	ee67 7a80 	vmul.f32	s15, s15, s0
 8006e76:	ee20 0a07 	vmul.f32	s0, s0, s14
 8006e7a:	ed62 7a01 	vstmdb	r2!, {s15}
 8006e7e:	e743      	b.n	8006d08 <__kernel_rem_pio2f+0x200>
 8006e80:	ecfc 6a01 	vldmia	ip!, {s13}
 8006e84:	ecb5 7a01 	vldmia	r5!, {s14}
 8006e88:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006e8c:	3001      	adds	r0, #1
 8006e8e:	4550      	cmp	r0, sl
 8006e90:	dc01      	bgt.n	8006e96 <__kernel_rem_pio2f+0x38e>
 8006e92:	4290      	cmp	r0, r2
 8006e94:	ddf4      	ble.n	8006e80 <__kernel_rem_pio2f+0x378>
 8006e96:	a858      	add	r0, sp, #352	@ 0x160
 8006e98:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8006e9c:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8006ea0:	3b01      	subs	r3, #1
 8006ea2:	e735      	b.n	8006d10 <__kernel_rem_pio2f+0x208>
 8006ea4:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8006ea6:	2b02      	cmp	r3, #2
 8006ea8:	dc09      	bgt.n	8006ebe <__kernel_rem_pio2f+0x3b6>
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	dc27      	bgt.n	8006efe <__kernel_rem_pio2f+0x3f6>
 8006eae:	d040      	beq.n	8006f32 <__kernel_rem_pio2f+0x42a>
 8006eb0:	f009 0007 	and.w	r0, r9, #7
 8006eb4:	b059      	add	sp, #356	@ 0x164
 8006eb6:	ecbd 8b04 	vpop	{d8-d9}
 8006eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ebe:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8006ec0:	2b03      	cmp	r3, #3
 8006ec2:	d1f5      	bne.n	8006eb0 <__kernel_rem_pio2f+0x3a8>
 8006ec4:	aa30      	add	r2, sp, #192	@ 0xc0
 8006ec6:	1f0b      	subs	r3, r1, #4
 8006ec8:	4413      	add	r3, r2
 8006eca:	461a      	mov	r2, r3
 8006ecc:	4620      	mov	r0, r4
 8006ece:	2800      	cmp	r0, #0
 8006ed0:	dc50      	bgt.n	8006f74 <__kernel_rem_pio2f+0x46c>
 8006ed2:	4622      	mov	r2, r4
 8006ed4:	2a01      	cmp	r2, #1
 8006ed6:	dc5d      	bgt.n	8006f94 <__kernel_rem_pio2f+0x48c>
 8006ed8:	ab30      	add	r3, sp, #192	@ 0xc0
 8006eda:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8006e00 <__kernel_rem_pio2f+0x2f8>
 8006ede:	440b      	add	r3, r1
 8006ee0:	2c01      	cmp	r4, #1
 8006ee2:	dc67      	bgt.n	8006fb4 <__kernel_rem_pio2f+0x4ac>
 8006ee4:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8006ee8:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8006eec:	2e00      	cmp	r6, #0
 8006eee:	d167      	bne.n	8006fc0 <__kernel_rem_pio2f+0x4b8>
 8006ef0:	edc7 6a00 	vstr	s13, [r7]
 8006ef4:	ed87 7a01 	vstr	s14, [r7, #4]
 8006ef8:	edc7 7a02 	vstr	s15, [r7, #8]
 8006efc:	e7d8      	b.n	8006eb0 <__kernel_rem_pio2f+0x3a8>
 8006efe:	ab30      	add	r3, sp, #192	@ 0xc0
 8006f00:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8006e00 <__kernel_rem_pio2f+0x2f8>
 8006f04:	440b      	add	r3, r1
 8006f06:	4622      	mov	r2, r4
 8006f08:	2a00      	cmp	r2, #0
 8006f0a:	da24      	bge.n	8006f56 <__kernel_rem_pio2f+0x44e>
 8006f0c:	b34e      	cbz	r6, 8006f62 <__kernel_rem_pio2f+0x45a>
 8006f0e:	eef1 7a47 	vneg.f32	s15, s14
 8006f12:	edc7 7a00 	vstr	s15, [r7]
 8006f16:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8006f1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006f1e:	aa31      	add	r2, sp, #196	@ 0xc4
 8006f20:	2301      	movs	r3, #1
 8006f22:	429c      	cmp	r4, r3
 8006f24:	da20      	bge.n	8006f68 <__kernel_rem_pio2f+0x460>
 8006f26:	b10e      	cbz	r6, 8006f2c <__kernel_rem_pio2f+0x424>
 8006f28:	eef1 7a67 	vneg.f32	s15, s15
 8006f2c:	edc7 7a01 	vstr	s15, [r7, #4]
 8006f30:	e7be      	b.n	8006eb0 <__kernel_rem_pio2f+0x3a8>
 8006f32:	ab30      	add	r3, sp, #192	@ 0xc0
 8006f34:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8006e00 <__kernel_rem_pio2f+0x2f8>
 8006f38:	440b      	add	r3, r1
 8006f3a:	2c00      	cmp	r4, #0
 8006f3c:	da05      	bge.n	8006f4a <__kernel_rem_pio2f+0x442>
 8006f3e:	b10e      	cbz	r6, 8006f44 <__kernel_rem_pio2f+0x43c>
 8006f40:	eef1 7a67 	vneg.f32	s15, s15
 8006f44:	edc7 7a00 	vstr	s15, [r7]
 8006f48:	e7b2      	b.n	8006eb0 <__kernel_rem_pio2f+0x3a8>
 8006f4a:	ed33 7a01 	vldmdb	r3!, {s14}
 8006f4e:	3c01      	subs	r4, #1
 8006f50:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006f54:	e7f1      	b.n	8006f3a <__kernel_rem_pio2f+0x432>
 8006f56:	ed73 7a01 	vldmdb	r3!, {s15}
 8006f5a:	3a01      	subs	r2, #1
 8006f5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006f60:	e7d2      	b.n	8006f08 <__kernel_rem_pio2f+0x400>
 8006f62:	eef0 7a47 	vmov.f32	s15, s14
 8006f66:	e7d4      	b.n	8006f12 <__kernel_rem_pio2f+0x40a>
 8006f68:	ecb2 7a01 	vldmia	r2!, {s14}
 8006f6c:	3301      	adds	r3, #1
 8006f6e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006f72:	e7d6      	b.n	8006f22 <__kernel_rem_pio2f+0x41a>
 8006f74:	ed72 7a01 	vldmdb	r2!, {s15}
 8006f78:	edd2 6a01 	vldr	s13, [r2, #4]
 8006f7c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006f80:	3801      	subs	r0, #1
 8006f82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006f86:	ed82 7a00 	vstr	s14, [r2]
 8006f8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f8e:	edc2 7a01 	vstr	s15, [r2, #4]
 8006f92:	e79c      	b.n	8006ece <__kernel_rem_pio2f+0x3c6>
 8006f94:	ed73 7a01 	vldmdb	r3!, {s15}
 8006f98:	edd3 6a01 	vldr	s13, [r3, #4]
 8006f9c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006fa0:	3a01      	subs	r2, #1
 8006fa2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006fa6:	ed83 7a00 	vstr	s14, [r3]
 8006faa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fae:	edc3 7a01 	vstr	s15, [r3, #4]
 8006fb2:	e78f      	b.n	8006ed4 <__kernel_rem_pio2f+0x3cc>
 8006fb4:	ed33 7a01 	vldmdb	r3!, {s14}
 8006fb8:	3c01      	subs	r4, #1
 8006fba:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006fbe:	e78f      	b.n	8006ee0 <__kernel_rem_pio2f+0x3d8>
 8006fc0:	eef1 6a66 	vneg.f32	s13, s13
 8006fc4:	eeb1 7a47 	vneg.f32	s14, s14
 8006fc8:	edc7 6a00 	vstr	s13, [r7]
 8006fcc:	ed87 7a01 	vstr	s14, [r7, #4]
 8006fd0:	eef1 7a67 	vneg.f32	s15, s15
 8006fd4:	e790      	b.n	8006ef8 <__kernel_rem_pio2f+0x3f0>
 8006fd6:	bf00      	nop

08006fd8 <scalbnf>:
 8006fd8:	ee10 3a10 	vmov	r3, s0
 8006fdc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8006fe0:	d02b      	beq.n	800703a <scalbnf+0x62>
 8006fe2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8006fe6:	d302      	bcc.n	8006fee <scalbnf+0x16>
 8006fe8:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006fec:	4770      	bx	lr
 8006fee:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8006ff2:	d123      	bne.n	800703c <scalbnf+0x64>
 8006ff4:	4b24      	ldr	r3, [pc, #144]	@ (8007088 <scalbnf+0xb0>)
 8006ff6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800708c <scalbnf+0xb4>
 8006ffa:	4298      	cmp	r0, r3
 8006ffc:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007000:	db17      	blt.n	8007032 <scalbnf+0x5a>
 8007002:	ee10 3a10 	vmov	r3, s0
 8007006:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800700a:	3a19      	subs	r2, #25
 800700c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8007010:	4288      	cmp	r0, r1
 8007012:	dd15      	ble.n	8007040 <scalbnf+0x68>
 8007014:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8007090 <scalbnf+0xb8>
 8007018:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8007094 <scalbnf+0xbc>
 800701c:	ee10 3a10 	vmov	r3, s0
 8007020:	eeb0 7a67 	vmov.f32	s14, s15
 8007024:	2b00      	cmp	r3, #0
 8007026:	bfb8      	it	lt
 8007028:	eef0 7a66 	vmovlt.f32	s15, s13
 800702c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8007030:	4770      	bx	lr
 8007032:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8007098 <scalbnf+0xc0>
 8007036:	ee27 0a80 	vmul.f32	s0, s15, s0
 800703a:	4770      	bx	lr
 800703c:	0dd2      	lsrs	r2, r2, #23
 800703e:	e7e5      	b.n	800700c <scalbnf+0x34>
 8007040:	4410      	add	r0, r2
 8007042:	28fe      	cmp	r0, #254	@ 0xfe
 8007044:	dce6      	bgt.n	8007014 <scalbnf+0x3c>
 8007046:	2800      	cmp	r0, #0
 8007048:	dd06      	ble.n	8007058 <scalbnf+0x80>
 800704a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800704e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8007052:	ee00 3a10 	vmov	s0, r3
 8007056:	4770      	bx	lr
 8007058:	f110 0f16 	cmn.w	r0, #22
 800705c:	da09      	bge.n	8007072 <scalbnf+0x9a>
 800705e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8007098 <scalbnf+0xc0>
 8007062:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800709c <scalbnf+0xc4>
 8007066:	ee10 3a10 	vmov	r3, s0
 800706a:	eeb0 7a67 	vmov.f32	s14, s15
 800706e:	2b00      	cmp	r3, #0
 8007070:	e7d9      	b.n	8007026 <scalbnf+0x4e>
 8007072:	3019      	adds	r0, #25
 8007074:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007078:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800707c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80070a0 <scalbnf+0xc8>
 8007080:	ee07 3a90 	vmov	s15, r3
 8007084:	e7d7      	b.n	8007036 <scalbnf+0x5e>
 8007086:	bf00      	nop
 8007088:	ffff3cb0 	.word	0xffff3cb0
 800708c:	4c000000 	.word	0x4c000000
 8007090:	7149f2ca 	.word	0x7149f2ca
 8007094:	f149f2ca 	.word	0xf149f2ca
 8007098:	0da24260 	.word	0x0da24260
 800709c:	8da24260 	.word	0x8da24260
 80070a0:	33000000 	.word	0x33000000

080070a4 <floorf>:
 80070a4:	ee10 3a10 	vmov	r3, s0
 80070a8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80070ac:	3a7f      	subs	r2, #127	@ 0x7f
 80070ae:	2a16      	cmp	r2, #22
 80070b0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80070b4:	dc2b      	bgt.n	800710e <floorf+0x6a>
 80070b6:	2a00      	cmp	r2, #0
 80070b8:	da12      	bge.n	80070e0 <floorf+0x3c>
 80070ba:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8007120 <floorf+0x7c>
 80070be:	ee30 0a27 	vadd.f32	s0, s0, s15
 80070c2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80070c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070ca:	dd06      	ble.n	80070da <floorf+0x36>
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	da24      	bge.n	800711a <floorf+0x76>
 80070d0:	2900      	cmp	r1, #0
 80070d2:	4b14      	ldr	r3, [pc, #80]	@ (8007124 <floorf+0x80>)
 80070d4:	bf08      	it	eq
 80070d6:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80070da:	ee00 3a10 	vmov	s0, r3
 80070de:	4770      	bx	lr
 80070e0:	4911      	ldr	r1, [pc, #68]	@ (8007128 <floorf+0x84>)
 80070e2:	4111      	asrs	r1, r2
 80070e4:	420b      	tst	r3, r1
 80070e6:	d0fa      	beq.n	80070de <floorf+0x3a>
 80070e8:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8007120 <floorf+0x7c>
 80070ec:	ee30 0a27 	vadd.f32	s0, s0, s15
 80070f0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80070f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070f8:	ddef      	ble.n	80070da <floorf+0x36>
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	bfbe      	ittt	lt
 80070fe:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8007102:	fa40 f202 	asrlt.w	r2, r0, r2
 8007106:	189b      	addlt	r3, r3, r2
 8007108:	ea23 0301 	bic.w	r3, r3, r1
 800710c:	e7e5      	b.n	80070da <floorf+0x36>
 800710e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8007112:	d3e4      	bcc.n	80070de <floorf+0x3a>
 8007114:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007118:	4770      	bx	lr
 800711a:	2300      	movs	r3, #0
 800711c:	e7dd      	b.n	80070da <floorf+0x36>
 800711e:	bf00      	nop
 8007120:	7149f2ca 	.word	0x7149f2ca
 8007124:	bf800000 	.word	0xbf800000
 8007128:	007fffff 	.word	0x007fffff

0800712c <_init>:
 800712c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800712e:	bf00      	nop
 8007130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007132:	bc08      	pop	{r3}
 8007134:	469e      	mov	lr, r3
 8007136:	4770      	bx	lr

08007138 <_fini>:
 8007138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800713a:	bf00      	nop
 800713c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800713e:	bc08      	pop	{r3}
 8007140:	469e      	mov	lr, r3
 8007142:	4770      	bx	lr
