# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../OX_SCPU.gen/sources_1/ip/ROM_B/sim/ROM_B.v" \
"../../../../OX_SCPU.gen/sources_1/ip/RAM_B_1/sim/RAM_B.v" \
"../../../../OX_SCPU.gen/sources_1/ip/DataPath_0_8/src/MUX2T1_32_0/src/MUX2T1_32.v" \
"../../../../OX_SCPU.gen/sources_1/ip/DataPath_0_8/src/MUX2T1_32_0/sim/MUX2T1_32_0.v" \
"../../../../OX_SCPU.gen/sources_1/ip/DataPath_0_8/src/ALU.v" \
"../../../../OX_SCPU.gen/sources_1/ip/DataPath_0_8/src/ImmGen.v" \
"../../../../OX_SCPU.gen/sources_1/ip/DataPath_0_8/src/MUX4T1_32.v" \
"../../../../OX_SCPU.gen/sources_1/ip/DataPath_0_8/src/REG32.v" \
"../../../../OX_SCPU.gen/sources_1/ip/DataPath_0_8/src/regs.v" \
"../../../../OX_SCPU.gen/sources_1/ip/DataPath_0_8/src/DataPath.v" \
"../../../../OX_SCPU.gen/sources_1/ip/DataPath_0_8/sim/DataPath_0.v" \
"../../../../OX_SCPU.srcs/sources_1/new/SCPU.v" \
"../../../../OX_SCPU.srcs/sources_1/new/SCPU_ctrl.v" \
"../../../../../OExp04_IP2CPU/OExp04_IP2CPU.srcs/sources_1/new/testbench.v" \
"../../../../../OExp04_IP2CPU/OExp04_IP2CPU.srcs/sim_1/new/testbench_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
