Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 11 Dec 2018 08:42:04 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga004.jf.intel.com (orsmga004.jf.intel.com [10.7.209.38])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 449435807A2
	for <like.xu@linux.intel.com>; Mon, 10 Dec 2018 10:50:20 -0800 (PST)
Received: from orsmga102-1.jf.intel.com (HELO mga09.intel.com) ([10.7.208.27])
  by orsmga004-1.jf.intel.com with ESMTP; 10 Dec 2018 10:50:20 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AGvo+RRQd+dZ2r1fxJkB1tRWE+9psv+yvbD5Q0YIu?=
 =?us-ascii?q?jvd0So/mwa67ZBSBt8tkgFKBZ4jH8fUM07OQ7/iwHzRYqb+681k6OKRWUBEEjc?=
 =?us-ascii?q?hE1ycBO+WiTXPBEfjxciYhF95DXlI2t1uyMExSBdqsLwaK+i764jEdAAjwOhRo?=
 =?us-ascii?q?LerpBIHSk9631+ev8JHPfglEnjWwba9xIRmssQndqtQdjJd/JKo21hbHuGZDdf?=
 =?us-ascii?q?5MxWNvK1KTnhL86dm18ZV+7SleuO8v+tBZX6nicKs2UbJXDDI9M2Ao/8LrrgXM?=
 =?us-ascii?q?TRGO5nQHTGoblAdDDhXf4xH7WpfxtTb6tvZ41SKHM8D6Uaw4VDK/5KpwVhTmlD?=
 =?us-ascii?q?kIOCI48GHPi8x/kqRboA66pxdix4LYeZyZOOZicq/Ye94RWGhPUdtLVyFZDYy8?=
 =?us-ascii?q?YYkAAeoPM+hbsYfyu0YArQO8CAeuC+7j1zFFimPo0q0hyOkhDR3K0RY8E94SrH?=
 =?us-ascii?q?jZrtP4P7oSX+Cvy6nIyC3OYelI1jfh9ofIaA0qr/aWUrNwbMXe100vFwfYhViX?=
 =?us-ascii?q?sYzqIS+V2foXs2SB6upvT+KuhHM5pAF1pjii3cMsiojPho0P0FDE8j91wIEvJd?=
 =?us-ascii?q?23UUN2Z8OvHphItyyCKYd6XsAvT3t1tConybAKo4C3cSYKxZg92hLSaeSLf5aJ?=
 =?us-ascii?q?7x7/VuucJDl4iXF+d76jghu//kutx+zzW8SxzlpGsi9In9zSun0D1xHe7NWMRO?=
 =?us-ascii?q?Fn8Ue7wzmP0hje6uFaLkAwkqrWM5ohwr8rlpoPqkTPBCD2mEPrjKOMcUUk4Oeo?=
 =?us-ascii?q?5/zmYrXguJCcK5d5hh/iPqktgMCzHPk0PwsUU2SF9+mx1Kfv8VD7TblSi/05iK?=
 =?us-ascii?q?jZsJTUJcQBoa65BhdY0p895Ba6EjeqyckXkmcZLF1bfBKLlpPmO1bTIPD+Efiw?=
 =?us-ascii?q?nU+snDBvx/DHPb3uHI/BL3fekLr5ebZ96khcyBc8zNxF5pJUDK0BL+z3WkPrqN?=
 =?us-ascii?q?PYCRo5Pheyw+bgDtV92YUeWX+VDq+eKqPSvkeE5vgzLOmUeI8VpDH9JuAh5/7v?=
 =?us-ascii?q?jn82h0URfKa03ZYMbHC4H/JmI1iWYHb2g9cBF3sKsRQ6TODwlFKCVjtTND6PWb?=
 =?us-ascii?q?kh7GQ7FJ6+FtWEAYSsm6CamiG8GJJQeyZBEF/LFH7pc4CNXbALcD6TJcl61SUJ?=
 =?us-ascii?q?UKXkR4I/2BX9iQnh1rAyK+PV/jEf54vu0cUw6+DNmBV37zFtEsmGz0mLSGd7mH?=
 =?us-ascii?q?5OQCU5i7tiq05wwUvWzK5jnvZDHsZS7f4abgBvDLP58qRWBs7/XgXZc82SAAK/?=
 =?us-ascii?q?T9C7RD08UN8169kJZUl7BpOllB+VjASwBLpAr7GXCYZ816vN03X1I44p03va2b?=
 =?us-ascii?q?NnilA3TsZLMUWih6h27Q+VAJTGxRbK3522fLgRiXaevFyIynCD6QQBCFZ9?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0ANBgAptQ5cmBHrdtBkHQIfBQeBTQKBL?=
 =?us-ascii?q?4Jig3qIeIswgg18kVmEfIFzFBgUh20iNAkNAQMBAQEBAQECARMBAQEBAQgLCwY?=
 =?us-ascii?q?bDiMMgjYFAgMaAQaCWwEBAQECAQECIAQZAQEECikBAgMBAgYBAQoLDQICIgQCA?=
 =?us-ascii?q?gMBHhIBBQEcBhMFgxyBeggBBJppPIodcHwzgnYBAQWHHwgSeYsWgVc/gRGCXTW?=
 =?us-ascii?q?IBYJXiTEKh1KPagcCgiEEjyoYkT0smHUPIYElgg4zGjB0BoI1gicXiF6FP0Exg?=
 =?us-ascii?q?QeKIYF3AQE?=
X-IPAS-Result: =?us-ascii?q?A0ANBgAptQ5cmBHrdtBkHQIfBQeBTQKBL4Jig3qIeIswgg1?=
 =?us-ascii?q?8kVmEfIFzFBgUh20iNAkNAQMBAQEBAQECARMBAQEBAQgLCwYbDiMMgjYFAgMaA?=
 =?us-ascii?q?QaCWwEBAQECAQECIAQZAQEECikBAgMBAgYBAQoLDQICIgQCAgMBHhIBBQEcBhM?=
 =?us-ascii?q?FgxyBeggBBJppPIodcHwzgnYBAQWHHwgSeYsWgVc/gRGCXTWIBYJXiTEKh1KPa?=
 =?us-ascii?q?gcCgiEEjyoYkT0smHUPIYElgg4zGjB0BoI1gicXiF6FP0ExgQeKIYF3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,339,1539673200"; 
   d="scan'208";a="56867223"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 10 Dec 2018 10:50:19 -0800
Received: from localhost ([::1]:34303 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gWQdG-0003DM-91
	for like.xu@linux.intel.com; Mon, 10 Dec 2018 13:50:18 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:37340)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gWQcv-0002e3-I8
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 13:49:58 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gWQMY-000759-1i
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 13:33:03 -0500
Received: from mail-oi1-x235.google.com ([2607:f8b0:4864:20::235]:34577)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gWQMX-0006yk-Qs
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 13:33:01 -0500
Received: by mail-oi1-x235.google.com with SMTP id h25so9843187oig.1
	for <qemu-devel@nongnu.org>; Mon, 10 Dec 2018 10:33:01 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=3XUHN2rTU10SCxhYq3i08JX/ydxwO+7GDTxouAthATM=;
	b=U4+n3yHV9pxE5BkPQhsUSAbQ3+SuxJlRFqI03HefuMeVqeU0aCb27WQzXEVqtpvJnp
	9GlV6UPXDsUJ6Jj77SivNkmtRgVqRtUPyocv+U2uYtv2QCmL2Fp5AiRhBvepDC32sRw9
	VVav+BsSgzM20/IpGsWjwYzZkG5GhaXNNELKc=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=3XUHN2rTU10SCxhYq3i08JX/ydxwO+7GDTxouAthATM=;
	b=qgz6pgKGk3vViRQiwZfWVsXiVdqAwWr+0yyaPVKozWjIqWzIloR0zUcNCIbp/opHTi
	i+q9pkiRipCJgZ9q+EUiAXBq7afjE/hhIO1DnkGokQcNJu6kx1j98QeGUhhSju1hP2MB
	CMFSsn2yBeAHKgoP3J83OQi+yb2B3w6IOspHK39qLHwd3/8y6yT8YRpTJbgub/8mJB75
	8NGximUpmn96k6W8FxWI4OCA9of/EZFzsW3WhjZj7DUp4zvV68TFmgAHxGM3zcln3gaG
	8dtzXTb81JHF4kTTBmeFlvvdWS4fWkSTCcoEKPbbXWxLZLMJQB2ze8E5+hQLdtW35tHK
	fT3w==
X-Gm-Message-State: AA+aEWZd/xTMvC+4BVkWV4VQK1FQEKxKqfEtxy8hen6PomV+uNLAKHiZ
	lT6lbUptEL1VBFL0IePinDDtHs3TBfLhoRdRo0z/tJnq
X-Google-Smtp-Source: AFSGD/W1SDXKNjMh8xdPL/4SBh7FMuLSgViNTKOnwcc1elOFUQi7Gxqf5bf//KshiEkXxqiNseAXsF7XDTaZgXRIOew=
X-Received: by 2002:aca:ed92:: with SMTP id l140mr7605460oih.112.1544466780989;
	Mon, 10 Dec 2018 10:33:00 -0800 (PST)
MIME-Version: 1.0
References: <20181210175630.30643-1-peter.maydell@linaro.org>
	<CAFEAcA8eFk79oTXmwMd0s8gVBQjf8XSaUptRkYJrgGgvdZJBcA@mail.gmail.com>
In-Reply-To: <CAFEAcA8eFk79oTXmwMd0s8gVBQjf8XSaUptRkYJrgGgvdZJBcA@mail.gmail.com>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Mon, 10 Dec 2018 18:32:49 +0000
Message-ID: <CAFEAcA8n1g4CFkOYt9+L9CmgVeE7V7BhD+K8hR0X0tQ4GJoLOg@mail.gmail.com>
To: QEMU Developers <qemu-devel@nongnu.org>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::235
Subject: Re: [Qemu-devel] [RFC] target/microblaze: Switch to
 transaction_failed hook
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "Edgar E. Iglesias" <edgar.iglesias@gmail.com>,
	"patches@linaro.org" <patches@linaro.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Mon, 10 Dec 2018 at 18:31, Peter Maydell <peter.maydell@linaro.org> wrote:
>
> On Mon, 10 Dec 2018 at 17:57, Peter Maydell <peter.maydell@linaro.org> wrote:
> >
> > Switch the microblaze target from the old unassigned_access hook
> > to the transaction_failed hook.
> >
> > The notable difference is that rather than it being called
> > for all physical memory accesses which fail (including
> > those made by DMA devices or by the gdbstub), it is only
> > called for those made by the CPU via its MMU. For
> > microblaze this makes no difference because none of the
> > target CPU code needs to make loads or stores by physical
> > address.
> >
> > Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
> > ---
> > A straightforward conversion, but tagged RFC because I don't have
> > any microblaze test images and have tested only with "make check".
> >
> >  target/microblaze/cpu.h       |  7 ++++---
> >  target/microblaze/cpu.c       |  2 +-
> >  target/microblaze/op_helper.c | 20 ++++++++++----------
> >  3 files changed, 15 insertions(+), 14 deletions(-)
> >
> > diff --git a/target/microblaze/cpu.h b/target/microblaze/cpu.h
> > index 3c4e0ba80ac..03ca91007d5 100644
> > --- a/target/microblaze/cpu.h
> > +++ b/target/microblaze/cpu.h
> > @@ -388,9 +388,10 @@ static inline void cpu_get_tb_cpu_state(CPUMBState *env, target_ulong *pc,
> >  }
> >
> >  #if !defined(CONFIG_USER_ONLY)
> > -void mb_cpu_unassigned_access(CPUState *cpu, hwaddr addr,
> > -                              bool is_write, bool is_exec, int is_asi,
> > -                              unsigned size);
> > +void mb_cpu_transaction_failed(CPUState *cs, hwaddr physaddr, vaddr addr,
> > +                               unsigned size, MMUAccessType access_type,
> > +                               int mmu_idx, MemTxAttrs attrs,
> > +                               MemTxResult response, uintptr_t retaddr);
> >  #endif
> >
> >  #endif
> > diff --git a/target/microblaze/cpu.c b/target/microblaze/cpu.c
> > index 9b546a2c18e..49876b19b38 100644
> > --- a/target/microblaze/cpu.c
> > +++ b/target/microblaze/cpu.c
> > @@ -297,7 +297,7 @@ static void mb_cpu_class_init(ObjectClass *oc, void *data)
> >  #ifdef CONFIG_USER_ONLY
> >      cc->handle_mmu_fault = mb_cpu_handle_mmu_fault;
> >  #else
> > -    cc->do_unassigned_access = mb_cpu_unassigned_access;
> > +    cc->do_transaction_failed = mb_cpu_transaction_failed;
> >      cc->get_phys_page_debug = mb_cpu_get_phys_page_debug;
> >  #endif
> >      dc->vmsd = &vmstate_mb_cpu;
> > diff --git a/target/microblaze/op_helper.c b/target/microblaze/op_helper.c
> > index 7cdbbcccaef..d25d3b626c8 100644
> > --- a/target/microblaze/op_helper.c
> > +++ b/target/microblaze/op_helper.c
> > @@ -486,18 +486,18 @@ void helper_mmu_write(CPUMBState *env, uint32_t ext, uint32_t rn, uint32_t v)
> >      mmu_write(env, ext, rn, v);
> >  }
> >
> > -void mb_cpu_unassigned_access(CPUState *cs, hwaddr addr,
> > -                              bool is_write, bool is_exec, int is_asi,
> > -                              unsigned size)
> > +void mb_cpu_transaction_failed(CPUState *cs, hwaddr physaddr, vaddr addr,
> > +                               unsigned size, MMUAccessType access_type,
> > +                               int mmu_idx, MemTxAttrs attrs,
> > +                               MemTxResult response, uintptr_t retaddr)
> >  {
> >      MicroBlazeCPU *cpu;
> >      CPUMBState *env;
> > -
> > -    qemu_log_mask(CPU_LOG_INT, "Unassigned " TARGET_FMT_plx " wr=%d exe=%d\n",
> > -             addr, is_write ? 1 : 0, is_exec ? 1 : 0);
> > -    if (cs == NULL) {
> > -        return;
> > -    }
> > +    qemu_log_mask(CPU_LOG_INT, "Transaction failed: vaddr 0x%" VADDR_PRIx
> > +                  " physaddr 0x" TARGET_FMT_plx "size %d access type %s\n",
> > +                  addr, physaddr, size,
> > +                  access_type == MMU_INST_FETCH ? "INST_FETCH" :
> > +                  (access_type == MMU_DATA_LOAD ? "DATA_LOAD" : "DATA_STORE"));
> >      cpu = MICROBLAZE_CPU(cs);
> >      env = &cpu->env;

Oops. Here there should be

    cpu_restore_state(cs, retaddr, true);

> >      if (!(env->sregs[SR_MSR] & MSR_EE)) {
> > @@ -505,7 +505,7 @@ void mb_cpu_unassigned_access(CPUState *cs, hwaddr addr,
> >      }
> >
> >      env->sregs[SR_EAR] = addr;
> > -    if (is_exec) {
> > +    if (access_type == MMU_INST_FETCH) {
> >          if ((env->pvr.regs[2] & PVR2_IOPB_BUS_EXC_MASK)) {
> >              env->sregs[SR_ESR] = ESR_EC_INSN_BUS;
> >              helper_raise_exception(env, EXCP_HW_EXCP);
> > --
> > 2.19.2

thanks
-- PMM

