

================================================================
== Vitis HLS Report for 'matmul_partition'
================================================================
* Date:           Mon Jul 21 16:25:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        component_array_partition_block_cyclic
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      547|     1083|  5.470 us|  10.830 us|  548|  1084|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 23 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dim" [../matmul_partition.cpp:24]   --->   Operation 40 'read' 'dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i32 %dim_read" [../matmul_partition.cpp:24]   --->   Operation 41 'trunc' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%A = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 42 'alloca' 'A' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%A_1 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 43 'alloca' 'A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%A_2 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 44 'alloca' 'A_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%A_3 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 45 'alloca' 'A_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%A_4 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 46 'alloca' 'A_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%A_5 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 47 'alloca' 'A_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%A_6 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 48 'alloca' 'A_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%A_7 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 49 'alloca' 'A_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%A_8 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 50 'alloca' 'A_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%A_9 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 51 'alloca' 'A_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%A_10 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 52 'alloca' 'A_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%A_11 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 53 'alloca' 'A_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%A_12 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 54 'alloca' 'A_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%A_13 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 55 'alloca' 'A_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%A_14 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 56 'alloca' 'A_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%A_15 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 57 'alloca' 'A_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%B = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 58 'alloca' 'B' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%B_1 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 59 'alloca' 'B_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%B_2 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 60 'alloca' 'B_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%B_3 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 61 'alloca' 'B_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%B_4 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 62 'alloca' 'B_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%B_5 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 63 'alloca' 'B_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%B_6 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 64 'alloca' 'B_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%B_7 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 65 'alloca' 'B_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%B_8 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 66 'alloca' 'B_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%B_9 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 67 'alloca' 'B_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%B_10 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 68 'alloca' 'B_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%B_11 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 69 'alloca' 'B_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%B_12 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 70 'alloca' 'B_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%B_13 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 71 'alloca' 'B_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%B_14 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 72 'alloca' 'B_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%B_15 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 73 'alloca' 'B_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%C = alloca i64 1" [../matmul_partition.cpp:31]   --->   Operation 74 'alloca' 'C' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (6.91ns)   --->   "%mul = mul i32 %dim_read, i32 %dim_read" [../matmul_partition.cpp:24]   --->   Operation 75 'mul' 'mul' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 76 [1/2] (6.91ns)   --->   "%mul = mul i32 %dim_read, i32 %dim_read" [../matmul_partition.cpp:24]   --->   Operation 76 'mul' 'mul' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 77 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r" [../matmul_partition.cpp:24]   --->   Operation 77 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 78 [1/1] (1.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in2" [../matmul_partition.cpp:24]   --->   Operation 78 'read' 'in2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 79 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1" [../matmul_partition.cpp:24]   --->   Operation 79 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 80 [1/1] (2.55ns)   --->   "%icmp_ln46 = icmp_sgt  i32 %mul, i32 0" [../matmul_partition.cpp:46]   --->   Operation 80 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%rep_count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rep_count" [../matmul_partition.cpp:24]   --->   Operation 81 'read' 'rep_count_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %rep_count_read" [../matmul_partition.cpp:24]   --->   Operation 82 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%spectopmodule_ln24 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [../matmul_partition.cpp:24]   --->   Operation 83 'spectopmodule' 'spectopmodule_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 256, void @empty_2, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rep_count"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rep_count, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %loop2, void %for.body.lr.ph" [../matmul_partition.cpp:46]   --->   Operation 96 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%wide_trip_count49 = zext i32 %mul" [../matmul_partition.cpp:24]   --->   Operation 97 'zext' 'wide_trip_count49' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %in1_read, i32 2, i32 63" [../matmul_partition.cpp:46]   --->   Operation 98 'partselect' 'trunc_ln' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i62 %trunc_ln" [../matmul_partition.cpp:46]   --->   Operation 99 'sext' 'sext_ln46' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln46" [../matmul_partition.cpp:46]   --->   Operation 100 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 101 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %wide_trip_count49" [../matmul_partition.cpp:46]   --->   Operation 101 'readreq' 'empty' <Predicate = (icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %in2_read, i32 2, i32 63" [../matmul_partition.cpp:57]   --->   Operation 102 'partselect' 'trunc_ln1' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 103 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %wide_trip_count49" [../matmul_partition.cpp:46]   --->   Operation 103 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 104 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %wide_trip_count49" [../matmul_partition.cpp:46]   --->   Operation 104 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 105 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %wide_trip_count49" [../matmul_partition.cpp:46]   --->   Operation 105 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 106 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %wide_trip_count49" [../matmul_partition.cpp:46]   --->   Operation 106 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 107 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %wide_trip_count49" [../matmul_partition.cpp:46]   --->   Operation 107 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 108 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %wide_trip_count49" [../matmul_partition.cpp:46]   --->   Operation 108 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 109 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %wide_trip_count49" [../matmul_partition.cpp:46]   --->   Operation 109 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 4.11>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %mul" [../matmul_partition.cpp:46]   --->   Operation 110 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [2/2] (4.11ns)   --->   "%call_ln46 = call void @matmul_partition_Pipeline_readA, i32 %gmem, i31 %trunc_ln46, i62 %trunc_ln, i32 %A_15, i32 %A_14, i32 %A_13, i32 %A_12, i32 %A_11, i32 %A_10, i32 %A_9, i32 %A_8, i32 %A_7, i32 %A_6, i32 %A_5, i32 %A_4, i32 %A_3, i32 %A_2, i32 %A_1, i32 %A, i32 %dim_read" [../matmul_partition.cpp:46]   --->   Operation 111 'call' 'call_ln46' <Predicate = true> <Delay = 4.11> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln46 = call void @matmul_partition_Pipeline_readA, i32 %gmem, i31 %trunc_ln46, i62 %trunc_ln, i32 %A_15, i32 %A_14, i32 %A_13, i32 %A_12, i32 %A_11, i32 %A_10, i32 %A_9, i32 %A_8, i32 %A_7, i32 %A_6, i32 %A_5, i32 %A_4, i32 %A_3, i32 %A_2, i32 %A_1, i32 %A, i32 %dim_read" [../matmul_partition.cpp:46]   --->   Operation 112 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i62 %trunc_ln1" [../matmul_partition.cpp:57]   --->   Operation 113 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln57" [../matmul_partition.cpp:57]   --->   Operation 114 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [8/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 %wide_trip_count49" [../matmul_partition.cpp:57]   --->   Operation 115 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 116 [7/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 %wide_trip_count49" [../matmul_partition.cpp:57]   --->   Operation 116 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 117 [6/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 %wide_trip_count49" [../matmul_partition.cpp:57]   --->   Operation 117 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 118 [5/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 %wide_trip_count49" [../matmul_partition.cpp:57]   --->   Operation 118 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 119 [4/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 %wide_trip_count49" [../matmul_partition.cpp:57]   --->   Operation 119 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 120 [3/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 %wide_trip_count49" [../matmul_partition.cpp:57]   --->   Operation 120 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 121 [2/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 %wide_trip_count49" [../matmul_partition.cpp:57]   --->   Operation 121 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 122 [1/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 %wide_trip_count49" [../matmul_partition.cpp:57]   --->   Operation 122 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 123 [2/2] (0.00ns)   --->   "%call_ln46 = call void @matmul_partition_Pipeline_readB, i32 %gmem, i31 %trunc_ln46, i62 %trunc_ln1, i32 %B_15, i32 %B_14, i32 %B_13, i32 %B_12, i32 %B_11, i32 %B_10, i32 %B_9, i32 %B_8, i32 %B_7, i32 %B_6, i32 %B_5, i32 %B_4, i32 %B_3, i32 %B_2, i32 %B_1, i32 %B, i32 %dim_read" [../matmul_partition.cpp:46]   --->   Operation 123 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 3.28>
ST_23 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln46 = call void @matmul_partition_Pipeline_readB, i32 %gmem, i31 %trunc_ln46, i62 %trunc_ln1, i32 %B_15, i32 %B_14, i32 %B_13, i32 %B_12, i32 %B_11, i32 %B_10, i32 %B_9, i32 %B_8, i32 %B_7, i32 %B_6, i32 %B_5, i32 %B_4, i32 %B_3, i32 %B_2, i32 %B_1, i32 %B, i32 %dim_read" [../matmul_partition.cpp:46]   --->   Operation 124 'call' 'call_ln46' <Predicate = (icmp_ln46)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop2"   --->   Operation 125 'br' 'br_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_23 : Operation 126 [1/1] (2.55ns)   --->   "%empty_26 = icmp_sgt  i32 %dim_read, i32 0" [../matmul_partition.cpp:24]   --->   Operation 126 'icmp' 'empty_26' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 127 [1/1] (0.73ns)   --->   "%smax = select i1 %empty_26, i31 %trunc_ln24_1, i31 0" [../matmul_partition.cpp:24]   --->   Operation 127 'select' 'smax' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 128 [1/1] (2.55ns)   --->   "%empty_27 = icmp_sgt  i32 %rep_count_read, i32 0" [../matmul_partition.cpp:24]   --->   Operation 128 'icmp' 'empty_27' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 129 [1/1] (0.73ns)   --->   "%smax2 = select i1 %empty_27, i31 %trunc_ln24, i31 0" [../matmul_partition.cpp:24]   --->   Operation 129 'select' 'smax2' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_r_read, i32 2, i32 63" [../matmul_partition.cpp:91]   --->   Operation 130 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 6.91>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%smax_cast = zext i31 %smax" [../matmul_partition.cpp:24]   --->   Operation 131 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%dim_cast28 = zext i32 %dim_read" [../matmul_partition.cpp:24]   --->   Operation 132 'zext' 'dim_cast28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 133 [2/2] (6.91ns)   --->   "%bound = mul i63 %smax_cast, i63 %dim_cast28" [../matmul_partition.cpp:24]   --->   Operation 133 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.91>
ST_25 : Operation 134 [1/2] (6.91ns)   --->   "%bound = mul i63 %smax_cast, i63 %dim_cast28" [../matmul_partition.cpp:24]   --->   Operation 134 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.91>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%smax2_cast = zext i31 %smax2" [../matmul_partition.cpp:24]   --->   Operation 135 'zext' 'smax2_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "%bound_cast = zext i63 %bound" [../matmul_partition.cpp:24]   --->   Operation 136 'zext' 'bound_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 137 [5/5] (6.91ns)   --->   "%bound6 = mul i94 %smax2_cast, i94 %bound_cast" [../matmul_partition.cpp:24]   --->   Operation 137 'mul' 'bound6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.91>
ST_27 : Operation 138 [4/5] (6.91ns)   --->   "%bound6 = mul i94 %smax2_cast, i94 %bound_cast" [../matmul_partition.cpp:24]   --->   Operation 138 'mul' 'bound6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.91>
ST_28 : Operation 139 [3/5] (6.91ns)   --->   "%bound6 = mul i94 %smax2_cast, i94 %bound_cast" [../matmul_partition.cpp:24]   --->   Operation 139 'mul' 'bound6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.91>
ST_29 : Operation 140 [2/5] (6.91ns)   --->   "%bound6 = mul i94 %smax2_cast, i94 %bound_cast" [../matmul_partition.cpp:24]   --->   Operation 140 'mul' 'bound6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.91>
ST_30 : Operation 141 [1/5] (6.91ns)   --->   "%bound6 = mul i94 %smax2_cast, i94 %bound_cast" [../matmul_partition.cpp:24]   --->   Operation 141 'mul' 'bound6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 0.73>
ST_31 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln24 = call void @matmul_partition_Pipeline_loop2_lreorder1_lreorder2, i32 %dim_read, i94 %bound6, i63 %bound, i32 %A, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7, i32 %A_8, i32 %A_9, i32 %A_10, i32 %A_11, i32 %A_12, i32 %A_13, i32 %A_14, i32 %A_15, i32 %B, i32 %B_1, i32 %B_2, i32 %B_3, i32 %B_4, i32 %B_5, i32 %B_6, i32 %B_7, i32 %B_8, i32 %B_9, i32 %B_10, i32 %B_11, i32 %B_12, i32 %B_13, i32 %B_14, i32 %B_15, i32 %C" [../matmul_partition.cpp:24]   --->   Operation 142 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_31 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i32 %mul" [../matmul_partition.cpp:91]   --->   Operation 143 'trunc' 'trunc_ln91' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_31 : Operation 144 [1/1] (0.73ns)   --->   "%empty_28 = select i1 %icmp_ln46, i31 %trunc_ln91, i31 0" [../matmul_partition.cpp:46]   --->   Operation 144 'select' 'empty_28' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln24 = call void @matmul_partition_Pipeline_loop2_lreorder1_lreorder2, i32 %dim_read, i94 %bound6, i63 %bound, i32 %A, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7, i32 %A_8, i32 %A_9, i32 %A_10, i32 %A_11, i32 %A_12, i32 %A_13, i32 %A_14, i32 %A_15, i32 %B, i32 %B_1, i32 %B_2, i32 %B_3, i32 %B_4, i32 %B_5, i32 %B_6, i32 %B_7, i32 %B_8, i32 %B_9, i32 %B_10, i32 %B_11, i32 %B_12, i32 %B_13, i32 %B_14, i32 %B_15, i32 %C" [../matmul_partition.cpp:24]   --->   Operation 145 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_32 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i62 %trunc_ln5" [../matmul_partition.cpp:91]   --->   Operation 146 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 147 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln91" [../matmul_partition.cpp:91]   --->   Operation 147 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i31 %empty_28" [../matmul_partition.cpp:91]   --->   Operation 148 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 149 [1/1] (7.30ns)   --->   "%empty_29 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i64 %zext_ln91" [../matmul_partition.cpp:91]   --->   Operation 149 'writereq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 4.14>
ST_33 : Operation 150 [2/2] (4.14ns)   --->   "%call_ln24 = call void @matmul_partition_Pipeline_writeC, i32 %gmem, i32 %mul, i62 %trunc_ln5, i32 %dim_read, i32 %C" [../matmul_partition.cpp:24]   --->   Operation 150 'call' 'call_ln24' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln24 = call void @matmul_partition_Pipeline_writeC, i32 %gmem, i32 %mul, i62 %trunc_ln5, i32 %dim_read, i32 %C" [../matmul_partition.cpp:24]   --->   Operation 151 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 152 [5/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../matmul_partition.cpp:99]   --->   Operation 152 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 153 [4/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../matmul_partition.cpp:99]   --->   Operation 153 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 154 [3/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../matmul_partition.cpp:99]   --->   Operation 154 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 155 [2/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../matmul_partition.cpp:99]   --->   Operation 155 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 156 [1/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../matmul_partition.cpp:99]   --->   Operation 156 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln99 = ret" [../matmul_partition.cpp:99]   --->   Operation 157 'ret' 'ret_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.912ns
The critical path consists of the following:
	wire read operation ('dim_read', ../matmul_partition.cpp:24) on port 'dim' (../matmul_partition.cpp:24) [8]  (0.000 ns)
	'mul' operation 32 bit ('mul', ../matmul_partition.cpp:24) [60]  (6.912 ns)

 <State 2>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul', ../matmul_partition.cpp:24) [60]  (6.912 ns)

 <State 3>: 2.552ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln46', ../matmul_partition.cpp:46) [61]  (2.552 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../matmul_partition.cpp:46) on port 'gmem' (../matmul_partition.cpp:46) [69]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../matmul_partition.cpp:46) on port 'gmem' (../matmul_partition.cpp:46) [69]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../matmul_partition.cpp:46) on port 'gmem' (../matmul_partition.cpp:46) [69]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../matmul_partition.cpp:46) on port 'gmem' (../matmul_partition.cpp:46) [69]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../matmul_partition.cpp:46) on port 'gmem' (../matmul_partition.cpp:46) [69]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../matmul_partition.cpp:46) on port 'gmem' (../matmul_partition.cpp:46) [69]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../matmul_partition.cpp:46) on port 'gmem' (../matmul_partition.cpp:46) [69]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../matmul_partition.cpp:46) on port 'gmem' (../matmul_partition.cpp:46) [69]  (7.300 ns)

 <State 12>: 4.110ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln46', ../matmul_partition.cpp:46) to 'matmul_partition_Pipeline_readA' [70]  (4.110 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr_1', ../matmul_partition.cpp:57) [73]  (0.000 ns)
	bus request operation ('empty_25', ../matmul_partition.cpp:57) on port 'gmem' (../matmul_partition.cpp:57) [74]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_25', ../matmul_partition.cpp:57) on port 'gmem' (../matmul_partition.cpp:57) [74]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_25', ../matmul_partition.cpp:57) on port 'gmem' (../matmul_partition.cpp:57) [74]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_25', ../matmul_partition.cpp:57) on port 'gmem' (../matmul_partition.cpp:57) [74]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_25', ../matmul_partition.cpp:57) on port 'gmem' (../matmul_partition.cpp:57) [74]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_25', ../matmul_partition.cpp:57) on port 'gmem' (../matmul_partition.cpp:57) [74]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_25', ../matmul_partition.cpp:57) on port 'gmem' (../matmul_partition.cpp:57) [74]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_25', ../matmul_partition.cpp:57) on port 'gmem' (../matmul_partition.cpp:57) [74]  (7.300 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 3.285ns
The critical path consists of the following:
	'icmp' operation 1 bit ('empty_26', ../matmul_partition.cpp:24) [78]  (2.552 ns)
	'select' operation 31 bit ('smax', ../matmul_partition.cpp:24) [79]  (0.733 ns)

 <State 24>: 6.912ns
The critical path consists of the following:
	'mul' operation 63 bit ('bound', ../matmul_partition.cpp:24) [82]  (6.912 ns)

 <State 25>: 6.912ns
The critical path consists of the following:
	'mul' operation 63 bit ('bound', ../matmul_partition.cpp:24) [82]  (6.912 ns)

 <State 26>: 6.918ns
The critical path consists of the following:
	'mul' operation 94 bit ('bound6', ../matmul_partition.cpp:24) [87]  (6.918 ns)

 <State 27>: 6.918ns
The critical path consists of the following:
	'mul' operation 94 bit ('bound6', ../matmul_partition.cpp:24) [87]  (6.918 ns)

 <State 28>: 6.918ns
The critical path consists of the following:
	'mul' operation 94 bit ('bound6', ../matmul_partition.cpp:24) [87]  (6.918 ns)

 <State 29>: 6.918ns
The critical path consists of the following:
	'mul' operation 94 bit ('bound6', ../matmul_partition.cpp:24) [87]  (6.918 ns)

 <State 30>: 6.918ns
The critical path consists of the following:
	'mul' operation 94 bit ('bound6', ../matmul_partition.cpp:24) [87]  (6.918 ns)

 <State 31>: 0.733ns
The critical path consists of the following:
	'select' operation 31 bit ('empty_28', ../matmul_partition.cpp:46) [93]  (0.733 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr_2', ../matmul_partition.cpp:91) [92]  (0.000 ns)
	bus request operation ('empty_29', ../matmul_partition.cpp:91) on port 'gmem' (../matmul_partition.cpp:91) [95]  (7.300 ns)

 <State 33>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln24', ../matmul_partition.cpp:24) to 'matmul_partition_Pipeline_writeC' [96]  (4.140 ns)

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', ../matmul_partition.cpp:99) on port 'gmem' (../matmul_partition.cpp:99) [97]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', ../matmul_partition.cpp:99) on port 'gmem' (../matmul_partition.cpp:99) [97]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', ../matmul_partition.cpp:99) on port 'gmem' (../matmul_partition.cpp:99) [97]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', ../matmul_partition.cpp:99) on port 'gmem' (../matmul_partition.cpp:99) [97]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', ../matmul_partition.cpp:99) on port 'gmem' (../matmul_partition.cpp:99) [97]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
