{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:sld_hub_inst " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:sld_hub_inst" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "" 0 2 1371654168323 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 2 1371654168323 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Performing gate-level register retiming" {  } {  } 0 13086 "Performing gate-level register retiming" 0 0 "" 0 2 1371654168417 ""}
{ "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "16 " "Not allowed to move 16 registers" { { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "1 " "Not allowed to move at least 1 registers because they are in a sequence of registers directly fed by input pins" {  } {  } 0 13094 "Not allowed to move at least %1!d! registers because they are in a sequence of registers directly fed by input pins" 0 0 "" 0 2 1371654168463 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_OUTPUT_DETAILS" "15 " "Not allowed to move at least 15 registers because they feed output pins directly" {  } {  } 0 13095 "Not allowed to move at least %1!d! registers because they feed output pins directly" 0 0 "" 0 2 1371654168463 ""}  } {  } 0 13093 "Not allowed to move %1!d! registers" 0 0 "" 0 2 1371654168463 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "1 " "The Quartus II software applied gate-level register retiming to 1 clock domains" { { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "sld_hub:sld_hub_inst\|jsm_tck 4 1 50 " "The Quartus II software applied gate-level register retiming to clock \"sld_hub:sld_hub_inst\|jsm_tck\": created 4 new registers, removed 1 registers, left 50 registers untouched" {  } {  } 0 13092 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 2 1371654168463 ""}  } {  } 0 13089 "The Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0 2 1371654168463 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "" 0 2 1371654168479 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 2 1371654168557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 2 1371654168573 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 2 1371654168573 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 2 1371654168573 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 2 1371654168573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 2 1371654168588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 17:02:48 2013 " "Processing ended: Wed Jun 19 17:02:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 2 1371654168588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 2 1371654168588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 2 1371654168588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 2 1371654168588 ""}
