b739073af44e ("clk: renesas: rzg2l-cpg: Move PM domain power on in rzg2l_cpg_pd_setup()")
0c8a59b3113e ("clk: renesas: rzg2l: Extend power domain support")
3702cff6d938 ("clk: renesas: rzg2l: Don't assume all CPG_MOD clocks support PM")
c82009584edb ("clk: renesas: rzg2l: Fix typo in struct rzg2l_cpg_priv kerneldoc")
8090bea32484 ("clk: renesas: rzg2l: Add support for RZ/V2M reset monitor reg")
63804400f2a5 ("clk: renesas: rzg2l: Make use of CLK_MON registers optional")
46bb3e15e8c7 ("clk: renesas: rzg2l: Add DSI divider clk support")
6cc859cae9aa ("clk: renesas: rzg2l: Add PLL5_4 clk mux support")
1561380ee72f ("clk: renesas: rzg2l: Add FOUTPOSTDIV clk support")
c8b088224c25 ("clk: renesas: Add support for RZ/G2UL SoC")
a1bcf50a99dd ("clk: renesas: rzg2l-cpg: Add support for RZ/V2L SoC")
b289cdecc7c3 ("clk: renesas: r9a07g044: Update multiplier and divider values for PLL2/3")
f0b62b0bbedc ("clk: renesas: r9a07g044: Add GPU clock and reset entries")
7ef9c45a23a9 ("clk: renesas: r9a07g044: Add mux and divider for G clock")
98ee8b2f66eb ("clk: renesas: r9a07g044: Rename CLK_PLL3_DIV4 macro")
33b22d9c3272 ("clk: renesas: r9a07g044: Add TSU clock and reset entry")
33748744f15a ("clk: renesas: rzg2l: propagate return value of_genpd_add_provider_simple()")
27527a3d3b16 ("clk: renesas: rzg2l: Check return value of pm_genpd_init()")
e7d960cd6afd ("clk: renesas: r9a07g044: Add RSPI clock and reset entries")
d6dabaf67897 ("clk: renesas: r9a07g044: Change core clock "I" from DEF_FIXED->DEF_DIV")
