read -sv run_verilog_mid/adder_32b_10_65_1db6c9220eb3ca800cdc086f92091461.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_65_1db6c9220eb3ca800cdc086f92091461_yosys.v
