# RISC-V-CPU-Simulator
 Developed a RISC-V ISA pipelined processor with a memory controller, simulating Fetch, Decode, Execute, Memory, Write-Back written entirely in C; implemented three different cache models for load, store, and R-type instructions

[Project Spec](https://docs.google.com/document/d/1fu1jSU8TCRW3tOWTEUeeprHgjqMdPBwlP5GtYAAk7DQ/edit)
