============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Mar 14 2021  05:42:14 pm
  Module:                 picorv32
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-443 ps) Setup Check with Pin reg_next_pc_reg[31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -443                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g571/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g634/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g594/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g595/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68268/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70336/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[31]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: VIOLATED (-443 ps) Setup Check with Pin reg_next_pc_reg[30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -443                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g570/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g629/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g621/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g622/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68266/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70333/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[30]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: VIOLATED (-443 ps) Setup Check with Pin reg_next_pc_reg[29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -443                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g569/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g630/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g606/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g607/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68264/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70332/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[29]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: VIOLATED (-443 ps) Setup Check with Pin reg_next_pc_reg[28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -443                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g568/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g623/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g612/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g613/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68262/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70330/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[28]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: VIOLATED (-443 ps) Setup Check with Pin reg_next_pc_reg[27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -443                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g567/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g625/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g618/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g619/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68260/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70329/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[27]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: VIOLATED (-443 ps) Setup Check with Pin reg_next_pc_reg[26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -443                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g566/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g631/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g600/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g601/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68258/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70327/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[26]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: VIOLATED (-443 ps) Setup Check with Pin reg_next_pc_reg[25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -443                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g565/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g624/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g615/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g616/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68256/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70326/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[25]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: VIOLATED (-443 ps) Setup Check with Pin reg_next_pc_reg[24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -443                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g668/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g633/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g609/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g610/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68254/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70324/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[24]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: VIOLATED (-443 ps) Setup Check with Pin reg_next_pc_reg[23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -443                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g661/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g627/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g603/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g604/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68252/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70323/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[23]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: VIOLATED (-443 ps) Setup Check with Pin reg_next_pc_reg[22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -443                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g654/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g635/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g597/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g598/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68250/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70319/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[22]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: VIOLATED (-443 ps) Setup Check with Pin reg_next_pc_reg[21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -443                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g647/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g628/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g591/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g592/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68248/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70317/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[21]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: VIOLATED (-443 ps) Setup Check with Pin reg_next_pc_reg[20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -443                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g564/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g626/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g588/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g589/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68246/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70315/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[20]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: VIOLATED (-443 ps) Setup Check with Pin reg_next_pc_reg[19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -443                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g563/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g636/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g585/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g586/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68244/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70316/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[19]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: VIOLATED (-443 ps) Setup Check with Pin reg_next_pc_reg[18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -443                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g641/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g632/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g582/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g583/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68242/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70318/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[18]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: VIOLATED (-443 ps) Setup Check with Pin reg_next_pc_reg[17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    -443                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g639/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g329/z (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     493    (-,-) 
  add_1564_33_Y_add_1555_32/g579/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     508    (-,-) 
  add_1564_33_Y_add_1555_32/g580/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     524    (-,-) 
  g68240/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     540    (-,-) 
  g70322/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     555    (-,-) 
  reg_next_pc_reg[17]/d            -       -       R     unmapped_d_flop        1     -     -     0     555    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: VIOLATED (-408 ps) Setup Check with Pin reg_next_pc_reg[16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     520                  
             Slack:=    -408                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g691/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g677/z (u)     in_0->z F     unmapped_complex2     17  68.0     0    45     458    (-,-) 
  add_1564_33_Y_add_1555_32/g645/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     474    (-,-) 
  add_1564_33_Y_add_1555_32/g646/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     489    (-,-) 
  g68270/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     504    (-,-) 
  g70338/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     520    (-,-) 
  reg_next_pc_reg[16]/d            -       -       R     unmapped_d_flop        1     -     -     0     520    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: VIOLATED (-386 ps) Setup Check with Pin reg_op1_reg[31]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -386                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g572/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1143/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1112/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1113/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g59726/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g59492/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g71358/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g59298/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[31]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: VIOLATED (-386 ps) Setup Check with Pin reg_op1_reg[30]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -386                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g571/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1138/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1118/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1119/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g59723/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g59497/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g71357/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g59297/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[30]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: VIOLATED (-386 ps) Setup Check with Pin reg_op1_reg[29]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -386                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g570/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1147/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1124/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1125/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g59702/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g59532/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g71367/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g59321/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[29]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: VIOLATED (-386 ps) Setup Check with Pin reg_op1_reg[28]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -386                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g569/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1149/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1130/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1131/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g59714/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g59512/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g71354/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g59294/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[28]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: VIOLATED (-386 ps) Setup Check with Pin reg_op1_reg[27]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -386                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g568/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1146/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1136/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1137/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g59732/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g59482/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g71360/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g59300/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[27]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: VIOLATED (-386 ps) Setup Check with Pin reg_op1_reg[26]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -386                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g567/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1150/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1097/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1098/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g59750/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g59509/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g71363/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g59303/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[26]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: VIOLATED (-386 ps) Setup Check with Pin reg_op1_reg[25]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -386                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g566/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1144/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1103/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1104/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g59729/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g59487/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g71359/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g59299/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[25]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: VIOLATED (-386 ps) Setup Check with Pin reg_op1_reg[24]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -386                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g1181/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1141/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1109/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1110/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g59744/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g59474/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g71361/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g59301/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[24]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: VIOLATED (-386 ps) Setup Check with Pin reg_op1_reg[23]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -386                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g1180/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1142/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1121/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1122/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g59711/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g59517/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g71353/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g59293/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[23]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: VIOLATED (-386 ps) Setup Check with Pin reg_op1_reg[22]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -386                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g1158/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1139/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1133/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1134/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g59708/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g59522/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g71352/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g59292/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[22]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: VIOLATED (-386 ps) Setup Check with Pin reg_op1_reg[21]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -386                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g1156/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1151/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1127/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1128/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g59717/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g59638/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g71355/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g59295/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[21]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: VIOLATED (-386 ps) Setup Check with Pin reg_op1_reg[20]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -386                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g565/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1148/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1115/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1116/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g59699/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g59541/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g71421/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g59269/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[20]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: VIOLATED (-386 ps) Setup Check with Pin reg_op1_reg[19]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -386                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g564/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1145/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1094/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1095/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g59705/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g59527/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g71366/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g59320/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[19]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: VIOLATED (-386 ps) Setup Check with Pin reg_op1_reg[18]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -386                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g1155/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     385    (-,-) 
  add_1864_26/g1140/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     405    (-,-) 
  add_1864_26/g1106/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1107/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g59720/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g59502/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g71356/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g59296/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[18]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: VIOLATED (-386 ps) Setup Check with Pin reg_op1_reg[17]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     498                  
             Slack:=    -386                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g1157/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     385    (-,-) 
  add_1864_26/g329/z  (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     405    (-,-) 
  add_1864_26/g1100/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     420    (-,-) 
  add_1864_26/g1101/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     436    (-,-) 
  g59747/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     451    (-,-) 
  g59494/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     467    (-,-) 
  g71362/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     482    (-,-) 
  g59302/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     498    (-,-) 
  reg_op1_reg[17]/d   -       -       R     unmapped_d_flop        1    -     -     0     498    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: VIOLATED (-382 ps) Setup Check with Pin reg_next_pc_reg[15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -382                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g700/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g678/z (u)     in_1->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g649/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g650/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g68373/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g70343/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[15]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: VIOLATED (-382 ps) Setup Check with Pin reg_next_pc_reg[14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -382                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g712/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g679/z (u)     in_1->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g652/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g653/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g68371/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g70341/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[14]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: VIOLATED (-382 ps) Setup Check with Pin reg_next_pc_reg[13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -382                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g702/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g680/z (u)     in_1->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g656/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g657/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g68369/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g70340/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[13]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: VIOLATED (-382 ps) Setup Check with Pin reg_next_pc_reg[12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -382                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g550/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g687/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g659/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g660/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g68381/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g70339/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[12]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: VIOLATED (-382 ps) Setup Check with Pin reg_next_pc_reg[11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -382                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g549/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g682/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g663/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g664/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g68375/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g70345/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[11]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: VIOLATED (-382 ps) Setup Check with Pin reg_next_pc_reg[10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -382                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g698/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g683/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g666/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g667/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g68379/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g70342/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[10]/d            -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: VIOLATED (-382 ps) Setup Check with Pin reg_next_pc_reg[9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    -382                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g713/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g270/z (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     432    (-,-) 
  add_1564_33_Y_add_1555_32/g670/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     448    (-,-) 
  add_1564_33_Y_add_1555_32/g671/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     464    (-,-) 
  g68377/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     479    (-,-) 
  g70344/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     494    (-,-) 
  reg_next_pc_reg[9]/d             -       -       R     unmapped_d_flop        1     -     -     0     494    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: VIOLATED (-376 ps) Setup Check with Pin alu_out_q_reg[31]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -376                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g669/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1239/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1211/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1212/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g71588/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g70088/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g64121/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[31]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: VIOLATED (-376 ps) Setup Check with Pin alu_out_q_reg[30]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -376                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g668/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1241/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1223/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1224/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g71598/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g70093/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g64180/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[30]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: VIOLATED (-376 ps) Setup Check with Pin alu_out_q_reg[29]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -376                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g667/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1242/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1229/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1230/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g71596/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g70092/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g64170/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[29]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: VIOLATED (-376 ps) Setup Check with Pin alu_out_q_reg[28]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -376                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g666/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1243/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1214/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1215/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g71594/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g70091/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g64162/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[28]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: VIOLATED (-376 ps) Setup Check with Pin alu_out_q_reg[27]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -376                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g665/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1245/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1232/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1233/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g71592/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g70090/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g64146/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[27]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: VIOLATED (-376 ps) Setup Check with Pin alu_out_q_reg[26]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -376                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g664/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1249/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1226/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1227/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g71590/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g70089/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g64135/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[26]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: VIOLATED (-376 ps) Setup Check with Pin alu_out_q_reg[25]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -376                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g663/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1250/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1220/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1221/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g71576/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g70081/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g64060/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[25]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: VIOLATED (-376 ps) Setup Check with Pin alu_out_q_reg[24]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -376                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g1262/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1238/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1235/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1236/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g71600/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g64541/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g70264/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[24]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: VIOLATED (-376 ps) Setup Check with Pin alu_out_q_reg[23]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -376                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g1251/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1240/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1208/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1209/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g71574/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g70080/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g64047/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[23]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: VIOLATED (-376 ps) Setup Check with Pin alu_out_q_reg[22]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -376                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g1270/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1244/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1202/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1203/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g71586/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g70087/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g64113/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[22]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: VIOLATED (-376 ps) Setup Check with Pin alu_out_q_reg[21]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -376                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g1252/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1237/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1199/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1200/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g71584/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g70086/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g64102/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[21]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: VIOLATED (-376 ps) Setup Check with Pin alu_out_q_reg[20]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -376                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g662/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1246/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1196/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1197/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g71599/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g64531/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g70265/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[20]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 51: VIOLATED (-376 ps) Setup Check with Pin alu_out_q_reg[19]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -376                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g661/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1248/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1193/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1194/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g71582/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g70085/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g64087/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[19]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 52: VIOLATED (-376 ps) Setup Check with Pin alu_out_q_reg[18]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -376                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g1277/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     391    (-,-) 
  sub_1235_38_g1247/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1205/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1206/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g71580/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g70084/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g64079/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[18]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 53: VIOLATED (-376 ps) Setup Check with Pin alu_out_q_reg[17]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    -376                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g1266/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     391    (-,-) 
  sub_1235_38_g362/z  (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     411    (-,-) 
  sub_1235_38_g1217/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     426    (-,-) 
  sub_1235_38_g1218/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     442    (-,-) 
  g71578/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     457    (-,-) 
  g70082/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     473    (-,-) 
  g64068/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     488    (-,-) 
  alu_out_q_reg[17]/d -       -       R     unmapped_d_flop        1    -     -     0     488    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 54: VIOLATED (-358 ps) Setup Check with Pin latched_store_reg/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[19]/clk
          Clock: (R) clk
       Endpoint: (R) latched_store_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     470                  
             Slack:=    -358                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[19]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[19]/q   (u)     clk->q  F     unmapped_d_flop       15 56.3     0   142     142    (-,-) 
  g39772/z            (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     171    (-,-) 
  g69168/z            (u)     in_1->z R     unmapped_nand2         5 21.0     0    28     199    (-,-) 
  g67999/z            (u)     in_1->z R     unmapped_or2           2  8.4     0    20     218    (-,-) 
  g66570/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     234    (-,-) 
  g65468/z            (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     253    (-,-) 
  g64204/z            (u)     in_0->z R     unmapped_or2           1  4.2     0    16     269    (-,-) 
  g70346/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     284    (-,-) 
  g61534/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     300    (-,-) 
  g60576/z            (u)     in_0->z F     unmapped_or2           2  8.0     0    20     319    (-,-) 
  g59615/z            (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     339    (-,-) 
  g59396/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     354    (-,-) 
  g59353/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     370    (-,-) 
  g59329/z            (u)     in_1->z R     unmapped_complex2      3 12.6     0    22     392    (-,-) 
  g59270/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     408    (-,-) 
  g71422/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     423    (-,-) 
  g59264/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     439    (-,-) 
  g59258/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     454    (-,-) 
  g59257/z            (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     470    (-,-) 
  latched_store_reg/d -       -       R     unmapped_d_flop        1    -     -     0     470    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 55: VIOLATED (-351 ps) Setup Check with Pin reg_op1_reg[16]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     463                  
             Slack:=    -351                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1864_26/g1424/z (u)     in_0->z F     unmapped_or2           2  8.0     0    20     168    (-,-) 
  add_1864_26/g1362/z (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     184    (-,-) 
  add_1864_26/g70/z   (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     209    (-,-) 
  add_1864_26/g1276/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     225    (-,-) 
  add_1864_26/g1263/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     256    (-,-) 
  add_1864_26/g537/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     271    (-,-) 
  add_1864_26/g1231/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     309    (-,-) 
  add_1864_26/g1213/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     325    (-,-) 
  add_1864_26/g1189/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     370    (-,-) 
  add_1864_26/g1160/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     385    (-,-) 
  add_1864_26/g1161/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     401    (-,-) 
  g59753/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     416    (-,-) 
  g59529/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     432    (-,-) 
  g71364/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     447    (-,-) 
  g59304/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     463    (-,-) 
  reg_op1_reg[16]/d   -       -       R     unmapped_d_flop        1    -     -     0     463    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 56: VIOLATED (-349 ps) Setup Check with Pin decoder_trigger_reg/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[19]/clk
          Clock: (R) clk
       Endpoint: (R) decoder_trigger_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     461                  
             Slack:=    -349                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_op1_reg[19]/clk   -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[19]/q     (u)     clk->q  R     unmapped_d_flop       15 59.1     0   142     142    (-,-) 
  g39772/z              (u)     in_0->z R     unmapped_complex2      5 21.0     0    28     171    (-,-) 
  g69168/z              (u)     in_1->z F     unmapped_nand2         5 20.0     0    28     199    (-,-) 
  g67999/z              (u)     in_1->z F     unmapped_or2           2  8.0     0    20     218    (-,-) 
  g66570/z              (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     234    (-,-) 
  g65468/z              (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     253    (-,-) 
  g64204/z              (u)     in_0->z F     unmapped_or2           1  4.0     0    16     269    (-,-) 
  g70346/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     284    (-,-) 
  g61534/z              (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     300    (-,-) 
  g60576/z              (u)     in_0->z R     unmapped_or2           2  8.4     0    20     319    (-,-) 
  g59615/z              (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     339    (-,-) 
  g59396/z              (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     354    (-,-) 
  g59353/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     370    (-,-) 
  g59329/z              (u)     in_1->z F     unmapped_complex2      3 12.0     0    22     392    (-,-) 
  g59288/z              (u)     in_1->z F     unmapped_or2           3 12.0     0    22     414    (-,-) 
  g42127/z              (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     430    (-,-) 
  g71425/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     445    (-,-) 
  g71426/z              (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     461    (-,-) 
  decoder_trigger_reg/d -       -       R     unmapped_d_flop        1    -     -     0     461    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 57: VIOLATED (-347 ps) Setup Check with Pin reg_next_pc_reg[8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     460                  
             Slack:=    -347                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g531/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g718/z (u)     in_0->z F     unmapped_complex2     10  40.0     0    38     398    (-,-) 
  add_1564_33_Y_add_1555_32/g693/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     413    (-,-) 
  add_1564_33_Y_add_1555_32/g694/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     428    (-,-) 
  g68183/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     444    (-,-) 
  g70337/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     460    (-,-) 
  reg_next_pc_reg[8]/d             -       -       R     unmapped_d_flop        1     -     -     0     460    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 58: VIOLATED (-341 ps) Setup Check with Pin alu_out_q_reg[16]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     453                  
             Slack:=    -341                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1310/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1291/z (u)     in_0->z F     unmapped_complex2     17 68.0     0    45     376    (-,-) 
  sub_1235_38_g1254/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     391    (-,-) 
  sub_1235_38_g1255/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     407    (-,-) 
  g33560/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     422    (-,-) 
  g33308/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     438    (-,-) 
  g33282/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     453    (-,-) 
  alu_out_q_reg[16]/d -       -       R     unmapped_d_flop        1    -     -     0     453    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 59: VIOLATED (-338 ps) Setup Check with Pin reg_out_reg[31]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -338                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g574/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g637/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g597/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g598/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33622/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33249/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33239/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[31]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 60: VIOLATED (-338 ps) Setup Check with Pin reg_out_reg[30]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -338                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g573/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g632/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g624/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g625/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33632/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33250/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33238/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[30]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 61: VIOLATED (-338 ps) Setup Check with Pin reg_out_reg[29]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -338                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g572/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g633/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g609/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g610/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33642/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33252/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33237/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[29]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 62: VIOLATED (-338 ps) Setup Check with Pin reg_out_reg[28]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -338                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g571/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g626/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g615/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g616/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33699/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33257/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33231/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[28]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 63: VIOLATED (-338 ps) Setup Check with Pin reg_out_reg[27]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -338                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g570/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g628/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g621/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g622/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33683/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33261/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33233/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[27]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 64: VIOLATED (-338 ps) Setup Check with Pin reg_out_reg[26]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -338                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g569/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g634/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g603/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g604/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33716/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33253/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33229/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[26]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 65: VIOLATED (-338 ps) Setup Check with Pin reg_out_reg[25]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -338                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g568/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g627/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g618/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g619/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33652/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33256/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33236/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[25]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 66: VIOLATED (-338 ps) Setup Check with Pin reg_out_reg[24]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -338                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g671/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g636/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g612/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g613/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33725/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33251/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33228/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[24]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 67: VIOLATED (-338 ps) Setup Check with Pin reg_out_reg[23]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -338                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g664/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g630/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g606/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g607/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33675/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33260/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33234/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[23]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 68: VIOLATED (-338 ps) Setup Check with Pin reg_out_reg[22]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -338                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g657/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g638/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g600/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g601/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33662/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33258/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33235/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[22]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 69: VIOLATED (-338 ps) Setup Check with Pin reg_out_reg[21]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -338                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g650/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g631/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g594/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g595/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33692/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33259/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33232/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[21]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 70: VIOLATED (-338 ps) Setup Check with Pin reg_out_reg[20]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -338                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g567/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g629/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g591/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g592/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33613/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33248/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33240/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[20]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 71: VIOLATED (-338 ps) Setup Check with Pin reg_out_reg[19]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -338                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g566/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g639/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g588/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g589/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33707/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33255/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33230/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[19]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 72: VIOLATED (-338 ps) Setup Check with Pin reg_out_reg[18]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -338                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g644/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     353    (-,-) 
  add_1801_23/g635/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     373    (-,-) 
  add_1801_23/g585/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g586/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33645/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33245/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33227/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[18]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 73: VIOLATED (-338 ps) Setup Check with Pin reg_out_reg[17]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    -338                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g642/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     353    (-,-) 
  add_1801_23/g329/z (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     373    (-,-) 
  add_1801_23/g582/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     388    (-,-) 
  add_1801_23/g583/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     404    (-,-) 
  g33624/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     419    (-,-) 
  g33246/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     435    (-,-) 
  g33226/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     450    (-,-) 
  reg_out_reg[17]/d  -       -       R     unmapped_d_flop        1    -     -     0     450    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 74: VIOLATED (-333 ps) Setup Check with Pin mem_do_rinst_reg/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[19]/clk
          Clock: (R) clk
       Endpoint: (R) mem_do_rinst_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     445                  
             Slack:=    -333                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[19]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[19]/q   (u)     clk->q  F     unmapped_d_flop       15 56.3     0   142     142    (-,-) 
  g39772/z            (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     171    (-,-) 
  g69168/z            (u)     in_1->z R     unmapped_nand2         5 21.0     0    28     199    (-,-) 
  g67999/z            (u)     in_1->z R     unmapped_or2           2  8.4     0    20     218    (-,-) 
  g66570/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     234    (-,-) 
  g65468/z            (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     253    (-,-) 
  g64204/z            (u)     in_0->z R     unmapped_or2           1  4.2     0    16     269    (-,-) 
  g70346/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     284    (-,-) 
  g61534/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     300    (-,-) 
  g60576/z            (u)     in_0->z F     unmapped_or2           2  8.0     0    20     319    (-,-) 
  g59615/z            (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     339    (-,-) 
  g59396/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     354    (-,-) 
  g59353/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     370    (-,-) 
  g59329/z            (u)     in_1->z R     unmapped_complex2      3 12.6     0    22     392    (-,-) 
  g59288/z            (u)     in_1->z R     unmapped_or2           3 12.6     0    22     414    (-,-) 
  g71423/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     430    (-,-) 
  g59260/z            (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     445    (-,-) 
  mem_do_rinst_reg/d  -       -       R     unmapped_d_flop        1    -     -     0     445    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 75: VIOLATED (-333 ps) Setup Check with Pin alu_out_q_reg[0]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[19]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     445                  
             Slack:=    -333                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[19]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[19]/q   (u)     clk->q  F     unmapped_d_flop       15 56.3     0   142     142    (-,-) 
  g39772/z            (u)     in_0->z F     unmapped_complex2      5 20.0     0    28     171    (-,-) 
  g69168/z            (u)     in_1->z R     unmapped_nand2         5 21.0     0    28     199    (-,-) 
  g67999/z            (u)     in_1->z R     unmapped_or2           2  8.4     0    20     218    (-,-) 
  g66570/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     234    (-,-) 
  g65468/z            (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     253    (-,-) 
  g64204/z            (u)     in_0->z R     unmapped_or2           1  4.2     0    16     269    (-,-) 
  g70346/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     284    (-,-) 
  g61534/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     300    (-,-) 
  g60576/z            (u)     in_0->z F     unmapped_or2           2  8.0     0    20     319    (-,-) 
  g59615/z            (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     339    (-,-) 
  g59396/z            (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     354    (-,-) 
  g59353/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     370    (-,-) 
  g59329/z            (u)     in_1->z R     unmapped_complex2      3 12.6     0    22     392    (-,-) 
  g59288/z            (u)     in_1->z R     unmapped_or2           3 12.6     0    22     414    (-,-) 
  g59265/z            (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     430    (-,-) 
  g59261/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     445    (-,-) 
  alu_out_q_reg[0]/d  -       -       R     unmapped_d_flop        1    -     -     0     445    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 76: VIOLATED (-329 ps) Setup Check with Pin reg_next_pc_reg[7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     441                  
             Slack:=    -329                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g530/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g721/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     379    (-,-) 
  add_1564_33_Y_add_1555_32/g689/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     394    (-,-) 
  add_1564_33_Y_add_1555_32/g690/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     410    (-,-) 
  g68030/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     426    (-,-) 
  g70335/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     441    (-,-) 
  reg_next_pc_reg[7]/d             -       -       R     unmapped_d_flop        1     -     -     0     441    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 77: VIOLATED (-329 ps) Setup Check with Pin reg_next_pc_reg[6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     441                  
             Slack:=    -329                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g744/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g722/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     379    (-,-) 
  add_1564_33_Y_add_1555_32/g710/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     394    (-,-) 
  add_1564_33_Y_add_1555_32/g711/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     410    (-,-) 
  g67988/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     426    (-,-) 
  g70328/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     441    (-,-) 
  reg_next_pc_reg[6]/d             -       -       R     unmapped_d_flop        1     -     -     0     441    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 78: VIOLATED (-329 ps) Setup Check with Pin reg_next_pc_reg[5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     441                  
             Slack:=    -329                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g725/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g208/z (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     379    (-,-) 
  add_1564_33_Y_add_1555_32/g706/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     394    (-,-) 
  add_1564_33_Y_add_1555_32/g707/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     410    (-,-) 
  g68008/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     426    (-,-) 
  g70331/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     441    (-,-) 
  reg_next_pc_reg[5]/d             -       -       R     unmapped_d_flop        1     -     -     0     441    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 79: VIOLATED (-326 ps) Setup Check with Pin latched_branch_reg/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[19]/clk
          Clock: (R) clk
       Endpoint: (R) latched_branch_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     439                  
             Slack:=    -326                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  reg_op1_reg[19]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[19]/q    (u)     clk->q  R     unmapped_d_flop       15 59.1     0   142     142    (-,-) 
  g39772/z             (u)     in_0->z R     unmapped_complex2      5 21.0     0    28     171    (-,-) 
  g69168/z             (u)     in_1->z F     unmapped_nand2         5 20.0     0    28     199    (-,-) 
  g67999/z             (u)     in_1->z F     unmapped_or2           2  8.0     0    20     218    (-,-) 
  g66570/z             (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     234    (-,-) 
  g65468/z             (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     253    (-,-) 
  g64204/z             (u)     in_0->z F     unmapped_or2           1  4.0     0    16     269    (-,-) 
  g70346/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     284    (-,-) 
  g61534/z             (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     300    (-,-) 
  g60576/z             (u)     in_0->z R     unmapped_or2           2  8.4     0    20     319    (-,-) 
  g59616/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     335    (-,-) 
  g59392/z             (u)     in_0->z R     unmapped_complex2      2  8.4     0    20     354    (-,-) 
  g59347/z             (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     370    (-,-) 
  g59310/z             (u)     in_1->z R     unmapped_nand2         3 12.6     0    22     392    (-,-) 
  g59285/z             (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     408    (-,-) 
  g71424/z             (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     423    (-,-) 
  g59262/z             (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     439    (-,-) 
  latched_branch_reg/d -       -       R     unmapped_d_flop        1    -     -     0     439    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 80: VIOLATED (-325 ps) Setup Check with Pin reg_op1_reg[15]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -325                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g63433/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g63035/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g62095/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g59649/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g59307/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g59286/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[15]/d -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 81: VIOLATED (-325 ps) Setup Check with Pin reg_op1_reg[14]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -325                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g63433/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g63035/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g62095/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g59646/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g59308/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g59289/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[14]/d -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 82: VIOLATED (-325 ps) Setup Check with Pin reg_op1_reg[13]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -325                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g63433/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g63035/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g62095/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g59639/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g59324/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g59282/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[13]/d -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 83: VIOLATED (-325 ps) Setup Check with Pin reg_op1_reg[12]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -325                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g63433/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g63035/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g62095/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g59641/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g59325/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g59280/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[12]/d -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 84: VIOLATED (-325 ps) Setup Check with Pin reg_op1_reg[11]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -325                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g63433/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g63035/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g62095/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g59647/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g59306/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g59284/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[11]/d -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 85: VIOLATED (-325 ps) Setup Check with Pin reg_op1_reg[10]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -325                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g63433/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g63035/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g62095/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g59643/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g59305/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g59277/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[10]/d -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 86: VIOLATED (-325 ps) Setup Check with Pin reg_op1_reg[9]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -325                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g63433/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g63035/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g62095/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g59654/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g59313/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g59275/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[9]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 87: VIOLATED (-325 ps) Setup Check with Pin reg_op1_reg[8]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -325                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g63433/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g63035/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g62095/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g59669/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g59316/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g59279/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[8]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 88: VIOLATED (-325 ps) Setup Check with Pin reg_op1_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -325                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g63433/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g63035/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g62095/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g59663/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g59314/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g59276/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[7]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 89: VIOLATED (-325 ps) Setup Check with Pin reg_op1_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -325                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g63433/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g63035/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g62095/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g59651/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g59309/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g59290/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[6]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 90: VIOLATED (-325 ps) Setup Check with Pin reg_op1_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -325                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g63433/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g63035/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g62095/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g59655/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g59311/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g59291/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[5]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 91: VIOLATED (-325 ps) Setup Check with Pin reg_op1_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -325                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g63433/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g63035/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g62095/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g59657/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g59312/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g59272/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[4]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 92: VIOLATED (-325 ps) Setup Check with Pin reg_op1_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -325                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g63433/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g63035/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g62095/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g59687/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g59319/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g59287/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[3]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 93: VIOLATED (-325 ps) Setup Check with Pin reg_op1_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -325                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g63433/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g63035/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g62095/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g59681/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g59318/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g59283/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[2]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 94: VIOLATED (-325 ps) Setup Check with Pin reg_op1_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=    -325                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z          (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z          (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z          (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g63433/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  g63035/z          (u)     in_1->z R     unmapped_or2          38 159.6     0    56     337    (-,-) 
  g62095/z          (u)     in_1->z F     unmapped_nand2        31 124.0     0    54     391    (-,-) 
  g59675/z          (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     406    (-,-) 
  g59317/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     422    (-,-) 
  g59281/z          (u)     in_1->z R     unmapped_or2           1   4.2     0    16     437    (-,-) 
  reg_op1_reg[1]/d  -       -       R     unmapped_d_flop        1     -     -     0     437    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 95: VIOLATED (-316 ps) Setup Check with Pin alu_out_q_reg[15]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    -316                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1306/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1293/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     350    (-,-) 
  sub_1235_38_g1257/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     366    (-,-) 
  sub_1235_38_g1258/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     381    (-,-) 
  g33539/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     397    (-,-) 
  g33301/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     412    (-,-) 
  g33285/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     428    (-,-) 
  alu_out_q_reg[15]/d -       -       R     unmapped_d_flop        1    -     -     0     428    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 96: VIOLATED (-316 ps) Setup Check with Pin alu_out_q_reg[14]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    -316                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1312/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1287/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     350    (-,-) 
  sub_1235_38_g1260/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     366    (-,-) 
  sub_1235_38_g1261/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     381    (-,-) 
  g71567/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     397    (-,-) 
  g65499/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     412    (-,-) 
  g70268/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     428    (-,-) 
  alu_out_q_reg[14]/d -       -       R     unmapped_d_flop        1    -     -     0     428    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 97: VIOLATED (-316 ps) Setup Check with Pin alu_out_q_reg[13]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    -316                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1319/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1292/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     350    (-,-) 
  sub_1235_38_g1264/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     366    (-,-) 
  sub_1235_38_g1265/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     381    (-,-) 
  g33493/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     397    (-,-) 
  g33311/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     412    (-,-) 
  g33284/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     428    (-,-) 
  alu_out_q_reg[13]/d -       -       R     unmapped_d_flop        1    -     -     0     428    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 98: VIOLATED (-316 ps) Setup Check with Pin alu_out_q_reg[12]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    -316                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g652/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1289/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     350    (-,-) 
  sub_1235_38_g1268/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     366    (-,-) 
  sub_1235_38_g1269/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     381    (-,-) 
  g71566/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     397    (-,-) 
  g65490/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     412    (-,-) 
  g70267/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     428    (-,-) 
  alu_out_q_reg[12]/d -       -       R     unmapped_d_flop        1    -     -     0     428    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 99: VIOLATED (-316 ps) Setup Check with Pin alu_out_q_reg[11]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    -316                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g651/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1294/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     350    (-,-) 
  sub_1235_38_g1272/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     366    (-,-) 
  sub_1235_38_g1273/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     381    (-,-) 
  g71568/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     397    (-,-) 
  g65502/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     412    (-,-) 
  g70269/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     428    (-,-) 
  alu_out_q_reg[11]/d -       -       R     unmapped_d_flop        1    -     -     0     428    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 100: VIOLATED (-316 ps) Setup Check with Pin alu_out_q_reg[10]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    -316                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1311/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     331    (-,-) 
  sub_1235_38_g1285/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     350    (-,-) 
  sub_1235_38_g1275/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     366    (-,-) 
  sub_1235_38_g1276/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     381    (-,-) 
  g33603/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     397    (-,-) 
  g33292/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     412    (-,-) 
  g33283/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     428    (-,-) 
  alu_out_q_reg[10]/d -       -       R     unmapped_d_flop        1    -     -     0     428    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 101: VIOLATED (-316 ps) Setup Check with Pin alu_out_q_reg[9]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    -316                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1315/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     331    (-,-) 
  sub_1235_38_g303/z  (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     350    (-,-) 
  sub_1235_38_g1279/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     366    (-,-) 
  sub_1235_38_g1280/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     381    (-,-) 
  g71565/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     397    (-,-) 
  g65474/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     412    (-,-) 
  g70266/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     428    (-,-) 
  alu_out_q_reg[9]/d  -       -       R     unmapped_d_flop        1    -     -     0     428    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 102: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[31]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59722/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71390/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[31]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 103: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[30]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59737/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71384/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[30]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 104: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[29]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59683/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71383/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[29]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 105: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[28]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59689/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71391/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[28]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 106: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[27]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59695/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71400/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[27]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 107: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[26]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59704/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71397/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[26]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 108: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[25]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59707/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71396/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[25]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 109: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[24]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59710/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71395/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[24]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 110: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[23]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59719/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71392/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[23]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 111: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[22]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59725/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71389/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[22]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 112: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[21]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59680/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71377/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[21]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 113: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[20]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59686/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71387/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[20]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 114: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[19]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59692/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71401/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[19]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 115: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[18]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59698/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71399/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[18]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 116: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[17]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59713/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71394/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[17]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 117: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[16]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59716/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71393/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[16]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 118: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[15]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59728/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71388/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[15]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 119: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[14]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59731/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71386/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[14]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 120: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[13]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59701/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71398/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[13]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 121: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[12]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59743/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71381/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[12]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 122: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[11]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59677/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71376/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[11]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 123: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[10]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59734/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71385/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[10]/d      -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 124: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[9]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59740/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71382/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[9]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 125: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[8]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59746/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71380/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[8]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 126: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[7]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59749/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71379/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[7]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 127: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[6]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59752/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71378/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[6]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 128: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[5]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59674/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71375/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[5]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 129: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[4]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59662/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71372/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[4]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 130: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[3]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59665/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71371/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[3]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 131: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[2]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59668/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71370/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[2]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 132: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[1]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59659/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71373/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[1]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 133: VIOLATED (-308 ps) Setup Check with Pin reg_op2_reg[0]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -308                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  F     unmapped_d_flop       34 136.0     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     249    (-,-) 
  g63354/z               (u)     in_0->z R     unmapped_complex2      6  25.2     0    31     280    (-,-) 
  g63073/z               (u)     in_1->z R     unmapped_or2          33 138.6     0    55     335    (-,-) 
  g70361/z               (u)     in_0->z F     unmapped_complex2     32 128.0     0    54     390    (-,-) 
  g59671/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     405    (-,-) 
  g71374/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     420    (-,-) 
  reg_op2_reg[0]/d       -       -       R     unmapped_d_flop        1     -     -     0     420    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 134: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70417/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59839/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 135: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70429/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59851/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 136: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70452/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59874/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 137: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70464/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59886/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 138: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70486/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59908/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 139: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70552/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59974/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 140: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70570/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59992/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 141: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70533/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59955/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 142: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70598/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60020/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 143: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70521/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59943/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 144: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70516/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59938/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 145: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70668/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60091/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 146: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70510/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59932/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 147: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70686/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60110/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 148: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70665/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60088/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 149: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70499/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59921/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 150: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70637/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60060/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 151: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70370/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59792/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 152: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70575/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59997/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 153: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70548/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59970/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 154: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70394/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59816/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 155: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70657/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60080/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 156: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70483/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59905/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 157: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70476/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59898/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 158: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70485/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59907/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 159: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70459/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59881/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 160: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70413/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59835/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 161: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70414/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59836/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 162: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70631/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60054/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 163: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70426/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59848/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 164: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70517/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59939/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 165: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[31][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63081/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61727/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60531/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[31][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 166: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70801/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60225/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 167: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71102/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60526/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 168: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71106/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60530/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 169: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70977/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60401/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 170: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71101/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60525/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 171: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70965/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60389/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 172: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70920/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60344/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 173: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71002/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60426/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 174: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70773/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60197/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 175: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70766/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60190/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 176: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71093/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60517/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 177: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70976/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60400/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 178: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70742/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60166/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 179: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70800/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60224/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 180: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70792/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60216/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 181: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71058/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60482/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 182: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71024/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60448/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 183: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70869/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60293/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 184: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70898/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60322/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 185: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70817/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60241/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 186: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71060/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60484/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 187: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70802/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60226/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 188: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70761/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60185/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 189: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70978/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60402/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 190: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70895/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60319/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 191: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70838/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60262/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 192: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70803/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60227/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 193: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70979/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60403/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 194: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70870/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60294/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 195: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71090/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60514/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 196: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70804/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60228/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 197: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[30][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62931/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61693/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60543/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[30][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 198: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70441/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59863/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 199: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70443/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59865/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 200: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70450/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59872/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 201: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70455/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59877/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 202: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70457/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59879/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 203: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70463/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59885/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 204: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70467/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59889/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 205: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70474/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59896/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 206: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70405/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59827/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 207: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70603/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60026/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 208: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70488/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59910/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 209: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70493/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59915/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 210: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70501/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59923/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 211: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70543/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59965/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 212: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70545/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59967/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 213: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70555/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59977/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 214: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70556/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59978/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 215: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70559/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59981/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 216: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70535/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59957/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 217: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70416/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59838/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 218: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70576/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59998/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 219: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70490/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59912/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 220: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70591/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60013/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 221: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70586/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60008/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 222: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70527/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59949/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 223: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70685/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60109/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 224: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70599/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60022/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 225: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70524/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59946/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 226: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70587/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60009/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 227: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70649/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60072/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 228: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70632/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60055/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 229: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[29][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63045/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61705/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60539/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[29][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 230: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70945/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60369/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 231: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70861/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60285/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 232: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71059/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60483/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 233: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70981/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60405/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 234: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70876/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60300/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 235: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71022/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60446/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 236: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70951/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60375/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 237: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71089/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60513/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 238: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70835/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60259/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 239: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70878/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60302/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 240: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70825/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60249/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 241: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71073/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60497/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 242: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70855/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60279/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 243: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71055/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60479/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 244: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70999/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60423/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 245: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70824/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60248/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 246: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70822/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60246/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 247: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70993/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60417/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 248: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70852/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60276/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 249: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70875/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60299/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 250: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70984/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60408/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 251: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71068/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60492/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 252: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70871/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60295/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 253: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70892/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60316/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 254: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70899/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60323/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 255: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70887/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60311/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 256: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70839/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60263/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 257: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70858/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60282/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 258: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70867/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60291/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 259: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71086/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60510/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 260: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71032/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60456/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 261: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[28][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62970/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61660/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60554/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[28][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 262: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70515/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59937/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 263: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70629/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60052/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 264: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70645/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60068/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 265: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70666/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60089/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 266: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70671/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60094/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 267: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70667/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60090/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 268: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70669/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60092/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 269: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70674/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60097/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 270: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70625/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60048/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 271: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70681/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60104/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 272: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70677/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60100/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 273: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70537/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59959/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 274: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70684/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60107/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 275: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70690/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60114/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 276: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70504/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59926/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 277: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70503/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59925/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 278: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70658/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60081/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 279: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70691/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60115/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 280: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70701/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60125/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 281: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70697/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60121/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 282: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70636/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60059/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 283: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70696/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60120/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 284: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70618/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60041/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 285: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70725/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60149/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 286: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70616/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60039/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 287: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70719/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60143/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 288: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70706/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60130/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 289: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70711/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60135/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 290: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70369/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59791/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 291: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70372/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59794/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 292: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70580/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60002/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 293: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[27][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63091/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61710/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60537/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[27][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 294: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70747/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60171/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 295: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70922/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60346/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 296: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70928/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60352/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 297: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70924/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60348/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 298: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70748/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60172/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 299: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70933/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60357/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 300: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70749/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60173/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 301: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71105/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60529/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 302: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70750/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60174/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 303: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70925/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60349/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 304: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70926/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60350/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 305: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70751/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60175/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 306: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70752/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60176/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 307: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70929/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60353/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 308: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70927/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60351/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 309: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70930/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60354/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 310: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70919/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60343/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 311: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70917/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60341/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 312: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70931/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60355/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 313: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70932/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60356/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 314: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70753/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60177/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 315: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70934/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60358/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 316: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70935/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60359/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 317: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70936/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60360/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 318: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70754/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60178/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 319: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70916/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60340/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 320: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70755/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60179/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 321: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70937/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60361/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 322: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70756/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60180/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 323: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70980/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60404/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 324: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70938/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60362/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 325: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[26][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63021/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61669/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60551/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[26][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 326: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70382/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59804/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 327: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70385/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59807/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 328: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70568/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59990/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 329: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70574/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59996/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 330: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70393/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59815/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 331: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70702/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60126/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 332: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70563/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59985/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 333: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70562/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59984/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 334: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70395/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59817/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 335: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70396/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59818/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 336: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70397/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59819/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 337: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70398/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59820/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 338: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70400/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59822/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 339: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70722/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60146/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 340: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70403/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59825/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 341: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70487/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59909/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 342: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70407/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59829/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 343: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70418/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59840/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 344: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70480/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59902/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 345: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70462/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59884/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 346: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70468/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59890/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 347: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70406/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59828/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 348: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70475/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59897/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 349: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70498/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59920/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 350: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70408/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59830/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 351: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70409/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59831/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 352: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70410/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59832/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 353: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70411/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59833/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 354: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70554/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59976/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 355: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70623/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60046/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 356: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70438/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59860/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 357: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[25][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63271/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63078/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61722/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60533/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[25][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 358: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70757/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60181/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 359: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70915/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60339/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 360: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70940/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60364/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 361: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70939/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60363/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 362: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70758/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60182/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 363: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70941/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60365/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 364: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70759/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60183/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 365: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70942/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60366/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 366: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70760/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60184/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 367: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70914/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60338/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 368: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70740/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60164/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 369: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70943/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60367/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 370: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70764/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60188/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 371: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70762/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60186/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 372: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70763/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60187/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 373: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71092/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60516/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 374: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70765/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60189/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 375: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70944/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60368/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 376: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70767/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60191/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 377: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70946/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60370/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 378: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70768/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60192/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 379: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70947/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60371/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 380: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70769/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60193/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 381: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70948/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60372/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 382: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70771/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60195/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 383: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70949/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60373/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 384: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70772/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60196/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 385: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70950/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60374/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 386: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70774/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60198/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 387: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70952/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60376/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 388: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70775/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60199/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 389: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[24][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63229/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62932/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61690/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60544/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[24][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 390: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70449/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59871/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 391: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70447/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59869/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 392: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70444/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59866/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 393: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70634/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60057/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 394: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70436/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59858/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 395: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70549/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59971/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 396: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70435/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59857/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 397: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70431/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59853/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 398: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70428/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59850/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 399: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70427/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59849/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 400: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70473/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59895/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 401: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70420/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59842/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 402: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70422/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59844/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 403: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70424/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59846/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 404: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70423/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59845/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 405: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70425/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59847/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 406: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70451/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59873/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 407: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70430/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59852/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 408: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70433/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59855/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 409: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70434/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59856/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 410: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70437/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59859/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 411: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70439/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59861/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 412: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70440/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59862/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 413: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70432/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59854/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 414: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70442/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59864/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 415: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70445/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59867/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 416: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70446/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59868/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 417: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70448/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59870/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 418: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70415/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59837/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 419: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70453/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59875/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 420: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70454/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59876/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 421: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[23][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63040/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61719/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60534/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[23][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 422: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70776/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60200/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 423: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70953/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60377/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 424: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70954/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60378/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 425: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70955/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60379/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 426: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70777/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60201/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 427: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70913/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60337/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 428: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70956/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60380/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 429: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70912/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60336/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 430: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70778/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60202/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 431: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70957/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60381/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 432: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70958/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60382/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 433: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70959/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60383/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 434: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70960/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60384/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 435: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70961/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60385/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 436: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70779/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60203/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 437: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70780/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60204/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 438: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70781/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60205/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 439: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70962/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60386/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 440: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70963/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60387/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 441: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70964/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60388/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 442: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70782/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60206/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 443: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70783/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60207/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 444: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71096/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60520/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 445: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71095/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60519/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 446: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70797/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60221/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 447: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70911/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60335/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 448: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70966/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60390/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 449: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70784/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60208/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 450: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70785/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60209/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 451: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70967/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60391/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 452: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70910/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60334/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 453: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[22][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63011/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61666/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60552/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[22][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 454: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70456/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59878/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 455: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70458/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59880/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 456: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70460/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59882/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 457: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70412/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59834/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 458: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70461/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59883/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 459: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70465/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59887/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 460: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70466/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59888/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 461: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70469/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59891/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 462: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70470/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59892/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 463: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70471/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59893/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 464: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70472/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59894/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 465: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70489/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59911/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 466: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70477/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59899/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 467: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70478/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59900/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 468: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70421/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59843/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 469: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70404/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59826/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 470: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70482/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59904/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 471: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70484/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59906/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 472: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70723/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60147/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 473: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70714/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60138/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 474: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70481/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59903/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 475: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70491/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59913/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 476: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70494/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59916/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 477: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70495/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59917/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 478: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70402/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59824/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 479: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70497/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59919/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 480: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70566/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59988/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 481: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70551/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59973/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 482: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70399/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59821/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 483: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70542/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59964/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 484: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70541/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59963/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 485: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[21][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63060/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61713/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60536/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[21][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 486: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70786/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60210/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 487: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70968/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60392/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 488: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70969/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60393/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 489: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70787/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60211/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 490: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70788/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60212/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 491: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71094/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60518/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 492: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70741/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60165/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 493: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71104/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60528/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 494: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70789/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60213/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 495: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70921/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60345/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 496: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70791/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60215/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 497: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70970/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60394/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 498: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70893/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60317/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 499: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70989/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60413/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 500: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70793/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60217/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 501: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70971/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60395/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 502: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70745/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60169/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 503: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70973/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60397/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 504: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71098/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60522/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 505: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70972/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60396/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 506: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70794/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60218/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 507: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70974/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60398/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 508: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70897/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60321/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 509: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71100/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60524/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 510: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70795/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60219/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 511: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71075/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60499/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 512: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70894/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60318/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 513: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70975/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60399/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 514: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70799/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60223/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 515: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70923/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60347/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 516: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70738/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60162/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 517: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[20][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62967/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61687/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60545/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[20][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 518: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70540/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59962/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 519: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70539/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59961/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 520: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70538/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59960/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 521: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70557/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59979/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 522: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70565/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59987/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 523: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70544/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59966/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 524: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70558/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59980/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 525: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70560/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59982/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 526: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70594/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60016/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 527: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70561/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59983/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 528: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70536/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59958/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 529: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70569/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59991/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 530: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70534/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59956/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 531: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70386/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59808/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 532: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70547/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59969/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 533: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70572/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59994/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 534: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70582/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60004/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 535: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70401/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59823/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 536: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70577/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59999/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 537: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70584/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60006/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 538: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70585/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60007/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 539: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70593/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60015/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 540: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70532/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59954/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 541: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70531/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59953/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 542: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70588/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60010/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 543: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70529/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59951/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 544: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70590/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60012/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 545: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70513/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59935/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 546: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70670/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60093/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 547: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70597/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60019/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 548: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70419/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59841/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 549: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[19][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63069/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61707/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60538/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[19][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 550: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70798/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60222/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 551: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70983/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60407/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 552: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71029/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60453/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 553: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70896/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60320/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 554: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70819/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60243/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 555: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71019/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60443/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 556: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70796/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60220/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 557: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71021/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60445/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 558: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70818/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60242/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 559: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71025/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60449/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 560: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70829/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60253/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 561: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71018/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60442/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 562: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70827/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60251/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 563: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70906/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60330/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 564: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70830/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60254/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 565: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71017/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60441/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 566: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70831/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60255/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 567: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71016/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60440/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 568: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71028/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60452/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 569: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71020/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60444/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 570: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70833/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60257/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 571: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71015/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60439/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 572: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70816/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60240/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 573: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71030/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60454/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 574: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70826/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60250/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 575: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71014/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60438/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 576: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70905/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60329/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 577: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71027/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60451/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 578: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70828/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60252/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 579: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71013/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60437/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 580: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70836/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60260/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 581: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[18][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62927/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61681/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60547/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[18][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 582: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70526/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59948/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 583: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70525/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59947/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 584: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70640/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60063/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 585: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70654/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60077/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 586: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70635/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60058/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 587: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70602/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60025/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 588: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70523/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59945/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 589: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70672/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60095/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 590: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70522/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59944/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 591: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70633/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60056/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 592: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70655/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60078/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 593: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70520/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59942/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 594: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70519/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59941/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 595: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70659/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60082/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 596: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70653/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60076/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 597: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70661/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60084/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 598: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70643/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60066/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 599: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70564/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59986/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 600: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70656/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60079/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 601: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70528/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59950/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 602: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70715/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60139/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 603: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70595/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60017/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 604: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70514/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59936/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 605: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70664/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60087/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 606: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70648/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60071/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 607: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70628/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60051/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 608: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70662/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60085/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 609: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70641/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60064/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 610: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70627/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60050/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 611: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70663/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60086/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 612: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70518/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59940/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 613: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[17][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63262/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62973/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61702/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60540/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[17][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 614: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70837/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60261/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 615: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70735/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60159/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 616: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71012/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60436/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 617: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70907/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60331/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 618: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70832/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60256/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 619: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71011/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60435/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 620: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70737/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60161/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 621: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70815/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60239/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 622: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70814/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60238/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 623: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70908/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60332/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 624: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70813/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60237/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 625: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70909/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60333/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 626: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70865/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60289/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 627: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71047/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60471/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 628: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70846/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60270/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 629: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71010/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60434/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 630: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70840/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60264/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 631: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71009/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60433/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 632: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71034/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60458/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 633: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71033/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60457/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 634: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70841/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60265/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 635: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70845/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60269/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 636: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70736/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60160/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 637: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71008/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60432/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 638: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70842/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60266/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 639: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71007/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60431/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 640: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71036/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60460/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 641: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70844/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60268/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 642: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70843/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60267/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 643: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71006/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60430/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 644: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71035/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60459/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 645: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[16][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63222/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62971/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61663/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60553/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[16][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 646: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70626/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60049/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 647: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70680/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60103/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 648: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70675/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60098/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 649: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70512/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59934/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 650: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70622/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60045/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 651: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70734/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60158/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 652: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71293/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60776/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 653: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70673/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60096/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 654: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70511/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59933/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 655: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70624/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60047/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 656: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70509/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59931/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 657: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70596/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60018/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 658: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70660/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60083/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 659: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70604/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60027/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 660: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70676/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60099/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 661: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70682/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60105/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 662: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70638/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60061/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 663: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70508/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59930/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 664: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70651/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60074/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 665: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70679/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60102/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 666: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70506/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59928/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 667: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70639/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60062/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 668: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70567/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59989/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 669: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70505/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59927/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 670: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70644/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60067/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 671: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70678/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60101/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 672: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70683/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60106/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 673: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70507/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59929/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 674: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70687/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60111/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 675: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70700/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60124/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 676: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70694/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60118/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 677: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[15][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62975/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61699/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60541/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[15][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 678: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71037/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60461/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 679: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70904/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60328/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 680: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70847/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60271/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 681: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71005/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60429/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 682: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70849/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60273/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 683: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70851/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60275/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 684: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70850/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60274/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 685: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71004/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60428/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 686: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70834/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60258/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 687: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71038/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60462/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 688: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71003/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60427/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 689: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70853/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60277/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 690: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70854/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60278/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 691: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71001/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60425/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 692: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70739/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60163/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 693: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71023/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60447/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 694: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70812/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60236/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 695: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71039/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60463/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 696: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71000/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60424/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 697: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71040/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60464/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 698: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70856/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60280/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 699: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70857/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60281/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 700: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70998/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60422/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 701: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70862/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60286/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 702: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71044/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60468/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 703: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70997/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60421/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 704: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70900/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60324/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 705: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71041/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60465/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 706: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70821/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60245/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 707: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70903/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60327/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 708: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70996/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60420/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 709: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[14][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62966/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61678/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60548/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[14][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 710: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70553/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59975/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 711: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70630/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60053/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 712: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70688/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60112/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 713: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70695/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60119/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 714: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70621/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60044/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 715: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70689/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60113/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 716: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70500/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59922/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 717: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70530/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59952/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 718: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70502/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59924/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 719: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70698/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60122/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 720: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70699/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60123/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 721: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70692/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60116/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 722: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70601/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60024/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 723: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70693/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60117/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 724: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70620/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60043/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 725: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70647/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60070/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 726: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70716/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60140/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 727: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70619/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60042/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 728: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70730/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60154/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 729: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70721/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60145/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 730: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70707/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60131/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 731: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70496/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59918/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 732: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70646/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60069/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 733: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70708/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60132/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 734: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70617/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60040/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 735: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70720/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60144/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 736: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70718/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60142/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 737: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70615/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60038/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 738: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70713/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60137/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 739: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70614/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60037/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 740: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70613/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60036/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 741: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[13][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63007/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61696/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60542/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[13][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 742: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70770/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60194/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 743: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70902/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60326/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 744: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71042/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60466/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 745: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70995/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60419/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 746: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70811/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60235/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 747: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71043/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60467/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 748: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70859/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60283/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 749: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70994/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60418/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 750: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70810/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60234/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 751: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71045/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60469/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 752: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71049/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60473/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 753: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70860/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60284/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 754: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71048/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60472/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 755: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71046/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60470/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 756: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70991/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60415/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 757: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70808/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60232/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 758: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71051/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60475/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 759: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71070/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60494/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 760: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70881/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60305/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 761: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71085/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60509/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 762: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71052/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60476/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 763: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71061/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60485/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 764: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70866/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60290/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 765: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70863/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60287/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 766: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71054/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60478/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 767: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70990/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60414/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 768: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70807/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60231/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 769: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70746/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60170/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 770: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70809/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60233/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 771: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71050/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60474/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 772: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71087/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60511/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 773: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[12][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62930/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61684/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60546/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[12][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 774: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70724/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60148/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 775: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70612/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60035/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 776: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70705/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60129/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 777: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70642/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60065/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 778: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70652/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60075/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 779: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70717/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60141/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 780: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70710/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60134/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 781: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70492/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59914/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 782: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70712/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60136/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 783: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70610/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60033/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 784: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70709/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60133/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 785: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70732/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60156/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 786: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70704/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60128/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 787: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70609/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60032/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 788: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70727/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60151/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 789: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70728/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60152/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 790: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70608/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60031/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 791: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70726/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60150/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 792: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70703/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60127/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 793: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70607/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60030/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 794: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70605/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60028/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 795: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70729/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60153/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 796: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70733/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60157/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 797: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70606/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60029/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 798: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70731/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60155/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 799: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70364/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59786/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 800: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70589/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60011/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 801: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70365/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59787/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 802: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70366/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59788/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 803: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70367/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59789/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 804: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70592/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60014/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 805: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[11][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63101/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61716/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60535/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[11][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 806: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70806/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60230/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][31]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 807: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71053/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60477/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][30]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 808: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70885/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60309/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][29]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 809: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70890/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60314/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][28]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 810: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71088/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60512/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][27]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 811: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70744/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60168/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][26]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 812: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70790/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60214/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][25]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 813: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71067/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60491/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][24]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 814: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71031/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60455/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][23]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 815: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70743/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60167/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][22]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 816: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70988/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60412/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][21]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 817: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70918/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60342/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][20]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 818: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70874/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60298/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][19]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 819: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71077/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60501/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][18]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 820: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70879/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60303/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][17]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 821: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70805/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60229/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][16]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 822: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70868/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60292/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][15]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 823: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70987/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60411/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][14]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 824: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71065/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60489/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][13]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 825: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71099/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60523/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][12]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 826: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71056/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60480/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][11]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 827: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71079/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60503/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][10]/d  -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 828: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71103/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60527/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][9]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 829: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71081/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60505/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][8]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 830: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70877/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60301/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][7]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 831: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70880/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60304/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][6]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 832: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70986/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60410/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][5]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 833: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70848/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60272/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][4]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 834: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71071/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60495/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][3]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 835: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70873/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60297/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][2]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 836: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71076/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60500/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][1]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 837: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[10][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63109/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61672/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60550/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[10][0]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 838: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70600/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60023/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 839: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70368/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59790/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 840: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70546/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59968/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 841: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70581/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60003/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 842: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70611/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60034/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 843: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70371/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59793/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 844: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70583/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60005/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 845: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70373/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59795/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 846: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70374/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59796/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 847: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70578/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60000/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 848: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70375/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59797/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 849: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70376/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59798/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 850: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70377/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59799/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 851: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70579/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60001/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 852: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70378/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59800/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 853: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70379/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59801/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 854: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70380/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59802/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 855: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70381/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59803/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 856: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70573/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59995/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 857: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70479/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59901/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 858: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70383/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59805/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 859: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70384/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59806/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 860: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70571/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59993/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 861: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70387/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59809/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 862: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70388/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59810/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 863: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70389/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59811/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 864: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70390/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59812/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 865: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70391/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59813/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 866: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70550/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59972/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 867: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70650/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60073/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 868: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70392/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g59814/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 869: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[9][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63279/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g63097/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61724/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60532/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[9][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 870: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71026/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60450/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 871: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70889/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60313/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 872: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70985/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60409/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 873: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71080/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60504/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 874: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71063/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60487/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 875: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71082/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60506/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 876: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70883/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60307/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 877: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70872/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60296/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 878: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70820/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60244/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 879: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71084/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60508/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 880: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71064/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60488/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 881: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70823/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60247/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 882: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70886/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60310/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 883: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71083/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60507/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 884: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71066/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60490/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 885: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71074/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60498/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 886: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70882/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60306/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 887: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70864/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60288/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 888: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71062/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60486/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 889: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70884/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60308/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 890: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71078/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60502/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 891: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70891/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60315/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 892: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70992/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60416/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 893: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71069/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60493/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 894: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71097/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60521/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 895: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71072/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60496/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 896: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70888/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60312/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 897: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70982/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60406/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 898: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71091/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60515/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 899: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g71057/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60481/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 900: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g70901/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60325/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 901: VIOLATED (-299 ps) Setup Check with Pin cpuregs_reg[8][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -299                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63285/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     315    (-,-) 
  g62925/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     380    (-,-) 
  g61675/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     396    (-,-) 
  g60549/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     411    (-,-) 
  cpuregs_reg[8][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     411    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 902: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71179/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60657/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 903: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71107/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60585/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 904: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71108/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60586/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 905: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71109/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60587/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 906: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71110/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60588/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 907: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71111/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60589/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 908: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71112/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60590/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 909: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71139/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60617/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 910: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71138/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60616/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 911: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71135/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60613/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 912: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71136/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60614/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 913: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71113/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60591/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 914: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71185/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60663/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 915: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71137/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60615/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 916: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71229/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60707/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 917: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71186/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60664/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 918: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71230/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60708/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 919: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71231/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60709/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 920: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71187/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60665/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 921: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71232/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60710/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 922: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71228/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60706/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 923: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71227/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60705/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 924: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71226/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60704/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 925: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71191/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60669/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 926: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71188/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60666/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 927: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71189/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60667/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 928: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71224/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60702/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 929: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71233/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60711/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 930: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71190/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60668/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 931: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71223/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60701/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 932: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71237/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60715/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 933: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[7][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63065/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g60944/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60771/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[7][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 934: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71184/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60662/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 935: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71172/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60650/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 936: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71176/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60654/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 937: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71152/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60630/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 938: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71159/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60637/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 939: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71170/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60648/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 940: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71155/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60633/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 941: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71158/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60636/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 942: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71169/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60647/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 943: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71153/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60631/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 944: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71166/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60644/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 945: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71150/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60628/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 946: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71274/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60752/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 947: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71151/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60629/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 948: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71269/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60747/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 949: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71285/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60763/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 950: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71263/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60741/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 951: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71253/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60731/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 952: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71257/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60735/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 953: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71282/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60760/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 954: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71255/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60733/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 955: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71280/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60758/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 956: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71254/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60732/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 957: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71288/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60766/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 958: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71256/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60734/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 959: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71279/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60757/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 960: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71286/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60764/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 961: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71250/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60728/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 962: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71249/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60727/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 963: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71277/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60755/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 964: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71248/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60726/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 965: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[6][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g62924/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g60935/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60774/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[6][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 966: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71181/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60659/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 967: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71114/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60592/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 968: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71134/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60612/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 969: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71115/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60593/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 970: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71116/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60594/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 971: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71130/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60608/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 972: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71133/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60611/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 973: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71121/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60599/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 974: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71117/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60595/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 975: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71118/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60596/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 976: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71132/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60610/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 977: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71119/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60597/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 978: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71222/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60700/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 979: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71120/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60598/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 980: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71221/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60699/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 981: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71220/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60698/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 982: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71193/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60671/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 983: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71218/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60696/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 984: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71204/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60682/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 985: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71219/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60697/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 986: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71192/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60670/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 987: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71234/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60712/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 988: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71235/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60713/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 989: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71201/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60679/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 990: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71194/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60672/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 991: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71217/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60695/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 992: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71216/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60694/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 993: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71195/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60673/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 994: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71205/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60683/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 995: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71225/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60703/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 996: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71238/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60716/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 997: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[5][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63057/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g60941/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60772/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[5][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 998: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71183/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60661/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 999: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71148/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60626/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1000: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71168/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60646/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1001: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71149/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60627/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1002: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71156/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60634/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1003: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71154/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60632/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1004: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71171/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60649/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1005: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71177/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60655/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1006: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71167/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60645/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1007: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71146/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60624/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1008: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71174/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60652/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1009: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71147/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60625/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1010: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71252/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60730/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1011: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71160/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60638/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1012: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71270/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60748/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1013: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71287/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60765/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1014: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71245/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60723/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1015: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71271/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60749/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1016: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71242/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60720/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1017: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71267/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60745/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1018: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71240/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60718/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1019: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71247/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60725/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1020: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71278/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60756/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1021: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71258/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60736/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1022: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71243/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60721/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1023: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71264/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60742/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1024: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71244/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60722/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1025: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71272/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60750/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1026: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71259/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60737/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1027: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71260/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60738/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1028: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71275/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60753/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1029: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[4][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63001/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g60929/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60021/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[4][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1030: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71180/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60658/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1031: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71122/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60600/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1032: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71129/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60607/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1033: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71128/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60606/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1034: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71140/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60618/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1035: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71124/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60602/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1036: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71125/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60603/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1037: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71126/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60604/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1038: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71141/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60619/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1039: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71142/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60620/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1040: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71131/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60609/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1041: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71123/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60601/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1042: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71196/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60674/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1043: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71127/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60605/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1044: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71215/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60693/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1045: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71236/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60714/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1046: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71214/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60692/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1047: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71210/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60688/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1048: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71197/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60675/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1049: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71213/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60691/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1050: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71198/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60676/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1051: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71212/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60690/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1052: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71211/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60689/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1053: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71199/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60677/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1054: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71200/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60678/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1055: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71209/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60687/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1056: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71208/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60686/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1057: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71202/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60680/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1058: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71207/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60685/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1059: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71203/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60681/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1060: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71206/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60684/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1061: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[3][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63812/z               (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     289    (-,-) 
  g63307/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63041/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g60938/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60773/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[3][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1062: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71182/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60660/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][31]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1063: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71163/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60641/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][30]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1064: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71178/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60656/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][29]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1065: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71165/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60643/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][28]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1066: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71157/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60635/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][27]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1067: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71143/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60621/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][26]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1068: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71145/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60623/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][25]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1069: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71161/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60639/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][24]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1070: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71144/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60622/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][23]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1071: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71164/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60642/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][22]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1072: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71162/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60640/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][21]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1073: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71173/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60651/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][20]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1074: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71292/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60770/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1075: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71175/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60653/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][18]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1076: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71266/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60744/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1077: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71246/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60724/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][16]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1078: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71291/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60769/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][15]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1079: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71265/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60743/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][14]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1080: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71281/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60759/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][13]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1081: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71276/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60754/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][12]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1082: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71251/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60729/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][11]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1083: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71273/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60751/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][10]/d   -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1084: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71239/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60717/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][9]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1085: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71241/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60719/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1086: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71283/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60761/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1087: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71268/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60746/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1088: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71262/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60740/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1089: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71290/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60768/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1090: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71289/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60767/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1091: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71261/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60739/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1092: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g71284/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60762/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1093: VIOLATED (-296 ps) Setup Check with Pin cpuregs_reg[2][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -296                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g63868/z               (u)     in_1->z F     unmapped_or2           4  16.0     0    25     289    (-,-) 
  g63291/z               (u)     in_0->z F     unmapped_or2           3  12.0     0    22     312    (-,-) 
  g63121/z               (u)     in_1->z F     unmapped_or2          64 256.0     0    66     377    (-,-) 
  g60932/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     393    (-,-) 
  g60775/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     408    (-,-) 
  cpuregs_reg[2][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1094: VIOLATED (-294 ps) Setup Check with Pin reg_next_pc_reg[4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     406                  
             Slack:=    -294                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33428/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33341/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g894/z (u)     in_1->z F     unmapped_or2           3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g808/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     297    (-,-) 
  add_1564_33_Y_add_1555_32/g800/z (u)     in_1->z R     unmapped_or2           1   4.2     0    16     313    (-,-) 
  add_1564_33_Y_add_1555_32/g770/z (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     344    (-,-) 
  add_1564_33_Y_add_1555_32/g728/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     360    (-,-) 
  add_1564_33_Y_add_1555_32/g729/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  g68037/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     390    (-,-) 
  g70321/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     406    (-,-) 
  reg_next_pc_reg[4]/d             -       -       R     unmapped_d_flop        1     -     -     0     406    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1095: VIOLATED (-291 ps) Setup Check with Pin decoded_imm_reg[31]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -291                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g64242/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63236/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[31]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1096: VIOLATED (-291 ps) Setup Check with Pin decoded_imm_reg[30]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -291                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g64242/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63237/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[30]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1097: VIOLATED (-291 ps) Setup Check with Pin decoded_imm_reg[29]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -291                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g64242/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63238/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[29]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1098: VIOLATED (-291 ps) Setup Check with Pin decoded_imm_reg[28]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -291                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g64242/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63239/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[28]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1099: VIOLATED (-291 ps) Setup Check with Pin decoded_imm_reg[27]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -291                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g64242/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63240/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[27]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1100: VIOLATED (-291 ps) Setup Check with Pin decoded_imm_reg[26]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -291                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g64242/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63246/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[26]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1101: VIOLATED (-291 ps) Setup Check with Pin decoded_imm_reg[25]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -291                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g64242/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63247/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[25]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1102: VIOLATED (-291 ps) Setup Check with Pin decoded_imm_reg[24]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -291                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g64242/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63248/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[24]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1103: VIOLATED (-291 ps) Setup Check with Pin decoded_imm_reg[23]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -291                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g64242/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63249/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[23]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1104: VIOLATED (-291 ps) Setup Check with Pin decoded_imm_reg[22]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -291                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g64242/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63269/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[22]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1105: VIOLATED (-291 ps) Setup Check with Pin decoded_imm_reg[21]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -291                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g64242/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63286/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[21]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1106: VIOLATED (-291 ps) Setup Check with Pin decoded_imm_reg[20]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -291                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g64242/z                (u)     in_0->z R     unmapped_nand2        12  50.4     0    40     388    (-,-) 
  g63306/z                (u)     in_0->z R     unmapped_or2           1   4.2     0    16     403    (-,-) 
  decoded_imm_reg[20]/d   -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1107: VIOLATED (-291 ps) Setup Check with Pin reg_sh_reg[1]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -291                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[3]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g69522/z                 (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     164    (-,-) 
  g68834/z                 (u)     in_0->z F     unmapped_or2           4  16.0     0    25     190    (-,-) 
  g68277/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     244    (-,-) 
  g66937/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g64517/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g64051/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     290    (-,-) 
  g63343/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     306    (-,-) 
  g62977/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     322    (-,-) 
  g41310/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     341    (-,-) 
  g59780/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     356    (-,-) 
  g59577/z                 (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     372    (-,-) 
  g59419/z                 (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     388    (-,-) 
  g59367/z                 (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     403    (-,-) 
  reg_sh_reg[1]/d          -       -       R     unmapped_d_flop        1     -     -     0     403    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1108: VIOLATED (-288 ps) Setup Check with Pin reg_out_reg[16]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -288                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g714/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g680/z (u)     in_1->z F     unmapped_complex2     17 68.0     0    45     338    (-,-) 
  add_1801_23/g648/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     353    (-,-) 
  add_1801_23/g649/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     369    (-,-) 
  g69629/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     384    (-,-) 
  g70357/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     400    (-,-) 
  reg_out_reg[16]/d  -       -       R     unmapped_d_flop        1    -     -     0     400    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1109: VIOLATED (-286 ps) Setup Check with Pin cpu_state_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -286                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g71434/z                (u)     in_0->z R     unmapped_nand2         2   8.4     0    20     213    (-,-) 
  g69976/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     228    (-,-) 
  g66368/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     250    (-,-) 
  g70037/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     266    (-,-) 
  g64229/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     281    (-,-) 
  g62308/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     297    (-,-) 
  g71297/z                (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     316    (-,-) 
  g59632/z                (u)     in_1->z F     unmapped_complex2      5  20.0     0    28     345    (-,-) 
  g71365/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     367    (-,-) 
  g59369/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     382    (-,-) 
  g71417/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     398    (-,-) 
  cpu_state_reg[7]/d      -       -       R     unmapped_d_flop        1     -     -     0     398    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1110: VIOLATED (-286 ps) Setup Check with Pin cpu_state_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -286                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g71434/z                (u)     in_0->z R     unmapped_nand2         2   8.4     0    20     213    (-,-) 
  g69976/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     228    (-,-) 
  g66368/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     250    (-,-) 
  g70037/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     266    (-,-) 
  g64229/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     281    (-,-) 
  g62308/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     297    (-,-) 
  g71297/z                (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     316    (-,-) 
  g59632/z                (u)     in_1->z F     unmapped_complex2      5  20.0     0    28     345    (-,-) 
  g71365/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     367    (-,-) 
  g59365/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     382    (-,-) 
  g59326/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     398    (-,-) 
  cpu_state_reg[3]/d      -       -       R     unmapped_d_flop        1     -     -     0     398    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1111: VIOLATED (-286 ps) Setup Check with Pin cpu_state_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -286                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g71434/z                (u)     in_0->z R     unmapped_nand2         2   8.4     0    20     213    (-,-) 
  g69976/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     228    (-,-) 
  g66368/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     250    (-,-) 
  g70037/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     266    (-,-) 
  g64229/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     281    (-,-) 
  g62308/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     297    (-,-) 
  g71297/z                (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     316    (-,-) 
  g59632/z                (u)     in_1->z F     unmapped_complex2      5  20.0     0    28     345    (-,-) 
  g71365/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     367    (-,-) 
  g59359/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     382    (-,-) 
  g59327/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     398    (-,-) 
  cpu_state_reg[0]/d      -       -       R     unmapped_d_flop        1     -     -     0     398    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1112: VIOLATED (-284 ps) Setup Check with Pin decoded_rd_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z            (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z            (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z            (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z            (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z            (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61554/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60577/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71346/z            (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_rd_reg[4]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1113: VIOLATED (-284 ps) Setup Check with Pin decoded_rd_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z            (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z            (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z            (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z            (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z            (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61559/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60575/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71345/z            (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_rd_reg[3]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1114: VIOLATED (-284 ps) Setup Check with Pin decoded_rd_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z            (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z            (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z            (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z            (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z            (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61564/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60574/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71344/z            (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_rd_reg[2]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1115: VIOLATED (-284 ps) Setup Check with Pin decoded_rd_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z            (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z            (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z            (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z            (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z            (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61568/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60573/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71343/z            (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_rd_reg[1]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1116: VIOLATED (-284 ps) Setup Check with Pin decoded_rd_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z            (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z            (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z            (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z            (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z            (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61573/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60572/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71342/z            (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_rd_reg[0]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1117: VIOLATED (-284 ps) Setup Check with Pin decoded_imm_j_reg[20]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z                (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61577/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60571/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71341/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_imm_j_reg[20]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1118: VIOLATED (-284 ps) Setup Check with Pin decoded_imm_j_reg[19]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z                (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61582/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60570/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71340/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_imm_j_reg[19]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1119: VIOLATED (-284 ps) Setup Check with Pin decoded_imm_j_reg[18]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z                (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61587/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60569/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71339/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_imm_j_reg[18]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1120: VIOLATED (-284 ps) Setup Check with Pin decoded_imm_j_reg[17]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z                (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61592/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60568/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71338/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_imm_j_reg[17]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1121: VIOLATED (-284 ps) Setup Check with Pin decoded_imm_j_reg[16]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z                (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61597/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60567/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71337/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_imm_j_reg[16]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1122: VIOLATED (-284 ps) Setup Check with Pin decoded_imm_j_reg[15]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z                (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61602/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60566/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71336/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_imm_j_reg[15]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1123: VIOLATED (-284 ps) Setup Check with Pin decoded_imm_j_reg[11]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z                (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61607/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60565/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71335/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_imm_j_reg[11]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1124: VIOLATED (-284 ps) Setup Check with Pin decoded_imm_j_reg[10]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z                (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z                (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61612/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60564/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71334/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_imm_j_reg[10]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1125: VIOLATED (-284 ps) Setup Check with Pin decoded_imm_j_reg[9]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z               (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61617/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60563/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71333/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_imm_j_reg[9]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1126: VIOLATED (-284 ps) Setup Check with Pin decoded_imm_j_reg[8]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z               (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61622/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60562/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71332/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_imm_j_reg[8]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1127: VIOLATED (-284 ps) Setup Check with Pin decoded_imm_j_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z               (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61627/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60561/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71331/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_imm_j_reg[7]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1128: VIOLATED (-284 ps) Setup Check with Pin decoded_imm_j_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z               (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61632/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60560/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71330/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_imm_j_reg[6]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1129: VIOLATED (-284 ps) Setup Check with Pin decoded_imm_j_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z               (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61637/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60559/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71329/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_imm_j_reg[5]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1130: VIOLATED (-284 ps) Setup Check with Pin decoded_imm_j_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z               (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61642/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60558/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71328/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_imm_j_reg[4]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1131: VIOLATED (-284 ps) Setup Check with Pin decoded_imm_j_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z               (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61647/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60557/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71327/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_imm_j_reg[3]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1132: VIOLATED (-284 ps) Setup Check with Pin decoded_imm_j_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z               (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61652/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60556/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71326/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_imm_j_reg[2]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1133: VIOLATED (-284 ps) Setup Check with Pin decoded_imm_j_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -284                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk      -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q        (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z               (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z               (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z               (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g63095/z               (u)     in_1->z F     unmapped_complex2     22  88.0     0    49     350    (-,-) 
  g61657/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     366    (-,-) 
  g60555/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     381    (-,-) 
  g71325/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     397    (-,-) 
  decoded_imm_j_reg[1]/d -       -       R     unmapped_d_flop        1     -     -     0     397    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1134: VIOLATED (-282 ps) Setup Check with Pin cpuregs_reg[1][31]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g564/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6711/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6712/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69413/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68458/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70280/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g62881/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][31]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1135: VIOLATED (-282 ps) Setup Check with Pin cpuregs_reg[1][30]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g563/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6714/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6715/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69401/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68436/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70313/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63062/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][30]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1136: VIOLATED (-282 ps) Setup Check with Pin cpuregs_reg[1][29]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g562/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6717/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6718/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69445/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68530/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70303/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63013/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][29]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1137: VIOLATED (-282 ps) Setup Check with Pin cpuregs_reg[1][28]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g561/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6720/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6721/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69433/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68496/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70312/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63055/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][28]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1138: VIOLATED (-282 ps) Setup Check with Pin cpuregs_reg[1][27]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g560/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6723/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6724/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69423/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68476/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70308/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63033/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][27]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1139: VIOLATED (-282 ps) Setup Check with Pin cpuregs_reg[1][26]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g559/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6726/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6727/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69403/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68440/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70309/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63038/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][26]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1140: VIOLATED (-282 ps) Setup Check with Pin cpuregs_reg[1][25]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g558/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6729/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6730/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69441/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68520/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70311/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63052/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][25]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1141: VIOLATED (-282 ps) Setup Check with Pin cpuregs_reg[1][24]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6750/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6732/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6733/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69404/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68442/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70304/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63016/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][24]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1142: VIOLATED (-282 ps) Setup Check with Pin cpuregs_reg[1][23]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6749/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6735/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6736/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69405/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68444/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70310/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63047/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][23]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1143: VIOLATED (-282 ps) Setup Check with Pin cpuregs_reg[1][22]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6748/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6738/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6739/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69425/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68480/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70305/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63020/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][22]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1144: VIOLATED (-282 ps) Setup Check with Pin cpuregs_reg[1][21]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6747/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6741/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6742/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69406/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68446/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70314/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63120/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][21]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1145: VIOLATED (-282 ps) Setup Check with Pin cpuregs_reg[1][20]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g553/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6705/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6706/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69407/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68448/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70306/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63025/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][20]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1146: VIOLATED (-282 ps) Setup Check with Pin cpuregs_reg[1][18]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -282                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6778/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     263    (-,-) 
  add_1312_30/g6744/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     279    (-,-) 
  add_1312_30/g6745/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     294    (-,-) 
  g69417/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     310    (-,-) 
  g68464/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     364    (-,-) 
  g70307/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     379    (-,-) 
  g63030/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     394    (-,-) 
  cpuregs_reg[1][18]/d -       -       R     unmapped_d_flop        1     -     -     0     394    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1147: VIOLATED (-281 ps) Setup Check with Pin alu_out_q_reg[8]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     393                  
             Slack:=    -281                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g634/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1333/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     315    (-,-) 
  sub_1235_38_g1308/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     331    (-,-) 
  sub_1235_38_g1309/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     346    (-,-) 
  g71563/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     362    (-,-) 
  g65553/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     377    (-,-) 
  g70270/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     393    (-,-) 
  alu_out_q_reg[8]/d  -       -       R     unmapped_d_flop        1    -     -     0     393    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1148: VIOLATED (-279 ps) Setup Check with Pin cpu_state_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=    -279                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g71434/z                (u)     in_0->z R     unmapped_nand2         2   8.4     0    20     213    (-,-) 
  g69976/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     228    (-,-) 
  g66368/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     250    (-,-) 
  g70037/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     266    (-,-) 
  g64229/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     281    (-,-) 
  g62308/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     297    (-,-) 
  g71297/z                (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     316    (-,-) 
  g59632/z                (u)     in_1->z F     unmapped_complex2      5  20.0     0    28     345    (-,-) 
  g71368/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g59338/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     376    (-,-) 
  g71418/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     391    (-,-) 
  cpu_state_reg[6]/d      -       -       R     unmapped_d_flop        1     -     -     0     391    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1149: VIOLATED (-278 ps) Setup Check with Pin reg_out_reg[14]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    -278                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g706/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g682/z (u)     in_1->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  add_1801_23/g655/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     328    (-,-) 
  add_1801_23/g656/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     343    (-,-) 
  g69390/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     359    (-,-) 
  g70302/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  g62980/z           (u)     in_0->z R     unmapped_or2           1  4.2     0    16     390    (-,-) 
  reg_out_reg[14]/d  -       -       R     unmapped_d_flop        1    -     -     0     390    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1150: VIOLATED (-278 ps) Setup Check with Pin reg_out_reg[13]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    -278                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g694/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g683/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  add_1801_23/g659/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     328    (-,-) 
  add_1801_23/g660/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     343    (-,-) 
  g69384/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     359    (-,-) 
  g70301/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  g62957/z           (u)     in_0->z R     unmapped_or2           1  4.2     0    16     390    (-,-) 
  reg_out_reg[13]/d  -       -       R     unmapped_d_flop        1    -     -     0     390    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1151: VIOLATED (-278 ps) Setup Check with Pin reg_out_reg[12]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    -278                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g553/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g690/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  add_1801_23/g662/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     328    (-,-) 
  add_1801_23/g663/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     343    (-,-) 
  g69376/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     359    (-,-) 
  g70290/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  g62919/z           (u)     in_0->z R     unmapped_or2           1  4.2     0    16     390    (-,-) 
  reg_out_reg[12]/d  -       -       R     unmapped_d_flop        1    -     -     0     390    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1152: VIOLATED (-278 ps) Setup Check with Pin reg_out_reg[11]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    -278                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g552/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g685/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  add_1801_23/g666/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     328    (-,-) 
  add_1801_23/g667/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     343    (-,-) 
  g69370/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     359    (-,-) 
  g70286/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  g62902/z           (u)     in_0->z R     unmapped_or2           1  4.2     0    16     390    (-,-) 
  reg_out_reg[11]/d  -       -       R     unmapped_d_flop        1    -     -     0     390    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1153: VIOLATED (-278 ps) Setup Check with Pin reg_out_reg[10]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    -278                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g710/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g686/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  add_1801_23/g669/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     328    (-,-) 
  add_1801_23/g670/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     343    (-,-) 
  g69358/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     359    (-,-) 
  g70278/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  g62874/z           (u)     in_0->z R     unmapped_or2           1  4.2     0    16     390    (-,-) 
  reg_out_reg[10]/d  -       -       R     unmapped_d_flop        1    -     -     0     390    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1154: VIOLATED (-278 ps) Setup Check with Pin reg_out_reg[9]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    -278                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g699/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     293    (-,-) 
  add_1801_23/g270/z (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     312    (-,-) 
  add_1801_23/g673/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     328    (-,-) 
  add_1801_23/g674/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     343    (-,-) 
  g69364/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     359    (-,-) 
  g70279/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  g62876/z           (u)     in_0->z R     unmapped_or2           1  4.2     0    16     390    (-,-) 
  reg_out_reg[9]/d   -       -       R     unmapped_d_flop        1    -     -     0     390    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1155: VIOLATED (-276 ps) Setup Check with Pin reg_op1_reg[0]/clk->d
          Group: clk
     Startpoint: (R) instr_rdinstrh_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     388                  
             Slack:=    -276                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  instr_rdinstrh_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  instr_rdinstrh_reg/q   (u)     clk->q  R     unmapped_d_flop       34 142.8     0   155     155    (-,-) 
  g69617/z               (u)     in_1->z R     unmapped_or2           1   4.2     0    16     171    (-,-) 
  g69088/z               (u)     in_1->z R     unmapped_or2           4  16.8     0    25     196    (-,-) 
  g71536/z               (u)     in_1->z R     unmapped_or2           1   4.2     0    16     212    (-,-) 
  g67464/z               (u)     in_1->z R     unmapped_or2           1   4.2     0    16     227    (-,-) 
  g64053/z               (u)     in_0->z R     unmapped_or2           3  12.6     0    22     249    (-,-) 
  g63298/z               (u)     in_0->z F     unmapped_nand2         3  12.0     0    22     272    (-,-) 
  g70349/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     287    (-,-) 
  g61289/z               (u)     in_1->z R     unmapped_complex2     32 134.4     0    54     342    (-,-) 
  g59755/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     357    (-,-) 
  g71324/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     372    (-,-) 
  g59449/z               (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     388    (-,-) 
  reg_op1_reg[0]/d       -       -       R     unmapped_d_flop        1     -     -     0     388    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1156: VIOLATED (-273 ps) Setup Check with Pin reg_next_pc_reg[3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     385                  
             Slack:=    -273                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g33444/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     237    (-,-) 
  g33331/z                         (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g7/z   (u)     in_1->z R     unmapped_nand2         5  21.0     0    28     288    (-,-) 
  add_1564_33_Y_add_1555_32/g842/z (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     303    (-,-) 
  add_1564_33_Y_add_1555_32/g133/z (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     323    (-,-) 
  add_1564_33_Y_add_1555_32/g755/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     338    (-,-) 
  add_1564_33_Y_add_1555_32/g756/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     354    (-,-) 
  g68196/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     369    (-,-) 
  g70320/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     385    (-,-) 
  reg_next_pc_reg[3]/d             -       -       R     unmapped_d_flop        1     -     -     0     385    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1157: VIOLATED (-266 ps) Setup Check with Pin cpu_state_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     378                  
             Slack:=    -266                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14  58.8     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z R     unmapped_or2          25 105.0     0    51     193    (-,-) 
  g71434/z                (u)     in_0->z F     unmapped_nand2         2   8.0     0    20     213    (-,-) 
  g69976/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     228    (-,-) 
  g66368/z                (u)     in_1->z R     unmapped_complex2      3  12.6     0    22     250    (-,-) 
  g70037/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     266    (-,-) 
  g64229/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     281    (-,-) 
  g62308/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     297    (-,-) 
  g71297/z                (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     316    (-,-) 
  g71321/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     348    (-,-) 
  g59432/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     363    (-,-) 
  g59345/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     378    (-,-) 
  cpu_state_reg[2]/d      -       -       R     unmapped_d_flop        1     -     -     0     378    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1158: VIOLATED (-266 ps) Setup Check with Pin cpu_state_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     378                  
             Slack:=    -266                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14  58.8     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z R     unmapped_or2          25 105.0     0    51     193    (-,-) 
  g71434/z                (u)     in_0->z F     unmapped_nand2         2   8.0     0    20     213    (-,-) 
  g69976/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     228    (-,-) 
  g66368/z                (u)     in_1->z R     unmapped_complex2      3  12.6     0    22     250    (-,-) 
  g70037/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     266    (-,-) 
  g64229/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     281    (-,-) 
  g62308/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     297    (-,-) 
  g71297/z                (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     316    (-,-) 
  g71321/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     348    (-,-) 
  g59429/z                (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     363    (-,-) 
  g59341/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     378    (-,-) 
  cpu_state_reg[1]/d      -       -       R     unmapped_d_flop        1     -     -     0     378    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1159: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[63]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[63]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g648/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g543/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g544/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68123/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67509/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[63]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1160: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[62]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[62]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g649/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g546/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g547/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68120/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67553/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[62]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1161: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[61]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[61]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g650/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g549/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g550/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68115/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67602/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[61]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1162: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[60]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[60]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g651/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g552/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g553/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68109/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67662/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[60]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1163: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[59]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[59]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g652/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g555/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g556/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68102/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67744/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[59]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1164: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[58]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[58]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g653/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g558/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g559/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68095/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67821/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[58]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1165: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[57]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[57]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g654/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g561/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g562/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68090/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67893/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[57]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1166: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[56]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[56]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g655/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g564/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g565/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68086/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67917/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[56]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1167: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[55]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[55]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g656/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g567/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g568/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68083/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67929/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[55]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1168: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[54]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[54]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g657/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g570/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g571/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68078/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66002/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[54]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1169: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[53]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[53]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g658/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g573/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g574/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68063/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66181/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[53]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1170: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[52]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[52]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g659/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g576/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g577/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68051/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66886/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[52]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1171: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[51]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[51]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g660/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g579/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g580/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68049/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66953/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[51]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1172: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[50]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[50]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g661/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g582/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g583/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68046/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67068/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[50]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1173: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[49]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[49]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g662/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g585/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g586/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68042/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67135/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[49]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1174: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[48]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[48]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g697/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g588/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g589/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68181/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66407/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[48]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1175: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[47]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[47]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g704/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g591/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g592/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68179/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66466/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[47]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1176: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[46]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[46]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g641/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g594/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g595/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68177/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66496/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[46]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1177: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[45]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[45]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g642/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g597/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g598/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68175/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66583/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[45]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1178: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[44]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[44]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g646/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g600/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g601/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68173/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66667/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[44]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1179: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[43]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[43]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g668/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g603/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g604/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68170/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66729/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[43]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1180: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[42]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[42]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g677/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g606/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g607/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68167/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66789/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[42]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1181: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[41]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[41]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g693/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g609/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g610/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68164/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66810/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[41]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1182: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[40]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[40]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g663/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g612/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g613/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68161/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66887/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[40]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1183: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[39]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[39]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g664/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g615/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g616/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68159/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66947/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[39]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1184: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[38]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[38]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g665/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g618/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g619/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68156/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g66991/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[38]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1185: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[37]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[37]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g666/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g621/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g622/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68153/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67064/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[37]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1186: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[36]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[36]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g672/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g624/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g625/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68150/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67117/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[36]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1187: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[35]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[35]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g676/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g627/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g628/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68147/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67136/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[35]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1188: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[34]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[34]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g667/z (u)     in_1->z F     unmapped_or2           2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g540/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g541/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68144/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67182/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[34]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1189: VIOLATED (-263 ps) Setup Check with Pin count_instr_reg[33]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[33]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g647/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     313    (-,-) 
  inc_add_1559_34/g537/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     329    (-,-) 
  inc_add_1559_34/g538/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     344    (-,-) 
  g68142/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g67264/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  count_instr_reg[33]/d  -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1190: VIOLATED (-263 ps) Setup Check with Pin cpuregs_reg[1][16]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -263                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6830/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     181    (-,-) 
  add_1312_30/g6813/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     200    (-,-) 
  add_1312_30/g6793/z  (u)     in_1->z F     unmapped_or2          15  60.0     0    43     244    (-,-) 
  add_1312_30/g6758/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     259    (-,-) 
  add_1312_30/g6759/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g69411/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     290    (-,-) 
  g68454/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     344    (-,-) 
  g70300/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     360    (-,-) 
  g62954/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     375    (-,-) 
  cpuregs_reg[1][16]/d -       -       R     unmapped_d_flop        1     -     -     0     375    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1191: VIOLATED (-262 ps) Setup Check with Pin reg_out_reg[15]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -262                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g697/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  add_1801_23/g681/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     312    (-,-) 
  add_1801_23/g652/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     328    (-,-) 
  add_1801_23/g653/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     343    (-,-) 
  g69604/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     359    (-,-) 
  g71294/z           (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  reg_out_reg[15]/d  -       -       R     unmapped_d_flop        1    -     -     0     374    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1192: VIOLATED (-262 ps) Setup Check with Pin alu_out_q_reg[7]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -262                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g633/z  (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1330/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     297    (-,-) 
  sub_1235_38_g1296/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     312    (-,-) 
  sub_1235_38_g1297/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     328    (-,-) 
  g33462/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     343    (-,-) 
  g33313/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     359    (-,-) 
  g33281/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  alu_out_q_reg[7]/d  -       -       R     unmapped_d_flop        1    -     -     0     374    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1193: VIOLATED (-262 ps) Setup Check with Pin alu_out_q_reg[6]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -262                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g1351/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  sub_1235_38_g1332/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     297    (-,-) 
  sub_1235_38_g1300/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     312    (-,-) 
  sub_1235_38_g1301/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     328    (-,-) 
  g71562/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     343    (-,-) 
  g70083/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     359    (-,-) 
  g64072/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  alu_out_q_reg[6]/d  -       -       R     unmapped_d_flop        1    -     -     0     374    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1194: VIOLATED (-262 ps) Setup Check with Pin alu_out_q_reg[5]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -262                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g1352/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     277    (-,-) 
  sub_1235_38_g241/z  (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     297    (-,-) 
  sub_1235_38_g1304/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     312    (-,-) 
  sub_1235_38_g1305/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     328    (-,-) 
  g33565/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     343    (-,-) 
  g33291/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     359    (-,-) 
  g33280/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     374    (-,-) 
  alu_out_q_reg[5]/d  -       -       R     unmapped_d_flop        1    -     -     0     374    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1195: VIOLATED (-260 ps) Setup Check with Pin reg_sh_reg[4]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -260                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[3]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g69522/z                 (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     164    (-,-) 
  g68834/z                 (u)     in_0->z F     unmapped_or2           4  16.0     0    25     190    (-,-) 
  g68277/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     244    (-,-) 
  g65947/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65171/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g63822/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     290    (-,-) 
  g63477/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     306    (-,-) 
  g62890/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     322    (-,-) 
  g41347/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     341    (-,-) 
  g71303/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     356    (-,-) 
  g71347/z                 (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     372    (-,-) 
  reg_sh_reg[4]/d          -       -       R     unmapped_d_flop        1     -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1196: VIOLATED (-260 ps) Setup Check with Pin reg_sh_reg[3]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -260                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g69533/z                  (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     164    (-,-) 
  g68850/z                  (u)     in_0->z F     unmapped_complex2      4  16.0     0    25     190    (-,-) 
  g68307/z                  (u)     in_1->z F     unmapped_or2          32 128.0     0    54     244    (-,-) 
  g67677/z                  (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65454/z                  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g64191/z                  (u)     in_1->z R     unmapped_or2           1   4.2     0    16     290    (-,-) 
  g63217/z                  (u)     in_1->z R     unmapped_or2           1   4.2     0    16     306    (-,-) 
  g63005/z                  (u)     in_1->z R     unmapped_or2           1   4.2     0    16     322    (-,-) 
  g41350/z                  (u)     in_1->z R     unmapped_or2           2   8.4     0    20     341    (-,-) 
  g71306/z                  (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     356    (-,-) 
  g71350/z                  (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     372    (-,-) 
  reg_sh_reg[3]/d           -       -       R     unmapped_d_flop        1     -     -     0     372    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1197: VIOLATED (-260 ps) Setup Check with Pin reg_sh_reg[2]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -260                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[3]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g69522/z                 (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     164    (-,-) 
  g68834/z                 (u)     in_0->z F     unmapped_or2           4  16.0     0    25     190    (-,-) 
  g68277/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     244    (-,-) 
  g67897/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65540/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g64276/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     290    (-,-) 
  g63163/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     306    (-,-) 
  g62903/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     322    (-,-) 
  g41372/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     341    (-,-) 
  g71304/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     356    (-,-) 
  g71348/z                 (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     372    (-,-) 
  reg_sh_reg[2]/d          -       -       R     unmapped_d_flop        1     -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1198: VIOLATED (-260 ps) Setup Check with Pin reg_sh_reg[0]/clk->d
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -260                  

#------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoded_imm_j_reg[3]/q   (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  g69522/z                 (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     164    (-,-) 
  g68834/z                 (u)     in_0->z F     unmapped_or2           4  16.0     0    25     190    (-,-) 
  g68277/z                 (u)     in_0->z F     unmapped_or2          32 128.0     0    54     244    (-,-) 
  g66826/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g65506/z                 (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g64241/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     290    (-,-) 
  g63195/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     306    (-,-) 
  g62960/z                 (u)     in_1->z R     unmapped_or2           1   4.2     0    16     322    (-,-) 
  g41375/z                 (u)     in_1->z R     unmapped_or2           2   8.4     0    20     341    (-,-) 
  g71305/z                 (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     356    (-,-) 
  g71349/z                 (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     372    (-,-) 
  reg_sh_reg[0]/d          -       -       R     unmapped_d_flop        1     -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1199: VIOLATED (-253 ps) Setup Check with Pin mem_wstrb_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -253                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g67202/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     309    (-,-) 
  g65158/z             (u)     in_1->z F     unmapped_complex2      4  16.0     0    25     334    (-,-) 
  g64039/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     350    (-,-) 
  g63349/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  mem_wstrb_reg[3]/d   -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1200: VIOLATED (-253 ps) Setup Check with Pin mem_wstrb_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -253                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g67202/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     309    (-,-) 
  g65158/z             (u)     in_1->z F     unmapped_complex2      4  16.0     0    25     334    (-,-) 
  g64043/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     350    (-,-) 
  g63344/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  mem_wstrb_reg[2]/d   -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1201: VIOLATED (-253 ps) Setup Check with Pin mem_wstrb_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -253                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g67202/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     309    (-,-) 
  g65158/z             (u)     in_1->z F     unmapped_complex2      4  16.0     0    25     334    (-,-) 
  g70260/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     350    (-,-) 
  g63340/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  mem_wstrb_reg[1]/d   -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1202: VIOLATED (-253 ps) Setup Check with Pin mem_wstrb_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -253                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g67202/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     309    (-,-) 
  g65158/z             (u)     in_1->z F     unmapped_complex2      4  16.0     0    25     334    (-,-) 
  g70259/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     350    (-,-) 
  g63335/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  mem_wstrb_reg[0]/d   -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1203: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[1][15]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -253                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g6780/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6761/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6762/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g69412/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g68456/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g70297/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g62945/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][15]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1204: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[1][14]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -253                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g6790/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6764/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6765/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g69402/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g68438/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g70298/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g62948/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][14]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1205: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[1][13]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -253                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g6791/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6767/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6768/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g69439/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g68516/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g70299/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g62951/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][13]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1206: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[1][12]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -253                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g543/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6770/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6771/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g69435/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g68501/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g70293/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g62936/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][12]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1207: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[1][11]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -253                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g542/z   (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6773/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6774/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g69415/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g68460/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g70296/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g62942/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][11]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1208: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[1][10]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -253                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q      (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z  (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z  (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g6794/z  (u)     in_1->z F     unmapped_or2           2   8.0     0    20     233    (-,-) 
  add_1312_30/g6776/z  (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6777/z  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g69416/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g68462/z             (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g70295/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g62939/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][10]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1209: VIOLATED (-253 ps) Setup Check with Pin cpuregs_reg[1][9]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -253                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  reg_pc_reg[4]/q     (u)     clk->q  R     unmapped_d_flop        8  33.6     0   136     136    (-,-) 
  add_1312_30/g6873/z (u)     in_1->z F     unmapped_nand2         4  16.0     0    25     162    (-,-) 
  add_1312_30/g6822/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     177    (-,-) 
  add_1312_30/g6806/z (u)     in_0->z F     unmapped_or2           9  36.0     0    37     214    (-,-) 
  add_1312_30/g540/z  (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     233    (-,-) 
  add_1312_30/g6752/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     249    (-,-) 
  add_1312_30/g6753/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     264    (-,-) 
  g69443/z            (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     280    (-,-) 
  g68525/z            (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     334    (-,-) 
  g70283/z            (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     349    (-,-) 
  g62895/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     365    (-,-) 
  cpuregs_reg[1][9]/d -       -       R     unmapped_d_flop        1     -     -     0     365    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1210: VIOLATED (-251 ps) Setup Check with Pin reg_next_pc_reg[2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -251                  

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk           -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q             (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z                         (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33423/z                         (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33345/z                         (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  add_1564_33_Y_add_1555_32/g574/z (u)     in_1->z F     unmapped_nand2         3  12.0     0    22     282    (-,-) 
  add_1564_33_Y_add_1555_32/g810/z (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     301    (-,-) 
  add_1564_33_Y_add_1555_32/g783/z (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     317    (-,-) 
  add_1564_33_Y_add_1555_32/g784/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     332    (-,-) 
  g68329/z                         (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g70325/z                         (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  reg_next_pc_reg[2]/d             -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1211: VIOLATED (-251 ps) Setup Check with Pin mem_wordsize_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_wordsize_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -251                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z              (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z              (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g62961/z              (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     285    (-,-) 
  g61639/z              (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     313    (-,-) 
  g60580/z              (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     332    (-,-) 
  g59572/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g59412/z              (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  mem_wordsize_reg[1]/d -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1212: VIOLATED (-251 ps) Setup Check with Pin mem_wordsize_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_wordsize_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -251                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z              (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z              (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g62961/z              (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     285    (-,-) 
  g61639/z              (u)     in_0->z R     unmapped_complex2      5  21.0     0    28     313    (-,-) 
  g60580/z              (u)     in_1->z F     unmapped_nand2         2   8.0     0    20     332    (-,-) 
  g59569/z              (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     348    (-,-) 
  g59414/z              (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  mem_wordsize_reg[0]/d -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1213: VIOLATED (-251 ps) Setup Check with Pin decoded_imm_reg[19]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63973/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[19]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1214: VIOLATED (-251 ps) Setup Check with Pin decoded_imm_reg[18]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63959/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[18]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1215: VIOLATED (-251 ps) Setup Check with Pin decoded_imm_reg[17]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63958/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[17]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1216: VIOLATED (-251 ps) Setup Check with Pin decoded_imm_reg[16]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63937/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[16]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1217: VIOLATED (-251 ps) Setup Check with Pin decoded_imm_reg[15]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63929/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[15]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1218: VIOLATED (-251 ps) Setup Check with Pin decoded_imm_reg[14]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63915/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[14]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1219: VIOLATED (-251 ps) Setup Check with Pin decoded_imm_reg[13]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63914/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[13]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1220: VIOLATED (-251 ps) Setup Check with Pin decoded_imm_reg[12]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g65221/z                (u)     in_1->z F     unmapped_nand2         9  36.0     0    37     348    (-,-) 
  g63901/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     363    (-,-) 
  decoded_imm_reg[12]/d   -       -       R     unmapped_d_flop        1     -     -     0     363    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1221: VIOLATED (-248 ps) Setup Check with Pin is_sb_sh_sw_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_sb_sh_sw_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -248                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z          (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z          (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g62989/z          (u)     in_1->z F     unmapped_or2           5  20.0     0    28     330    (-,-) 
  g62762/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     345    (-,-) 
  g59735/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  is_sb_sh_sw_reg/d -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1222: VIOLATED (-248 ps) Setup Check with Pin is_lb_lh_lw_lbu_lhu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_lb_lh_lw_lbu_lhu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -248                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk         -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q           (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z                  (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z                  (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z                  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z                  (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z                  (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g62989/z                  (u)     in_1->z F     unmapped_or2           5  20.0     0    28     330    (-,-) 
  g60979/z                  (u)     in_1->z F     unmapped_or2           1   4.0     0    16     345    (-,-) 
  g59781/z                  (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  is_lb_lh_lw_lbu_lhu_reg/d -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1223: VIOLATED (-248 ps) Setup Check with Pin is_beq_bne_blt_bge_bltu_bgeu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_beq_bne_blt_bge_bltu_bgeu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk                  -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q                    (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z                           (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z                           (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z                           (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z                           (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z                           (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g62989/z                           (u)     in_1->z F     unmapped_or2           5  20.0     0    28     330    (-,-) 
  g60788/z                           (u)     in_0->z F     unmapped_or2           1   4.0     0    16     345    (-,-) 
  g59785/z                           (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  is_beq_bne_blt_bge_bltu_bgeu_reg/d -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1224: VIOLATED (-248 ps) Setup Check with Pin is_alu_reg_reg_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_alu_reg_reg_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -248                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z             (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z             (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z             (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g62989/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     330    (-,-) 
  g62625/z             (u)     in_1->z F     unmapped_or2           1   4.0     0    16     345    (-,-) 
  g59783/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  is_alu_reg_reg_reg/d -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1225: VIOLATED (-248 ps) Setup Check with Pin is_alu_reg_imm_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_alu_reg_imm_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -248                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z             (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z             (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z             (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g62989/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     330    (-,-) 
  g62687/z             (u)     in_1->z F     unmapped_or2           1   4.0     0    16     345    (-,-) 
  g59782/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  is_alu_reg_imm_reg/d -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1226: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[1][19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64021/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70282/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g62892/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][19]/d   -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1227: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[1][17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64021/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70281/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g62889/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][17]/d   -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1228: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[1][8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64021/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70294/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g62937/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][8]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1229: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[1][7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64021/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70284/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g62896/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][7]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1230: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[1][6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64021/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70292/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g62929/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][6]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1231: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[1][5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64021/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70285/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g62900/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][5]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1232: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[1][4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64021/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70291/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g62923/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][4]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1233: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[1][3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64021/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70287/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g62906/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][3]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1234: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[1][2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64021/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70289/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g62918/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][2]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1235: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[1][1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64021/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g70288/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g62911/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][1]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1236: VIOLATED (-248 ps) Setup Check with Pin cpuregs_reg[1][0]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -248                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g69640/z               (u)     in_0->z F     unmapped_complex2     33 132.0     0    55     211    (-,-) 
  g68864/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     226    (-,-) 
  g69998/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     242    (-,-) 
  g65226/z               (u)     in_1->z F     unmapped_or2           3  12.0     0    22     264    (-,-) 
  g64021/z               (u)     in_0->z F     unmapped_or2          64 256.0     0    66     330    (-,-) 
  g63313/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     345    (-,-) 
  g62891/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     361    (-,-) 
  cpuregs_reg[1][0]/d    -       -       R     unmapped_d_flop        1     -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1237: VIOLATED (-248 ps) Setup Check with Pin cpu_state_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -248                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g71434/z                (u)     in_0->z R     unmapped_nand2         2   8.4     0    20     213    (-,-) 
  g69976/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     228    (-,-) 
  g66368/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     250    (-,-) 
  g70037/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     266    (-,-) 
  g64229/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     281    (-,-) 
  g62308/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     297    (-,-) 
  g71297/z                (u)     in_0->z R     unmapped_complex2      2   8.4     0    20     316    (-,-) 
  g59632/z                (u)     in_1->z F     unmapped_complex2      5  20.0     0    28     345    (-,-) 
  g69885/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     360    (-,-) 
  cpu_state_reg[5]/d      -       -       R     unmapped_d_flop        1     -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1238: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[63]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[63]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g648/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g543/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g544/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69880/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[63]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1239: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[62]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[62]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g649/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g546/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g547/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69879/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[62]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1240: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[61]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[61]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g650/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g549/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g550/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69878/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[61]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1241: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[60]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[60]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g651/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g552/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g553/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69877/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[60]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1242: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[59]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[59]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g652/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g555/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g556/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69876/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[59]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1243: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[58]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[58]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g653/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g558/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g559/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69875/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[58]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1244: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[57]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[57]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g654/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g561/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g562/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69874/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[57]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1245: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[56]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[56]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g655/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g564/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g565/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69873/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[56]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1246: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[55]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[55]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g656/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g567/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g568/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69872/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[55]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1247: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[54]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[54]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g657/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g570/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g571/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69871/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[54]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1248: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[53]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[53]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g658/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g573/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g574/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69870/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[53]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1249: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[52]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[52]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g659/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g576/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g577/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69869/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[52]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1250: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[51]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[51]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g660/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g579/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g580/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69868/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[51]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1251: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[50]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[50]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g661/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g582/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g583/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69867/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[50]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1252: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[49]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[49]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g662/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g585/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g586/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69866/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[49]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1253: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[48]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[48]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g697/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g588/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g589/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69865/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[48]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1254: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[47]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[47]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g704/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g591/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g592/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69864/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[47]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1255: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[46]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[46]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g641/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g594/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g595/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69863/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[46]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1256: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[45]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[45]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g642/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g597/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g598/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69862/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[45]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1257: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[44]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[44]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g646/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g600/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g601/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69861/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[44]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1258: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[43]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[43]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g668/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g603/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g604/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69860/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[43]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1259: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[42]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[42]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g677/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g606/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g607/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69859/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[42]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1260: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[41]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[41]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g693/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g609/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g610/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69858/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[41]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1261: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[40]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[40]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g663/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g612/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g613/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69857/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[40]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1262: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[39]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[39]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g664/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g615/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g616/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69856/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[39]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1263: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[38]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[38]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g665/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g618/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g619/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69855/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[38]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1264: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[37]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[37]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g666/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g621/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g622/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69854/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[37]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1265: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[36]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[36]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g672/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g624/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g625/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69853/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[36]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1266: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[35]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[35]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g676/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g627/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g628/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69852/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[35]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1267: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[34]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[34]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g667/z (u)     in_1->z F     unmapped_or2         2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g540/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g541/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     342    (-,-) 
  g69851/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     357    (-,-) 
  count_cycle_reg[34]/d  -       -       R     unmapped_d_flop      1     -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1268: VIOLATED (-245 ps) Setup Check with Pin count_cycle_reg[33]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[33]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g647/z (u)     in_0->z F     unmapped_complex2      2   8.0     0    20     310    (-,-) 
  inc_add_1428_40/g537/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     326    (-,-) 
  inc_add_1428_40/g538/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     342    (-,-) 
  g69850/z               (u)     in_1->z R     unmapped_and2          1   4.2     0    16     357    (-,-) 
  count_cycle_reg[33]/d  -       -       R     unmapped_d_flop        1     -     -     0     357    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1269: VIOLATED (-244 ps) Setup Check with Pin count_instr_reg[32]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[32]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -244                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6  24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1   4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18  72.0     0    46     239    (-,-) 
  inc_add_1559_34/g758/z (u)     in_1->z F     unmapped_or2          33 132.0     0    55     294    (-,-) 
  inc_add_1559_34/g699/z (u)     in_1->z F     unmapped_or2           1   4.0     0    16     309    (-,-) 
  inc_add_1559_34/g700/z (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     325    (-,-) 
  g68216/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     340    (-,-) 
  g67725/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     356    (-,-) 
  count_instr_reg[32]/d  -       -       R     unmapped_d_flop        1     -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1270: VIOLATED (-243 ps) Setup Check with Pin reg_out_reg[8]/clk->d
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -243                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/q    (u)     clk->q  F     unmapped_d_flop       11 44.0     0   139     139    (-,-) 
  add_1801_23/g880/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     162    (-,-) 
  add_1801_23/g836/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     177    (-,-) 
  add_1801_23/g790/z (u)     in_1->z R     unmapped_or2           1  4.2     0    16     193    (-,-) 
  add_1801_23/g776/z (u)     in_1->z F     unmapped_complex2      6 24.0     0    31     224    (-,-) 
  add_1801_23/g533/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     239    (-,-) 
  add_1801_23/g722/z (u)     in_0->z F     unmapped_complex2     10 40.0     0    38     277    (-,-) 
  add_1801_23/g716/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     293    (-,-) 
  add_1801_23/g717/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     308    (-,-) 
  g69583/z           (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     324    (-,-) 
  g63470/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     339    (-,-) 
  g62912/z           (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     355    (-,-) 
  reg_out_reg[8]/d   -       -       R     unmapped_d_flop        1    -     -     0     355    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1271: VIOLATED (-243 ps) Setup Check with Pin instr_lui_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lui_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -243                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z          (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z          (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g62985/z          (u)     in_1->z F     unmapped_or2           3  12.0     0    22     324    (-,-) 
  g62830/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     339    (-,-) 
  g59741/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     355    (-,-) 
  instr_lui_reg/d   -       -       R     unmapped_d_flop        1     -     -     0     355    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1272: VIOLATED (-243 ps) Setup Check with Pin instr_jalr_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_jalr_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -243                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z          (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z          (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g62985/z          (u)     in_1->z F     unmapped_or2           3  12.0     0    22     324    (-,-) 
  g60799/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     339    (-,-) 
  g59784/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     355    (-,-) 
  instr_jalr_reg/d  -       -       R     unmapped_d_flop        1     -     -     0     355    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1273: VIOLATED (-243 ps) Setup Check with Pin instr_auipc_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_auipc_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -243                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z          (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z          (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g62985/z          (u)     in_1->z F     unmapped_or2           3  12.0     0    22     324    (-,-) 
  g62795/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     339    (-,-) 
  g59738/z          (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     355    (-,-) 
  instr_auipc_reg/d -       -       R     unmapped_d_flop        1     -     -     0     355    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1274: VIOLATED (-241 ps) Setup Check with Pin reg_next_pc_reg[1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -241                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g68849/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g68237/z               (u)     in_1->z F     unmapped_or2           1   4.0     0    16     253    (-,-) 
  g66759/z               (u)     in_1->z R     unmapped_nand2        31 130.2     0    54     307    (-,-) 
  g64719/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     322    (-,-) 
  g63873/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     338    (-,-) 
  g70334/z               (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     353    (-,-) 
  reg_next_pc_reg[1]/d   -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1275: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68419/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66234/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70054/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63716/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63546/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[31]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1276: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68350/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66767/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70065/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63675/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63577/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[30]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1277: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68413/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66294/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70058/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63700/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63556/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[29]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1278: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68356/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66707/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70069/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63661/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63590/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[28]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1279: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68359/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66668/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70071/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63650/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63596/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[27]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1280: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68366/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66615/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70076/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63627/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63609/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[26]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1281: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68400/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66414/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70068/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63660/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63588/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[25]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1282: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68387/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66546/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70077/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63620/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63612/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[24]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1283: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68389/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66511/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70075/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63628/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63606/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[23]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1284: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68392/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66486/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70073/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63636/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63600/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[22]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1285: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68395/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66459/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70072/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63644/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63597/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[21]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1286: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68398/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66436/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70070/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63652/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63592/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[20]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1287: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68384/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66580/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70048/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63621/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63379/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[19]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1288: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68403/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66390/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70066/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63668/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63582/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[18]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1289: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68362/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66640/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70074/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63637/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63602/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[17]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1290: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68405/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66362/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70064/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63676/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63574/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[16]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1291: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68408/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66343/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70062/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63684/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63568/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[15]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1292: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68410/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66319/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70060/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63692/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63562/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[14]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1293: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68353/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66751/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70067/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63669/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63583/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[13]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1294: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68416/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66263/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70056/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63708/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63551/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[12]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1295: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68348/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66788/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70063/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63681/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63571/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[11]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1296: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68345/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66807/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70061/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63690/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63566/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[10]/d     -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1297: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68422/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66199/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70053/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63724/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63541/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[9]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1298: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68342/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66823/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70059/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63701/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63559/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[8]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1299: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68424/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66159/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70052/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63732/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63537/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[7]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1300: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68337/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66877/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70057/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63709/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63555/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[6]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1301: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68429/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66136/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70051/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63740/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63531/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[5]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1302: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68333/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66906/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70055/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63719/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63547/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[4]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1303: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68432/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66107/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70050/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63748/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63524/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[3]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1304: VIOLATED (-240 ps) Setup Check with Pin mem_addr_reg[2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -240                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  F     unmapped_d_flop       36 144.0     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z R     unmapped_nand2        65 273.0     0    66     222    (-,-) 
  g71464/z               (u)     in_0->z F     unmapped_nand2        30 120.0     0    53     275    (-,-) 
  g68435/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     291    (-,-) 
  g66087/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     306    (-,-) 
  g70049/z               (u)     in_0->z R     unmapped_complex2      2   4.5     0    16     322    (-,-) 
  g63756/z               (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     337    (-,-) 
  g63519/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     353    (-,-) 
  mem_addr_reg[2]/d      -       -       R     unmapped_d_flop        1     -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1305: VIOLATED (-232 ps) Setup Check with Pin reg_out_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -232                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33450/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33327/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g33300/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g33286/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     276    (-,-) 
  g33247/z                (u)     in_1->z R     unmapped_or2           3  12.6     0    22     298    (-,-) 
  g69483/z                (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     313    (-,-) 
  g70255/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     329    (-,-) 
  g63196/z                (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     344    (-,-) 
  reg_out_reg[7]/d        -       -       R     unmapped_d_flop        1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1306: VIOLATED (-230 ps) Setup Check with Pin decoded_imm_reg[10]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -230                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64721/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g64057/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[10]/d   -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1307: VIOLATED (-230 ps) Setup Check with Pin decoded_imm_reg[9]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -230                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64729/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g64042/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[9]/d    -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1308: VIOLATED (-230 ps) Setup Check with Pin decoded_imm_reg[8]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -230                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64736/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g64040/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[8]/d    -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1309: VIOLATED (-230 ps) Setup Check with Pin decoded_imm_reg[7]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -230                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64742/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g64023/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[7]/d    -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1310: VIOLATED (-230 ps) Setup Check with Pin decoded_imm_reg[6]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -230                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64747/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g64016/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[6]/d    -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1311: VIOLATED (-230 ps) Setup Check with Pin decoded_imm_reg[5]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -230                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g28563/z                (u)     in_0->z R     unmapped_or2           7  29.4     0    34     311    (-,-) 
  g64754/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     326    (-,-) 
  g64009/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     342    (-,-) 
  decoded_imm_reg[5]/d    -       -       R     unmapped_d_flop        1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1312: VIOLATED (-228 ps) Setup Check with Pin mem_state_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_state_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -228                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g67202/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     309    (-,-) 
  g65115/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     324    (-,-) 
  g70356/z             (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     340    (-,-) 
  mem_state_reg[0]/d   -       -       R     unmapped_d_flop        1     -     -     0     340    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1313: VIOLATED (-228 ps) Setup Check with Pin mem_instr_reg/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_instr_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -228                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g67202/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     309    (-,-) 
  g70078/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     324    (-,-) 
  g63763/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     340    (-,-) 
  mem_instr_reg/d      -       -       R     unmapped_d_flop        1     -     -     0     340    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1314: VIOLATED (-227 ps) Setup Check with Pin alu_out_q_reg[4]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -227                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1375/z (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     231    (-,-) 
  sub_1235_38_g1360/z (u)     in_0->z F     unmapped_complex2      6 24.0     0    31     262    (-,-) 
  sub_1235_38_g1339/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     277    (-,-) 
  sub_1235_38_g1340/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     293    (-,-) 
  g33607/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     308    (-,-) 
  g33297/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     324    (-,-) 
  g33276/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     339    (-,-) 
  alu_out_q_reg[4]/d  -       -       R     unmapped_d_flop        1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1315: VIOLATED (-226 ps) Setup Check with Pin latched_is_lu_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) latched_is_lu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -226                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z            (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z            (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z            (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g62961/z            (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     285    (-,-) 
  g60997/z            (u)     in_0->z F     unmapped_nand2         3  12.0     0    22     307    (-,-) 
  g60579/z            (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     322    (-,-) 
  g59624/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     338    (-,-) 
  latched_is_lu_reg/d -       -       R     unmapped_d_flop        1     -     -     0     338    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1316: VIOLATED (-226 ps) Setup Check with Pin latched_is_lh_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) latched_is_lh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -226                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z            (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z            (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z            (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g62961/z            (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     285    (-,-) 
  g60997/z            (u)     in_0->z F     unmapped_nand2         3  12.0     0    22     307    (-,-) 
  g60581/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     322    (-,-) 
  g59635/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     338    (-,-) 
  latched_is_lh_reg/d -       -       R     unmapped_d_flop        1     -     -     0     338    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1317: VIOLATED (-226 ps) Setup Check with Pin latched_is_lb_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) latched_is_lb_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -226                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk   -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q     (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z            (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69962/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67689/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     218    (-,-) 
  g70035/z            (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     243    (-,-) 
  g63910/z            (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     265    (-,-) 
  g62961/z            (u)     in_1->z R     unmapped_nand2         2   8.4     0    20     285    (-,-) 
  g60997/z            (u)     in_0->z F     unmapped_nand2         3  12.0     0    22     307    (-,-) 
  g60583/z            (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     322    (-,-) 
  g59636/z            (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     338    (-,-) 
  latched_is_lb_reg/d -       -       R     unmapped_d_flop        1     -     -     0     338    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1318: VIOLATED (-225 ps) Setup Check with Pin reg_out_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -225                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33450/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33327/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g68231/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g67288/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     276    (-,-) 
  g70042/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     291    (-,-) 
  g63814/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     306    (-,-) 
  g63485/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  g70354/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     338    (-,-) 
  reg_out_reg[6]/d        -       -       R     unmapped_d_flop        1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1319: VIOLATED (-225 ps) Setup Check with Pin reg_out_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -225                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33450/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33327/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g68234/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g67223/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     276    (-,-) 
  g70043/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     291    (-,-) 
  g63803/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     306    (-,-) 
  g63495/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  g70355/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     338    (-,-) 
  reg_out_reg[5]/d        -       -       R     unmapped_d_flop        1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1320: VIOLATED (-225 ps) Setup Check with Pin count_cycle_reg[32]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[32]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -225                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5  21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6  24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1   4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18  72.0     0    46     236    (-,-) 
  inc_add_1428_40/g758/z (u)     in_1->z F     unmapped_or2        33 132.0     0    55     291    (-,-) 
  inc_add_1428_40/g699/z (u)     in_1->z F     unmapped_or2         1   4.0     0    16     306    (-,-) 
  inc_add_1428_40/g700/z (u)     in_1->z R     unmapped_nand2       1   4.2     0    16     322    (-,-) 
  g69849/z               (u)     in_1->z R     unmapped_and2        1   4.2     0    16     338    (-,-) 
  count_cycle_reg[32]/d  -       -       R     unmapped_d_flop      1     -     -     0     338    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1321: VIOLATED (-220 ps) Setup Check with Pin instr_jal_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_jal_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -220                  

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  mem_valid_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q   (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z          (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z          (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z          (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g62885/z          (u)     in_1->z F     unmapped_or2           1   4.0     0    16     317    (-,-) 
  g60787/z          (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     332    (-,-) 
  instr_jal_reg/d   -       -       R     unmapped_d_flop        1     -     -     0     332    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1322: VIOLATED (-220 ps) Setup Check with Pin decoded_imm_j_reg[14]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -220                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z                (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g70353/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     317    (-,-) 
  g61482/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     332    (-,-) 
  decoded_imm_j_reg[14]/d -       -       R     unmapped_d_flop        1     -     -     0     332    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1323: VIOLATED (-220 ps) Setup Check with Pin decoded_imm_j_reg[13]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -220                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z                (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g70352/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     317    (-,-) 
  g61473/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     332    (-,-) 
  decoded_imm_j_reg[13]/d -       -       R     unmapped_d_flop        1     -     -     0     332    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1324: VIOLATED (-220 ps) Setup Check with Pin decoded_imm_j_reg[12]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -220                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk       -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q         (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z                (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z                (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g70274/z                (u)     in_0->z F     unmapped_complex2     44 176.0     0    58     301    (-,-) 
  g70351/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     317    (-,-) 
  g61464/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     332    (-,-) 
  decoded_imm_j_reg[12]/d -       -       R     unmapped_d_flop        1     -     -     0     332    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1325: VIOLATED (-216 ps) Setup Check with Pin reg_pc_reg[31]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -216                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33500/z               (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     244    (-,-) 
  g33438/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g33318/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g33295/z               (u)     in_0->z R     unmapped_complex2      3  12.6     0    22     297    (-,-) 
  g68642/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     313    (-,-) 
  g68511/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     328    (-,-) 
  reg_pc_reg[31]/d       -       -       R     unmapped_d_flop        1     -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1326: VIOLATED (-216 ps) Setup Check with Pin reg_pc_reg[30]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -216                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33500/z               (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     244    (-,-) 
  g33396/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g33359/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g33302/z               (u)     in_0->z R     unmapped_complex2      3  12.6     0    22     297    (-,-) 
  g68647/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     313    (-,-) 
  g68508/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     328    (-,-) 
  reg_pc_reg[30]/d       -       -       R     unmapped_d_flop        1     -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1327: VIOLATED (-216 ps) Setup Check with Pin reg_pc_reg[29]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -216                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33500/z               (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     244    (-,-) 
  g33417/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g33379/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     275    (-,-) 
  g33312/z               (u)     in_0->z R     unmapped_complex2      3  12.6     0    22     297    (-,-) 
  g68653/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     313    (-,-) 
  g68505/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     328    (-,-) 
  reg_pc_reg[29]/d       -       -       R     unmapped_d_flop        1     -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1328: VIOLATED (-216 ps) Setup Check with Pin alu_out_q_reg[3]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -216                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1374/z (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     231    (-,-) 
  sub_1235_38_g166/z  (u)     in_1->z F     unmapped_nand2         2  8.0     0    20     250    (-,-) 
  sub_1235_38_g1336/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     266    (-,-) 
  sub_1235_38_g1337/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     281    (-,-) 
  g71560/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     297    (-,-) 
  g70079/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     312    (-,-) 
  g63771/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     328    (-,-) 
  alu_out_q_reg[3]/d  -       -       R     unmapped_d_flop        1    -     -     0     328    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1329: VIOLATED (-212 ps) Setup Check with Pin mem_valid_reg/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_valid_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     324                  
             Slack:=    -212                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g67202/z             (u)     in_0->z R     unmapped_nand2        69 289.8     0    67     309    (-,-) 
  g70261/z             (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     324    (-,-) 
  mem_valid_reg/d      -       -       R     unmapped_d_flop        1     -     -     0     324    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1330: VIOLATED (-211 ps) Setup Check with Pin decoded_imm_reg[11]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=    -211                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g65782/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     292    (-,-) 
  g65177/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     308    (-,-) 
  g64065/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     323    (-,-) 
  decoded_imm_reg[11]/d   -       -       R     unmapped_d_flop        1     -     -     0     323    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1331: VIOLATED (-210 ps) Setup Check with Pin reg_out_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    -210                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33450/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33327/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g68226/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g67154/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     276    (-,-) 
  g70044/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     291    (-,-) 
  g63784/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     306    (-,-) 
  g63200/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  reg_out_reg[4]/d        -       -       R     unmapped_d_flop        1     -     -     0     322    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1332: VIOLATED (-210 ps) Setup Check with Pin reg_out_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    -210                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33450/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33327/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g68224/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g67355/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     276    (-,-) 
  g70045/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     291    (-,-) 
  g63832/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     306    (-,-) 
  g63225/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  reg_out_reg[3]/d        -       -       R     unmapped_d_flop        1     -     -     0     322    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1333: VIOLATED (-210 ps) Setup Check with Pin reg_out_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    -210                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33450/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33327/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g68229/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g67441/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     276    (-,-) 
  g70046/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     291    (-,-) 
  g63846/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     306    (-,-) 
  g63226/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  reg_out_reg[2]/d        -       -       R     unmapped_d_flop        1     -     -     0     322    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1334: VIOLATED (-210 ps) Setup Check with Pin reg_out_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    -210                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       14  56.0     0   142     142    (-,-) 
  g33789/z                (u)     in_1->z F     unmapped_or2          25 100.0     0    51     193    (-,-) 
  g33450/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     209    (-,-) 
  g33327/z                (u)     in_0->z R     unmapped_complex2      8  33.6     0    36     244    (-,-) 
  g68219/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     260    (-,-) 
  g67636/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     276    (-,-) 
  g70047/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     291    (-,-) 
  g63899/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     306    (-,-) 
  g63233/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     322    (-,-) 
  reg_out_reg[0]/d        -       -       R     unmapped_d_flop        1     -     -     0     322    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1335: VIOLATED (-209 ps) Setup Check with Pin count_instr_reg[31]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -209                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g748/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g702/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g703/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68463/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g65995/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[31]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1336: VIOLATED (-209 ps) Setup Check with Pin count_instr_reg[30]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -209                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g749/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g706/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g707/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68459/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66009/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[30]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1337: VIOLATED (-209 ps) Setup Check with Pin count_instr_reg[29]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -209                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g750/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g633/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g634/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68455/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66022/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[29]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1338: VIOLATED (-209 ps) Setup Check with Pin count_instr_reg[28]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -209                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g751/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g639/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g640/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68451/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66037/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[28]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1339: VIOLATED (-209 ps) Setup Check with Pin count_instr_reg[27]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -209                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g753/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g644/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g645/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68447/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66047/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[27]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1340: VIOLATED (-209 ps) Setup Check with Pin count_instr_reg[26]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -209                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g756/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g670/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g671/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68443/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66062/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[26]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1341: VIOLATED (-209 ps) Setup Check with Pin count_instr_reg[25]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -209                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g757/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g674/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g675/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68439/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g66072/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[25]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1342: VIOLATED (-209 ps) Setup Check with Pin count_instr_reg[24]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -209                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g735/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g679/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g680/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68494/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g67944/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[24]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1343: VIOLATED (-209 ps) Setup Check with Pin count_instr_reg[23]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -209                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g742/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g682/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g683/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68491/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g65802/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[23]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1344: VIOLATED (-209 ps) Setup Check with Pin count_instr_reg[22]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -209                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g743/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g685/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g686/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68488/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g65909/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[22]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1345: VIOLATED (-209 ps) Setup Check with Pin count_instr_reg[21]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -209                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g760/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g688/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g689/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68485/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g65926/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[21]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1346: VIOLATED (-209 ps) Setup Check with Pin count_instr_reg[20]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -209                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g759/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g691/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g692/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68479/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g65946/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[20]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1347: VIOLATED (-209 ps) Setup Check with Pin count_instr_reg[19]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -209                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g754/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g695/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g696/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68475/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g65956/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[19]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1348: VIOLATED (-209 ps) Setup Check with Pin count_instr_reg[18]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -209                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g746/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g630/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g631/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68472/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g65971/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[18]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1349: VIOLATED (-209 ps) Setup Check with Pin count_instr_reg[17]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -209                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g762/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     259    (-,-) 
  inc_add_1559_34/g636/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     274    (-,-) 
  inc_add_1559_34/g637/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     290    (-,-) 
  g68467/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     305    (-,-) 
  g65983/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     321    (-,-) 
  count_instr_reg[17]/d  -       -       R     unmapped_d_flop        1    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1350: VIOLATED (-203 ps) Setup Check with Pin reg_out_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=    -203                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33791/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g33501/z                (u)     in_1->z F     unmapped_or2           8 32.0     0    36     222    (-,-) 
  g33448/z                (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     238    (-,-) 
  g33328/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     254    (-,-) 
  g33309/z                (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     269    (-,-) 
  g33269/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     284    (-,-) 
  g33254/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     300    (-,-) 
  g33243/z                (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     316    (-,-) 
  reg_out_reg[1]/d        -       -       R     unmapped_d_flop        1    -     -     0     316    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1351: VIOLATED (-203 ps) Setup Check with Pin mem_do_prefetch_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_do_prefetch_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -203                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  F     unmapped_d_flop      3   8.3     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z R     unmapped_nand2      70 294.0     0    67     187    (-,-) 
  g66627/z              (u)     in_1->z R     unmapped_or2         1   4.2     0    16     202    (-,-) 
  g65535/z              (u)     in_1->z F     unmapped_nand2       1   4.0     0    16     218    (-,-) 
  g64274/z              (u)     in_0->z R     unmapped_nand2       4  16.8     0    25     243    (-,-) 
  g63294/z              (u)     in_0->z F     unmapped_nand2       4  16.0     0    25     268    (-,-) 
  g62934/z              (u)     in_0->z F     unmapped_or2         1   4.0     0    16     284    (-,-) 
  g60886/z              (u)     in_1->z F     unmapped_or2         1   4.0     0    16     299    (-,-) 
  g60108/z              (u)     in_0->z R     unmapped_nand2       1   4.2     0    16     315    (-,-) 
  mem_do_prefetch_reg/d -       -       R     unmapped_d_flop      1     -     -     0     315    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1352: VIOLATED (-196 ps) Setup Check with Pin decoded_imm_reg[4]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g67641/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     292    (-,-) 
  g65217/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     308    (-,-) 
  decoded_imm_reg[4]/d    -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1353: VIOLATED (-196 ps) Setup Check with Pin decoded_imm_reg[3]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g67651/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     292    (-,-) 
  g65216/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     308    (-,-) 
  decoded_imm_reg[3]/d    -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1354: VIOLATED (-196 ps) Setup Check with Pin decoded_imm_reg[2]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g67666/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     292    (-,-) 
  g65208/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     308    (-,-) 
  decoded_imm_reg[2]/d    -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1355: VIOLATED (-196 ps) Setup Check with Pin decoded_imm_reg[1]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g67678/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     292    (-,-) 
  g65207/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     308    (-,-) 
  decoded_imm_reg[1]/d    -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1356: VIOLATED (-196 ps) Setup Check with Pin decoded_imm_reg[0]/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69125/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     243    (-,-) 
  g69974/z                (u)     in_0->z R     unmapped_complex2      7  29.4     0    34     277    (-,-) 
  g67561/z                (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     292    (-,-) 
  g65225/z                (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     308    (-,-) 
  decoded_imm_reg[0]/d    -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1357: VIOLATED (-196 ps) Setup Check with Pin instr_xor_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_xor_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68854/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     241    (-,-) 
  g67477/z                (u)     in_0->z F     unmapped_or2           8  32.0     0    36     277    (-,-) 
  g64670/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  g63916/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  instr_xor_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1358: VIOLATED (-196 ps) Setup Check with Pin instr_srl_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_srl_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68854/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     241    (-,-) 
  g67477/z                (u)     in_0->z F     unmapped_or2           8  32.0     0    36     277    (-,-) 
  g64642/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  g63943/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  instr_srl_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1359: VIOLATED (-196 ps) Setup Check with Pin instr_sltu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sltu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68854/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     241    (-,-) 
  g67477/z                (u)     in_0->z F     unmapped_or2           8  32.0     0    36     277    (-,-) 
  g64666/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  g63921/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  instr_sltu_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1360: VIOLATED (-196 ps) Setup Check with Pin instr_slt_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_slt_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68854/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     241    (-,-) 
  g67477/z                (u)     in_0->z F     unmapped_or2           8  32.0     0    36     277    (-,-) 
  g64664/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  g63924/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  instr_slt_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1361: VIOLATED (-196 ps) Setup Check with Pin instr_sll_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sll_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68854/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     241    (-,-) 
  g67477/z                (u)     in_0->z F     unmapped_or2           8  32.0     0    36     277    (-,-) 
  g64644/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  g63940/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  instr_sll_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1362: VIOLATED (-196 ps) Setup Check with Pin instr_or_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_or_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68854/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     241    (-,-) 
  g67477/z                (u)     in_0->z F     unmapped_or2           8  32.0     0    36     277    (-,-) 
  g64657/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  g63928/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  instr_or_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1363: VIOLATED (-196 ps) Setup Check with Pin instr_and_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_and_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68854/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     241    (-,-) 
  g67477/z                (u)     in_0->z F     unmapped_or2           8  32.0     0    36     277    (-,-) 
  g64654/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  g63932/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  instr_and_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1364: VIOLATED (-196 ps) Setup Check with Pin instr_add_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_add_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g68854/z                (u)     in_1->z F     unmapped_complex2      3  12.0     0    22     241    (-,-) 
  g67477/z                (u)     in_0->z F     unmapped_or2           8  32.0     0    36     277    (-,-) 
  g64650/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     292    (-,-) 
  g63936/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     308    (-,-) 
  instr_add_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1365: VIOLATED (-190 ps) Setup Check with Pin count_cycle_reg[31]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -190                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g748/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g702/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g703/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g69848/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[31]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1366: VIOLATED (-190 ps) Setup Check with Pin count_cycle_reg[30]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -190                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g749/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g706/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g707/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g69847/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[30]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1367: VIOLATED (-190 ps) Setup Check with Pin count_cycle_reg[29]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -190                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g750/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g633/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g634/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g69846/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[29]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1368: VIOLATED (-190 ps) Setup Check with Pin count_cycle_reg[28]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -190                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g751/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g639/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g640/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g69845/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[28]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1369: VIOLATED (-190 ps) Setup Check with Pin count_cycle_reg[27]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -190                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g753/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g644/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g645/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g69844/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[27]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1370: VIOLATED (-190 ps) Setup Check with Pin count_cycle_reg[26]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -190                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g756/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g670/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g671/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g69843/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[26]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1371: VIOLATED (-190 ps) Setup Check with Pin count_cycle_reg[25]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -190                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g757/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g674/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g675/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g69842/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[25]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1372: VIOLATED (-190 ps) Setup Check with Pin count_cycle_reg[24]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -190                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g735/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g679/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g680/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g69841/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[24]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1373: VIOLATED (-190 ps) Setup Check with Pin count_cycle_reg[23]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -190                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g742/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g682/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g683/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g69840/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[23]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1374: VIOLATED (-190 ps) Setup Check with Pin count_cycle_reg[22]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -190                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g743/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g685/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g686/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g69839/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[22]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1375: VIOLATED (-190 ps) Setup Check with Pin count_cycle_reg[21]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -190                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g760/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g688/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g689/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g69838/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[21]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1376: VIOLATED (-190 ps) Setup Check with Pin count_cycle_reg[20]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -190                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g759/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g691/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g692/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g69837/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[20]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1377: VIOLATED (-190 ps) Setup Check with Pin count_cycle_reg[19]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -190                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g754/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g695/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g696/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g69836/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[19]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1378: VIOLATED (-190 ps) Setup Check with Pin count_cycle_reg[18]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -190                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g746/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g630/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g631/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     287    (-,-) 
  g69835/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     302    (-,-) 
  count_cycle_reg[18]/d  -       -       R     unmapped_d_flop      1    -     -     0     302    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1379: VIOLATED (-190 ps) Setup Check with Pin count_cycle_reg[17]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -190                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g762/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     256    (-,-) 
  inc_add_1428_40/g636/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     271    (-,-) 
  inc_add_1428_40/g637/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     287    (-,-) 
  g69834/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     302    (-,-) 
  count_cycle_reg[17]/d  -       -       R     unmapped_d_flop        1    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1380: VIOLATED (-189 ps) Setup Check with Pin count_instr_reg[16]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=    -189                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g847/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g810/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     194    (-,-) 
  inc_add_1559_34/g763/z (u)     in_0->z F     unmapped_or2          18 72.0     0    46     239    (-,-) 
  inc_add_1559_34/g711/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     255    (-,-) 
  inc_add_1559_34/g712/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     270    (-,-) 
  g68555/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     286    (-,-) 
  g67818/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     301    (-,-) 
  count_instr_reg[16]/d  -       -       R     unmapped_d_flop        1    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1381: VIOLATED (-188 ps) Setup Check with Pin instr_rdinstrh_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_rdinstrh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=    -188                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71440/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67902/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64762/z                (u)     in_1->z F     unmapped_or2           3  12.0     0    22     250    (-,-) 
  g63837/z                (u)     in_1->z F     unmapped_or2           2   8.0     0    20     269    (-,-) 
  g63469/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     285    (-,-) 
  g62893/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     300    (-,-) 
  instr_rdinstrh_reg/d    -       -       R     unmapped_d_flop        1     -     -     0     300    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1382: VIOLATED (-188 ps) Setup Check with Pin instr_rdinstr_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_rdinstr_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=    -188                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71440/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67902/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64762/z                (u)     in_1->z F     unmapped_or2           3  12.0     0    22     250    (-,-) 
  g63837/z                (u)     in_1->z F     unmapped_or2           2   8.0     0    20     269    (-,-) 
  g63444/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     285    (-,-) 
  g63044/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     300    (-,-) 
  instr_rdinstr_reg/d     -       -       R     unmapped_d_flop        1     -     -     0     300    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1383: VIOLATED (-187 ps) Setup Check with Pin mem_do_wdata_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_do_wdata_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=    -187                  

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  F     unmapped_d_flop        3   8.3     0   120     120    (-,-) 
  g69796/z           (u)     in_0->z R     unmapped_nand2        70 294.0     0    67     187    (-,-) 
  g66627/z           (u)     in_1->z R     unmapped_or2           1   4.2     0    16     202    (-,-) 
  g65535/z           (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     218    (-,-) 
  g64274/z           (u)     in_0->z R     unmapped_nand2         4  16.8     0    25     243    (-,-) 
  g63294/z           (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     268    (-,-) 
  g62953/z           (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     284    (-,-) 
  g61677/z           (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     299    (-,-) 
  mem_do_wdata_reg/d -       -       R     unmapped_d_flop        1     -     -     0     299    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1384: VIOLATED (-187 ps) Setup Check with Pin mem_do_rdata_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_do_rdata_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=    -187                  

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  F     unmapped_d_flop        3   8.3     0   120     120    (-,-) 
  g69796/z           (u)     in_0->z R     unmapped_nand2        70 294.0     0    67     187    (-,-) 
  g66627/z           (u)     in_1->z R     unmapped_or2           1   4.2     0    16     202    (-,-) 
  g65535/z           (u)     in_1->z F     unmapped_nand2         1   4.0     0    16     218    (-,-) 
  g64274/z           (u)     in_0->z R     unmapped_nand2         4  16.8     0    25     243    (-,-) 
  g63294/z           (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     268    (-,-) 
  g62999/z           (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     284    (-,-) 
  g61488/z           (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     299    (-,-) 
  mem_do_rdata_reg/d -       -       R     unmapped_d_flop        1     -     -     0     299    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1385: VIOLATED (-184 ps) Setup Check with Pin count_instr_reg[15]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -184                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g767/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g714/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g715/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g68583/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g67800/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[15]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1386: VIOLATED (-184 ps) Setup Check with Pin count_instr_reg[14]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -184                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g768/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g717/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g718/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g68581/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g67807/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[14]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1387: VIOLATED (-184 ps) Setup Check with Pin count_instr_reg[13]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -184                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g769/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g720/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g721/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g68579/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g67812/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[13]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1388: VIOLATED (-184 ps) Setup Check with Pin count_instr_reg[12]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -184                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g765/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g723/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g724/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g67948/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g67775/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[12]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1389: VIOLATED (-184 ps) Setup Check with Pin count_instr_reg[11]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -184                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g764/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g726/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g727/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g68589/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g67780/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[11]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1390: VIOLATED (-184 ps) Setup Check with Pin count_instr_reg[10]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -184                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g770/z (u)     in_1->z F     unmapped_or2           2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g729/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g730/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g68587/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g67788/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[10]/d  -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1391: VIOLATED (-184 ps) Setup Check with Pin count_instr_reg[9]/clk->d
          Group: clk
     Startpoint: (R) count_instr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -184                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6 25.2     0   131     131    (-,-) 
  inc_add_1559_34/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     162    (-,-) 
  inc_add_1559_34/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     178    (-,-) 
  inc_add_1559_34/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     215    (-,-) 
  inc_add_1559_34/g805/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     234    (-,-) 
  inc_add_1559_34/g732/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     250    (-,-) 
  inc_add_1559_34/g733/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     265    (-,-) 
  g68585/z               (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     281    (-,-) 
  g67795/z               (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     296    (-,-) 
  count_instr_reg[9]/d   -       -       R     unmapped_d_flop        1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1392: VIOLATED (-180 ps) Setup Check with Pin alu_out_q_reg[2]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     293                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  sub_1235_38_g1526/z (u)     in_0->z F     unmapped_complex2      4 16.0     0    25     174    (-,-) 
  sub_1235_38_g1471/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     190    (-,-) 
  sub_1235_38_g103/z  (u)     in_1->z F     unmapped_nand2         4 16.0     0    25     215    (-,-) 
  sub_1235_38_g1391/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     231    (-,-) 
  sub_1235_38_g1392/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     246    (-,-) 
  g71557/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     262    (-,-) 
  g64707/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     277    (-,-) 
  g70262/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     293    (-,-) 
  alu_out_q_reg[2]/d  -       -       R     unmapped_d_flop        1    -     -     0     293    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1393: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[28]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33386/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33373/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68749/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68365/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[28]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1394: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[27]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33380/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33348/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68700/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68426/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[27]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1395: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[26]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33385/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33374/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68706/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68383/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[26]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1396: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[25]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33391/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33368/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68767/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68347/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[25]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1397: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[24]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33397/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33361/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68773/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68341/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[24]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1398: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[23]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33403/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33357/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68770/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68344/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[23]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1399: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[22]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33419/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33344/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68956/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68172/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[22]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1400: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[21]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33425/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33340/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68959/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68168/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[21]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1401: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[20]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33381/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33376/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68961/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68165/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[20]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1402: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[19]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33405/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33358/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68973/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68148/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[19]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1403: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[18]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33407/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33356/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68975/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68145/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[18]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1404: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[17]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33418/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33347/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68986/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68135/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[17]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1405: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[16]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33410/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33354/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68978/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68141/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[16]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1406: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[15]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33382/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33378/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68963/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68162/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[15]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1407: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[14]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33406/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33355/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68966/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68158/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[14]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1408: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[13]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33388/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33375/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68968/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68155/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[13]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1409: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[12]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33431/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33336/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68970/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68151/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[12]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1410: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[11]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33384/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33377/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68992/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68131/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[11]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1411: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[10]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33415/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33349/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68983/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68138/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[10]/d       -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1412: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[9]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33390/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33371/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69003/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68118/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[9]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1413: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[8]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33392/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33369/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69006/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68114/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[8]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1414: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[7]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33430/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33339/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68996/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68128/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[7]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1415: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[6]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33402/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33367/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69009/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68111/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[6]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1416: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[5]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33433/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33337/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g68998/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68124/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[5]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1417: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[4]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33442/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33335/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69001/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68121/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[4]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1418: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[3]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33428/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33341/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69012/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68108/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[3]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1419: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[2]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33423/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33345/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69017/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68104/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[2]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1420: VIOLATED (-178 ps) Setup Check with Pin reg_pc_reg[1]/clk->d
          Group: clk
     Startpoint: (R) latched_branch_reg/clk
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  latched_branch_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  latched_branch_reg/q   (u)     clk->q  R     unmapped_d_flop       36 151.2     0   156     156    (-,-) 
  g33822/z               (u)     in_0->z F     unmapped_nand2        65 260.0     0    66     222    (-,-) 
  g33444/z               (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     237    (-,-) 
  g33331/z               (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     260    (-,-) 
  g69019/z               (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     275    (-,-) 
  g68101/z               (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     291    (-,-) 
  reg_pc_reg[1]/d        -       -       R     unmapped_d_flop        1     -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1421: VIOLATED (-172 ps) Setup Check with Pin mem_wdata_reg[23]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=    -172                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33791/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g71427/z                (u)     in_0->z R     unmapped_nand2         8 33.6     0    36     222    (-,-) 
  g68660/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     238    (-,-) 
  g68497/z                (u)     in_1->z R     unmapped_nand2         2  4.5     0    16     254    (-,-) 
  g67449/z                (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     269    (-,-) 
  g64468/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     284    (-,-) 
  mem_wdata_reg[23]/d     -       -       R     unmapped_d_flop        1    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1422: VIOLATED (-172 ps) Setup Check with Pin mem_wdata_reg[22]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=    -172                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33791/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g71427/z                (u)     in_0->z R     unmapped_nand2         8 33.6     0    36     222    (-,-) 
  g68663/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     238    (-,-) 
  g68493/z                (u)     in_1->z R     unmapped_nand2         2  4.5     0    16     254    (-,-) 
  g67435/z                (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     269    (-,-) 
  g64456/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     284    (-,-) 
  mem_wdata_reg[22]/d     -       -       R     unmapped_d_flop        1    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1423: VIOLATED (-172 ps) Setup Check with Pin mem_wdata_reg[21]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=    -172                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33791/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g71427/z                (u)     in_0->z R     unmapped_nand2         8 33.6     0    36     222    (-,-) 
  g68665/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     238    (-,-) 
  g68490/z                (u)     in_1->z R     unmapped_nand2         2  4.5     0    16     254    (-,-) 
  g67422/z                (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     269    (-,-) 
  g64447/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     284    (-,-) 
  mem_wdata_reg[21]/d     -       -       R     unmapped_d_flop        1    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1424: VIOLATED (-172 ps) Setup Check with Pin mem_wdata_reg[20]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=    -172                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33791/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g71427/z                (u)     in_0->z R     unmapped_nand2         8 33.6     0    36     222    (-,-) 
  g68667/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     238    (-,-) 
  g68487/z                (u)     in_1->z R     unmapped_nand2         2  4.5     0    16     254    (-,-) 
  g67412/z                (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     269    (-,-) 
  g64440/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     284    (-,-) 
  mem_wdata_reg[20]/d     -       -       R     unmapped_d_flop        1    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1425: VIOLATED (-172 ps) Setup Check with Pin mem_wdata_reg[19]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=    -172                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33791/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g71427/z                (u)     in_0->z R     unmapped_nand2         8 33.6     0    36     222    (-,-) 
  g68669/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     238    (-,-) 
  g68484/z                (u)     in_1->z R     unmapped_nand2         2  4.5     0    16     254    (-,-) 
  g67394/z                (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     269    (-,-) 
  g64428/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     284    (-,-) 
  mem_wdata_reg[19]/d     -       -       R     unmapped_d_flop        1    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1426: VIOLATED (-172 ps) Setup Check with Pin mem_wdata_reg[18]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=    -172                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33791/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g71427/z                (u)     in_0->z R     unmapped_nand2         8 33.6     0    36     222    (-,-) 
  g68670/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     238    (-,-) 
  g68481/z                (u)     in_1->z R     unmapped_nand2         2  4.5     0    16     254    (-,-) 
  g67376/z                (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     269    (-,-) 
  g64422/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     284    (-,-) 
  mem_wdata_reg[18]/d     -       -       R     unmapped_d_flop        1    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1427: VIOLATED (-172 ps) Setup Check with Pin mem_wdata_reg[17]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=    -172                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33791/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g71427/z                (u)     in_0->z R     unmapped_nand2         8 33.6     0    36     222    (-,-) 
  g68672/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     238    (-,-) 
  g68477/z                (u)     in_1->z R     unmapped_nand2         2  4.5     0    16     254    (-,-) 
  g67363/z                (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     269    (-,-) 
  g64410/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     284    (-,-) 
  mem_wdata_reg[17]/d     -       -       R     unmapped_d_flop        1    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1428: VIOLATED (-172 ps) Setup Check with Pin mem_wdata_reg[16]/clk->d
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=    -172                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       14 58.8     0   142     142    (-,-) 
  g33791/z                (u)     in_1->z F     unmapped_complex2     16 64.0     0    44     187    (-,-) 
  g71427/z                (u)     in_0->z R     unmapped_nand2         8 33.6     0    36     222    (-,-) 
  g68674/z                (u)     in_0->z F     unmapped_nand2         1  4.0     0    16     238    (-,-) 
  g68471/z                (u)     in_1->z R     unmapped_nand2         2  4.5     0    16     254    (-,-) 
  g67353/z                (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     269    (-,-) 
  g64403/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     284    (-,-) 
  mem_wdata_reg[16]/d     -       -       R     unmapped_d_flop        1    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1429: VIOLATED (-171 ps) Setup Check with Pin count_cycle_reg[16]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     283                  
             Slack:=    -171                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g847/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g810/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     191    (-,-) 
  inc_add_1428_40/g763/z (u)     in_0->z F     unmapped_or2        18 72.0     0    46     236    (-,-) 
  inc_add_1428_40/g711/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     252    (-,-) 
  inc_add_1428_40/g712/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     267    (-,-) 
  g69833/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     283    (-,-) 
  count_cycle_reg[16]/d  -       -       R     unmapped_d_flop      1    -     -     0     283    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1430: VIOLATED (-169 ps) Setup Check with Pin is_slli_srli_srai_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[26]/clk
          Clock: (R) clk
       Endpoint: (R) is_slli_srli_srai_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -169                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[26]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[26]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g39682/z                (u)     in_1->z F     unmapped_or2           2  8.0     0    20     148    (-,-) 
  g39683/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     173    (-,-) 
  g68325/z                (u)     in_0->z F     unmapped_or2           2  8.0     0    20     193    (-,-) 
  g67943/z                (u)     in_1->z F     unmapped_or2           3 12.0     0    22     215    (-,-) 
  g64792/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     231    (-,-) 
  g63809/z                (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     250    (-,-) 
  g63484/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     266    (-,-) 
  g63019/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     281    (-,-) 
  is_slli_srli_srai_reg/d -       -       R     unmapped_d_flop        1    -     -     0     281    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1431: VIOLATED (-169 ps) Setup Check with Pin is_sll_srl_sra_reg/clk->d
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[26]/clk
          Clock: (R) clk
       Endpoint: (R) is_sll_srl_sra_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -169                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[26]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[26]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g39682/z                (u)     in_1->z F     unmapped_or2           2  8.0     0    20     148    (-,-) 
  g39683/z                (u)     in_0->z F     unmapped_or2           4 16.0     0    25     173    (-,-) 
  g68325/z                (u)     in_0->z F     unmapped_or2           2  8.0     0    20     193    (-,-) 
  g67943/z                (u)     in_1->z F     unmapped_or2           3 12.0     0    22     215    (-,-) 
  g64792/z                (u)     in_0->z R     unmapped_nand2         1  4.2     0    16     231    (-,-) 
  g63809/z                (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     250    (-,-) 
  g63486/z                (u)     in_1->z F     unmapped_or2           1  4.0     0    16     266    (-,-) 
  g63032/z                (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     281    (-,-) 
  is_sll_srl_sra_reg/d    -       -       R     unmapped_d_flop        1    -     -     0     281    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1432: VIOLATED (-169 ps) Setup Check with Pin instr_xori_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_xori_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -169                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69971/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g68080/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g66219/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_xori_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1433: VIOLATED (-169 ps) Setup Check with Pin instr_sltiu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sltiu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -169                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69971/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g68077/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g66214/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_sltiu_reg/d       -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1434: VIOLATED (-169 ps) Setup Check with Pin instr_slti_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_slti_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -169                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69971/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g68082/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g66233/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_slti_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1435: VIOLATED (-169 ps) Setup Check with Pin instr_ori_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_ori_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -169                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69971/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g68075/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g66203/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_ori_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1436: VIOLATED (-169 ps) Setup Check with Pin instr_bne_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_bne_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -169                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69972/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g68094/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g66274/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_bne_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1437: VIOLATED (-169 ps) Setup Check with Pin instr_bltu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_bltu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -169                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69972/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g68099/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g66293/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_bltu_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1438: VIOLATED (-169 ps) Setup Check with Pin instr_blt_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_blt_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -169                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69972/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g68091/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g66264/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_blt_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1439: VIOLATED (-169 ps) Setup Check with Pin instr_bgeu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_bgeu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -169                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69972/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g68096/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g66286/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_bgeu_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1440: VIOLATED (-169 ps) Setup Check with Pin instr_bge_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_bge_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -169                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69972/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g68089/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g66259/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_bge_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1441: VIOLATED (-169 ps) Setup Check with Pin instr_beq_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_beq_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -169                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69972/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g68087/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g66247/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_beq_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1442: VIOLATED (-169 ps) Setup Check with Pin instr_andi_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_andi_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -169                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69971/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g68072/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g66195/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_andi_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1443: VIOLATED (-169 ps) Setup Check with Pin instr_addi_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_addi_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -169                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71471/z                (u)     in_0->z F     unmapped_complex2      3  12.0     0    22     219    (-,-) 
  g69971/z                (u)     in_1->z F     unmapped_complex2      6  24.0     0    31     250    (-,-) 
  g68084/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g66238/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_addi_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1444: VIOLATED (-168 ps) Setup Check with Pin instr_rdcycleh_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_rdcycleh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -168                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71440/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67902/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64762/z                (u)     in_1->z F     unmapped_or2           3  12.0     0    22     250    (-,-) 
  g63831/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g63474/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_rdcycleh_reg/d    -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1445: VIOLATED (-168 ps) Setup Check with Pin instr_rdcycle_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_rdcycle_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -168                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71440/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     212    (-,-) 
  g67902/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     227    (-,-) 
  g64762/z                (u)     in_1->z F     unmapped_or2           3  12.0     0    22     250    (-,-) 
  g64007/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g63390/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  instr_rdcycle_reg/d     -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1446: VIOLATED (-168 ps) Setup Check with Pin count_instr_reg[8]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -168                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39634/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g68666/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68561/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g67685/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[8]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1447: VIOLATED (-168 ps) Setup Check with Pin count_instr_reg[7]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -168                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39634/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g68666/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68563/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g67690/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[7]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1448: VIOLATED (-168 ps) Setup Check with Pin count_instr_reg[6]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -168                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39634/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g68666/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68565/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g67696/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[6]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1449: VIOLATED (-168 ps) Setup Check with Pin count_instr_reg[5]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -168                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39634/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g68666/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68567/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g67704/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[5]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1450: VIOLATED (-168 ps) Setup Check with Pin count_instr_reg[4]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -168                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39634/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g68666/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68569/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g67709/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[4]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1451: VIOLATED (-168 ps) Setup Check with Pin count_instr_reg[3]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -168                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39634/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g68666/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68571/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g67716/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[3]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1452: VIOLATED (-168 ps) Setup Check with Pin count_instr_reg[2]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -168                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39634/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g68666/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68573/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g67721/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[2]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1453: VIOLATED (-168 ps) Setup Check with Pin count_instr_reg[1]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -168                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39634/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g68666/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68575/z             (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     265    (-,-) 
  g67729/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[1]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1454: VIOLATED (-168 ps) Setup Check with Pin count_instr_reg[0]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -168                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  R     unmapped_d_flop        9  37.8     0   137     137    (-,-) 
  g39634/z             (u)     in_1->z F     unmapped_nand2        42 168.0     0    58     195    (-,-) 
  g68666/z             (u)     in_0->z F     unmapped_complex2     97  40.0     0    55     250    (-,-) 
  g68578/z             (u)     in_0->z F     unmapped_or2           1   4.0     0    16     265    (-,-) 
  g67736/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     281    (-,-) 
  count_instr_reg[0]/d -       -       R     unmapped_d_flop        1     -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1455: VIOLATED (-166 ps) Setup Check with Pin count_cycle_reg[15]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -166                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g767/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g714/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g715/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g69832/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[15]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1456: VIOLATED (-166 ps) Setup Check with Pin count_cycle_reg[14]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -166                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g768/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g717/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g718/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g69831/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[14]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1457: VIOLATED (-166 ps) Setup Check with Pin count_cycle_reg[13]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -166                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g769/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g720/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g721/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g69830/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[13]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1458: VIOLATED (-166 ps) Setup Check with Pin count_cycle_reg[12]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -166                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g765/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g723/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g724/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g69829/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[12]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1459: VIOLATED (-166 ps) Setup Check with Pin count_cycle_reg[11]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -166                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g764/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g726/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g727/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g69828/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[11]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1460: VIOLATED (-166 ps) Setup Check with Pin count_cycle_reg[10]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -166                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g770/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g729/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g730/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     262    (-,-) 
  g69827/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     278    (-,-) 
  count_cycle_reg[10]/d  -       -       R     unmapped_d_flop      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1461: VIOLATED (-166 ps) Setup Check with Pin count_cycle_reg[9]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -166                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2           9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g805/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     232    (-,-) 
  inc_add_1428_40/g732/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     247    (-,-) 
  inc_add_1428_40/g733/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     262    (-,-) 
  g69826/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     278    (-,-) 
  count_cycle_reg[9]/d   -       -       R     unmapped_d_flop        1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1462: VIOLATED (-166 ps) Setup Check with Pin decoder_pseudo_trigger_reg/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) decoder_pseudo_trigger_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -166                  

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk            -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q              (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z                     (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g66627/z                     (u)     in_1->z F     unmapped_or2           1   4.0     0    16     202    (-,-) 
  g65535/z                     (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  g64274/z                     (u)     in_0->z F     unmapped_nand2         4  16.0     0    25     243    (-,-) 
  g63164/z                     (u)     in_0->z F     unmapped_or2           2   8.0     0    20     262    (-,-) 
  g70358/z                     (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     278    (-,-) 
  decoder_pseudo_trigger_reg/d -       -       R     unmapped_d_flop        1     -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1463: VIOLATED (-164 ps) Setup Check with Pin mem_state_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_state_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=    -164                  

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk  -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q    (u)     clk->q  F     unmapped_d_flop        3   8.3     0   120     120    (-,-) 
  g69796/z           (u)     in_0->z R     unmapped_nand2        70 294.0     0    67     187    (-,-) 
  g68309/z           (u)     in_1->z R     unmapped_or2           2   8.4     0    20     206    (-,-) 
  g67058/z           (u)     in_0->z F     unmapped_nand2         2   8.0     0    20     226    (-,-) 
  g65116/z           (u)     in_0->z F     unmapped_or2           2   8.0     0    20     245    (-,-) 
  g63826/z           (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     261    (-,-) 
  g63487/z           (u)     in_0->z R     unmapped_complex2      1   4.2     0    16     276    (-,-) 
  mem_state_reg[1]/d -       -       R     unmapped_d_flop        1     -     -     0     276    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1464: VIOLATED (-164 ps) Setup Check with Pin instr_sub_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sub_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=    -164                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z R     unmapped_complex2     62 260.4     0    65     196    (-,-) 
  g71470/z                (u)     in_0->z F     unmapped_nand2        22  88.0     0    49     245    (-,-) 
  g68954/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g63782/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     276    (-,-) 
  instr_sub_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     276    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1465: VIOLATED (-164 ps) Setup Check with Pin instr_sra_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sra_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=    -164                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  F     unmapped_d_flop        6  24.0     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z R     unmapped_complex2     62 260.4     0    65     196    (-,-) 
  g71470/z                (u)     in_0->z F     unmapped_nand2        22  88.0     0    49     245    (-,-) 
  g68635/z                (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     260    (-,-) 
  g64036/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     276    (-,-) 
  instr_sra_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     276    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1466: VIOLATED (-162 ps) Setup Check with Pin instr_srli_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_srli_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     274                  
             Slack:=    -162                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71430/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68502/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g67524/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     258    (-,-) 
  g64503/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     274    (-,-) 
  instr_srli_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     274    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1467: VIOLATED (-162 ps) Setup Check with Pin instr_slli_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_slli_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     274                  
             Slack:=    -162                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71430/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68504/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g67531/z                (u)     in_1->z F     unmapped_or2           1   4.0     0    16     258    (-,-) 
  g64513/z                (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     274    (-,-) 
  instr_slli_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     274    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1468: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[31]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g70019/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64713/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[31]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1469: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[30]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g70020/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64723/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[30]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1470: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[29]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g70021/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64733/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[29]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1471: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[28]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g70022/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64743/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[28]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1472: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[27]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g70023/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64753/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[27]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1473: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[26]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g70024/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64763/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[26]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1474: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[25]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g70025/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64773/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[25]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1475: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[24]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g70026/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64783/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[24]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1476: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[15]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g66728/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64680/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[15]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1477: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[14]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g66517/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64815/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[14]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1478: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[13]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g66715/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64687/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[13]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1479: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[12]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g66530/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64803/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[12]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1480: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[11]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g66706/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64695/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[11]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1481: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[10]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g66541/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64797/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[10]/d  -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1482: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[9]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g66691/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64703/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[9]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1483: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[8]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g66549/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64790/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[8]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1484: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g66744/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64665/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[7]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1485: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g66750/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64662/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[6]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1486: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g66830/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64592/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[5]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1487: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g66834/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64589/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[4]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1488: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g66838/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64586/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[3]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1489: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g66847/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64579/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[2]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1490: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g66855/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64574/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[1]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1491: VIOLATED (-161 ps) Setup Check with Pin mem_wdata_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_state_reg[1]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        5  20.0     0   128     128    (-,-) 
  g69801/z             (u)     in_1->z F     unmapped_or2           5  20.0     0    28     157    (-,-) 
  g68821/z             (u)     in_0->z F     unmapped_or2           2   8.0     0    20     176    (-,-) 
  g68285/z             (u)     in_0->z F     unmapped_complex2     66 264.0     0    66     242    (-,-) 
  g66859/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     258    (-,-) 
  g64571/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     273    (-,-) 
  mem_wdata_reg[0]/d   -       -       R     unmapped_d_flop        1     -     -     0     273    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1492: VIOLATED (-160 ps) Setup Check with Pin latched_rd_reg[4]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     272                  
             Slack:=    -160                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q   (u)     clk->q  F     unmapped_d_flop       38 152.0     0   157     157    (-,-) 
  g69536/z             (u)     in_0->z R     unmapped_nand2         6  25.2     0    31     188    (-,-) 
  g69961/z             (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     213    (-,-) 
  g68535/z             (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     241    (-,-) 
  g67591/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     257    (-,-) 
  g64542/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     272    (-,-) 
  latched_rd_reg[4]/d  -       -       R     unmapped_d_flop        1     -     -     0     272    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1493: VIOLATED (-160 ps) Setup Check with Pin latched_rd_reg[3]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     272                  
             Slack:=    -160                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q   (u)     clk->q  F     unmapped_d_flop       38 152.0     0   157     157    (-,-) 
  g69536/z             (u)     in_0->z R     unmapped_nand2         6  25.2     0    31     188    (-,-) 
  g69961/z             (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     213    (-,-) 
  g68535/z             (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     241    (-,-) 
  g67595/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     257    (-,-) 
  g64551/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     272    (-,-) 
  latched_rd_reg[3]/d  -       -       R     unmapped_d_flop        1     -     -     0     272    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1494: VIOLATED (-160 ps) Setup Check with Pin latched_rd_reg[2]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     272                  
             Slack:=    -160                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q   (u)     clk->q  F     unmapped_d_flop       38 152.0     0   157     157    (-,-) 
  g69536/z             (u)     in_0->z R     unmapped_nand2         6  25.2     0    31     188    (-,-) 
  g69961/z             (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     213    (-,-) 
  g68535/z             (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     241    (-,-) 
  g67599/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     257    (-,-) 
  g64555/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     272    (-,-) 
  latched_rd_reg[2]/d  -       -       R     unmapped_d_flop        1     -     -     0     272    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1495: VIOLATED (-160 ps) Setup Check with Pin latched_rd_reg[1]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     272                  
             Slack:=    -160                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q   (u)     clk->q  F     unmapped_d_flop       38 152.0     0   157     157    (-,-) 
  g69536/z             (u)     in_0->z R     unmapped_nand2         6  25.2     0    31     188    (-,-) 
  g69961/z             (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     213    (-,-) 
  g68535/z             (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     241    (-,-) 
  g67603/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     257    (-,-) 
  g64558/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     272    (-,-) 
  latched_rd_reg[1]/d  -       -       R     unmapped_d_flop        1     -     -     0     272    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1496: VIOLATED (-160 ps) Setup Check with Pin latched_rd_reg[0]/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     272                  
             Slack:=    -160                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[3]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[3]/q   (u)     clk->q  F     unmapped_d_flop       38 152.0     0   157     157    (-,-) 
  g69536/z             (u)     in_0->z R     unmapped_nand2         6  25.2     0    31     188    (-,-) 
  g69961/z             (u)     in_0->z R     unmapped_complex2      4  16.8     0    25     213    (-,-) 
  g68535/z             (u)     in_1->z F     unmapped_nand2         5  20.0     0    28     241    (-,-) 
  g67608/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     257    (-,-) 
  g64567/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     272    (-,-) 
  latched_rd_reg[0]/d  -       -       R     unmapped_d_flop        1     -     -     0     272    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1497: VIOLATED (-156 ps) Setup Check with Pin alu_out_q_reg[1]/clk->d
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     268                  
             Slack:=    -156                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/clk  -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/q    (u)     clk->q  F     unmapped_d_flop       23 88.3     0   149     149    (-,-) 
  add_1235_58_g1424/z (u)     in_0->z F     unmapped_or2           3 12.0     0    22     171    (-,-) 
  add_1235_58_g1361/z (u)     in_0->z R     unmapped_nand2         2  8.4     0    20     191    (-,-) 
  add_1235_58_g1314/z (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     206    (-,-) 
  add_1235_58_g1315/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     222    (-,-) 
  g71553/z            (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     237    (-,-) 
  g64577/z            (u)     in_1->z R     unmapped_complex2      1  4.2     0    16     253    (-,-) 
  g70263/z            (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     268    (-,-) 
  alu_out_q_reg[1]/d  -       -       R     unmapped_d_flop        1    -     -     0     268    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1498: VIOLATED (-149 ps) Setup Check with Pin latched_stalu_reg/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) latched_stalu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=    -149                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/q   (u)     clk->q  F     unmapped_d_flop        9  36.0     0   137     137    (-,-) 
  g69577/z             (u)     in_0->z F     unmapped_complex2     35 140.0     0    55     193    (-,-) 
  g68664/z             (u)     in_0->z F     unmapped_or2           3  12.0     0    22     215    (-,-) 
  g42401/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     230    (-,-) 
  g67095/z             (u)     in_0->z F     unmapped_nand2         1   4.0     0    16     246    (-,-) 
  g64561/z             (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     261    (-,-) 
  latched_stalu_reg/d  -       -       R     unmapped_d_flop        1     -     -     0     261    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1499: VIOLATED (-146 ps) Setup Check with Pin count_cycle_reg[8]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -146                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g862/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g838/z (u)     in_1->z F     unmapped_or2         9 36.0     0    37     212    (-,-) 
  inc_add_1428_40/g780/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     228    (-,-) 
  inc_add_1428_40/g781/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     243    (-,-) 
  g69825/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     258    (-,-) 
  count_cycle_reg[8]/d   -       -       R     unmapped_d_flop      1    -     -     0     258    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1500: VIOLATED (-146 ps) Setup Check with Pin is_jalr_addi_slti_sltiu_xori_ori_andi_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_jalr_addi_slti_sltiu_xori_ori_andi_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -146                  

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk                     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q                       (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                                    (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71430/z                                    (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g69973/z                                    (u)     in_1->z F     unmapped_complex2      1   4.0     0    16     243    (-,-) 
  g67963/z                                    (u)     in_1->z R     unmapped_complex2      1   4.2     0    16     258    (-,-) 
  is_jalr_addi_slti_sltiu_xori_ori_andi_reg/d -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1501: VIOLATED (-146 ps) Setup Check with Pin instr_sw_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sw_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -146                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71431/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68070/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g66182/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_sw_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1502: VIOLATED (-146 ps) Setup Check with Pin instr_srai_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_srai_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -146                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71430/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g64540/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g64033/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_srai_reg/d        -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1503: VIOLATED (-146 ps) Setup Check with Pin instr_sh_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -146                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71431/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68068/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g66175/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_sh_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1504: VIOLATED (-146 ps) Setup Check with Pin instr_sb_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_sb_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -146                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71431/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68071/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g66189/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_sb_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1505: VIOLATED (-146 ps) Setup Check with Pin instr_lw_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lw_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -146                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68054/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g66122/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_lw_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1506: VIOLATED (-146 ps) Setup Check with Pin instr_lhu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lhu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -146                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68061/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g66151/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_lhu_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1507: VIOLATED (-146 ps) Setup Check with Pin instr_lh_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lh_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -146                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68066/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g66167/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_lh_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1508: VIOLATED (-146 ps) Setup Check with Pin instr_lbu_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lbu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -146                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68062/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g66157/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_lbu_reg/d         -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1509: VIOLATED (-146 ps) Setup Check with Pin instr_lb_reg/clk->d
          Group: clk
     Startpoint: (R) decoder_trigger_reg/clk
          Clock: (R) clk
       Endpoint: (R) instr_lb_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=    -146                  

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/clk -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  decoder_trigger_reg/q   (u)     clk->q  R     unmapped_d_flop        6  25.2     0   131     131    (-,-) 
  g33785/z                (u)     in_1->z F     unmapped_complex2     62 248.0     0    65     196    (-,-) 
  g71429/z                (u)     in_0->z F     unmapped_complex2      6  24.0     0    31     227    (-,-) 
  g68052/z                (u)     in_0->z F     unmapped_or2           1   4.0     0    16     243    (-,-) 
  g66115/z                (u)     in_0->z R     unmapped_nand2         1   4.2     0    16     258    (-,-) 
  instr_lb_reg/d          -       -       R     unmapped_d_flop        1     -     -     0     258    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1510: VIOLATED (-142 ps) Setup Check with Pin count_cycle_reg[7]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=    -142                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g874/z (u)     in_1->z F     unmapped_or2         5 20.0     0    28     188    (-,-) 
  inc_add_1428_40/g823/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     207    (-,-) 
  inc_add_1428_40/g783/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     223    (-,-) 
  inc_add_1428_40/g784/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     238    (-,-) 
  g69824/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     254    (-,-) 
  count_cycle_reg[7]/d   -       -       R     unmapped_d_flop      1    -     -     0     254    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1511: VIOLATED (-142 ps) Setup Check with Pin count_cycle_reg[6]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=    -142                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g874/z (u)     in_1->z F     unmapped_or2         5 20.0     0    28     188    (-,-) 
  inc_add_1428_40/g809/z (u)     in_1->z F     unmapped_or2         2  8.0     0    20     207    (-,-) 
  inc_add_1428_40/g788/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     223    (-,-) 
  inc_add_1428_40/g789/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     238    (-,-) 
  g69823/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     254    (-,-) 
  count_cycle_reg[6]/d   -       -       R     unmapped_d_flop      1    -     -     0     254    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1512: VIOLATED (-142 ps) Setup Check with Pin count_cycle_reg[5]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=    -142                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g874/z (u)     in_1->z F     unmapped_or2           5 20.0     0    28     188    (-,-) 
  inc_add_1428_40/g820/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     207    (-,-) 
  inc_add_1428_40/g791/z (u)     in_1->z F     unmapped_or2           1  4.0     0    16     223    (-,-) 
  inc_add_1428_40/g792/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     238    (-,-) 
  g69822/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     254    (-,-) 
  count_cycle_reg[5]/d   -       -       R     unmapped_d_flop        1    -     -     0     254    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1513: VIOLATED (-122 ps) Setup Check with Pin count_cycle_reg[4]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     234                  
             Slack:=    -122                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g874/z (u)     in_1->z F     unmapped_or2         5 20.0     0    28     188    (-,-) 
  inc_add_1428_40/g834/z (u)     in_0->z F     unmapped_or2         1  4.0     0    16     203    (-,-) 
  inc_add_1428_40/g835/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     219    (-,-) 
  g69821/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     234    (-,-) 
  count_cycle_reg[4]/d   -       -       R     unmapped_d_flop      1    -     -     0     234    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1514: VIOLATED (-121 ps) Setup Check with Pin mem_rdata_q_reg[5]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=    -121                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68750/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68364/z             (u)     in_1->z R     unmapped_nand2         6  25.2     0    31     233    (-,-) 
  mem_rdata_q_reg[5]/d -       -       R     unmapped_d_flop        6     -     -     0     233    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1515: VIOLATED (-115 ps) Setup Check with Pin mem_rdata_q_reg[6]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=    -115                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68651/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68506/z             (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     227    (-,-) 
  mem_rdata_q_reg[6]/d -       -       R     unmapped_d_flop        4     -     -     0     227    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1516: VIOLATED (-115 ps) Setup Check with Pin mem_rdata_q_reg[4]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=    -115                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68657/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68498/z             (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     227    (-,-) 
  mem_rdata_q_reg[4]/d -       -       R     unmapped_d_flop        4     -     -     0     227    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1517: VIOLATED (-115 ps) Setup Check with Pin mem_rdata_q_reg[3]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=    -115                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68753/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68361/z             (u)     in_1->z R     unmapped_nand2         4  16.8     0    25     227    (-,-) 
  mem_rdata_q_reg[3]/d -       -       R     unmapped_d_flop        4     -     -     0     227    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1518: VIOLATED (-114 ps) Setup Check with Pin count_cycle_reg[3]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     226                  
             Slack:=    -114                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2         6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g875/z (u)     in_0->z F     unmapped_complex2      2  8.0     0    20     179    (-,-) 
  inc_add_1428_40/g831/z (u)     in_0->z F     unmapped_or2           1  4.0     0    16     195    (-,-) 
  inc_add_1428_40/g832/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     210    (-,-) 
  g69820/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     226    (-,-) 
  count_cycle_reg[3]/d   -       -       R     unmapped_d_flop        1    -     -     0     226    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1519: VIOLATED (-112 ps) Setup Check with Pin mem_rdata_q_reg[14]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=    -112                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68707/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68421/z              (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[14]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1520: VIOLATED (-112 ps) Setup Check with Pin mem_rdata_q_reg[13]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=    -112                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68710/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68418/z              (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[13]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1521: VIOLATED (-112 ps) Setup Check with Pin mem_rdata_q_reg[12]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=    -112                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68713/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68415/z              (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[12]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1522: VIOLATED (-112 ps) Setup Check with Pin mem_rdata_q_reg[2]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=    -112                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68762/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68352/z             (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[2]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1523: VIOLATED (-112 ps) Setup Check with Pin mem_rdata_q_reg[1]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=    -112                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68756/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68358/z             (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[1]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1524: VIOLATED (-112 ps) Setup Check with Pin mem_rdata_q_reg[0]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=    -112                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g68759/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68355/z             (u)     in_1->z R     unmapped_nand2         3  12.6     0    22     224    (-,-) 
  mem_rdata_q_reg[0]/d -       -       R     unmapped_d_flop        3     -     -     0     224    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1525: VIOLATED (-106 ps) Setup Check with Pin is_lui_auipc_jal_jalr_addi_add_sub_reg/clk->d
          Group: clk
     Startpoint: (R) instr_jal_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_lui_auipc_jal_jalr_addi_add_sub_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  instr_jal_reg/clk                        -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  instr_jal_reg/q                          (u)     clk->q  R     unmapped_d_flop     27 113.4     0   152     152    (-,-) 
  g33756/z                                 (u)     in_1->z R     unmapped_or2         1   4.2     0    16     168    (-,-) 
  g33599/z                                 (u)     in_0->z R     unmapped_or2         2   8.4     0    20     187    (-,-) 
  g33401/z                                 (u)     in_1->z R     unmapped_or2         1   4.2     0    16     202    (-,-) 
  g33883/z                                 (u)     in_1->z R     unmapped_and2        1   4.2     0    16     218    (-,-) 
  is_lui_auipc_jal_jalr_addi_add_sub_reg/d -       -       R     unmapped_d_flop      1     -     -     0     218    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1526: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[31]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69178/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67972/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[31]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1527: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[30]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69167/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67976/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[30]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1528: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[29]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69159/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67979/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[29]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1529: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[28]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69155/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67983/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[28]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1530: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[27]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69151/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67986/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[27]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1531: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[26]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69143/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67990/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[26]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1532: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[25]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69139/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67993/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[25]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1533: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[24]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69132/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g67997/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[24]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1534: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[23]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69128/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68000/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[23]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1535: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[22]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69122/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68004/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[22]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1536: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[21]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69116/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68007/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[21]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1537: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[20]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69111/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68011/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[20]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1538: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[19]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69105/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68014/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[19]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1539: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[18]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69097/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68018/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[18]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1540: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[17]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69093/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68021/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[17]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1541: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[16]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69087/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68025/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[16]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1542: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[15]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69082/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68028/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[15]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1543: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[11]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69078/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68032/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[11]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1544: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[10]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk     -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q       (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z              (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69075/z              (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68035/z              (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[10]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1545: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[9]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69070/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68041/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[9]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1546: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[8]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69068/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68045/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[8]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1547: VIOLATED (-106 ps) Setup Check with Pin mem_rdata_q_reg[7]/clk->d
          Group: clk
     Startpoint: (R) mem_valid_reg/clk
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=    -106                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  mem_valid_reg/clk    -       -       R     (arrival)           1555     -     0     -       0    (-,-) 
  mem_valid_reg/q      (u)     clk->q  R     unmapped_d_flop        3   8.7     0   120     120    (-,-) 
  g69796/z             (u)     in_0->z F     unmapped_nand2        70 280.0     0    67     187    (-,-) 
  g69066/z             (u)     in_0->z F     unmapped_complex2      1   4.0     0    16     202    (-,-) 
  g68048/z             (u)     in_1->z R     unmapped_nand2         1   4.2     0    16     218    (-,-) 
  mem_rdata_q_reg[7]/d -       -       R     unmapped_d_flop        1     -     -     0     218    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1548: VIOLATED (-94 ps) Setup Check with Pin count_cycle_reg[2]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     206                  
             Slack:=     -94                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g888/z (u)     in_0->z F     unmapped_nand2       6 24.0     0    31     160    (-,-) 
  inc_add_1428_40/g854/z (u)     in_1->z F     unmapped_or2         1  4.0     0    16     175    (-,-) 
  inc_add_1428_40/g855/z (u)     in_1->z R     unmapped_nand2       1  4.2     0    16     191    (-,-) 
  g69819/z               (u)     in_1->z R     unmapped_and2        1  4.2     0    16     206    (-,-) 
  count_cycle_reg[2]/d   -       -       R     unmapped_d_flop      1    -     -     0     206    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1549: VIOLATED (-63 ps) Setup Check with Pin count_cycle_reg[1]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -63                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 21.0     0   128     128    (-,-) 
  inc_add_1428_40/g883/z (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     144    (-,-) 
  inc_add_1428_40/g884/z (u)     in_1->z R     unmapped_nand2         1  4.2     0    16     160    (-,-) 
  g69818/z               (u)     in_1->z R     unmapped_and2          1  4.2     0    16     175    (-,-) 
  count_cycle_reg[1]/d   -       -       R     unmapped_d_flop        1    -     -     0     175    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1550: VIOLATED (-55 ps) Setup Check with Pin is_lui_auipc_jal_reg/clk->d
          Group: clk
     Startpoint: (R) instr_jal_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_lui_auipc_jal_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     168                  
             Slack:=     -55                  

#--------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  instr_jal_reg/clk      -       -       R     (arrival)         1555     -     0     -       0    (-,-) 
  instr_jal_reg/q        (u)     clk->q  R     unmapped_d_flop     27 113.4     0   152     152    (-,-) 
  g69200/z               (u)     in_1->z R     unmapped_or2         1   4.2     0    16     168    (-,-) 
  is_lui_auipc_jal_reg/d -       -       R     unmapped_d_flop      1     -     -     0     168    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1551: VIOLATED (-46 ps) Setup Check with Pin is_lbu_lhu_lw_reg/clk->d
          Group: clk
     Startpoint: (R) instr_lbu_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_lbu_lhu_lw_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     158                  
             Slack:=     -46                  

#----------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  instr_lbu_reg/clk   -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  instr_lbu_reg/q     (u)     clk->q  R     unmapped_d_flop      3 12.6     0   123     123    (-,-) 
  g69610/z            (u)     in_1->z R     unmapped_or2         1  4.2     0    16     138    (-,-) 
  g68993/z            (u)     in_0->z R     unmapped_or2         2  8.4     0    20     158    (-,-) 
  is_lbu_lhu_lw_reg/d -       -       R     unmapped_d_flop      2    -     -     0     158    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1552: VIOLATED (-43 ps) Setup Check with Pin is_sltiu_bltu_sltu_reg/clk->d
          Group: clk
     Startpoint: (R) instr_sltiu_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_sltiu_bltu_sltu_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=     -43                  

#---------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  instr_sltiu_reg/clk      -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  instr_sltiu_reg/q        (u)     clk->q  R     unmapped_d_flop      2  8.4     0   120     120    (-,-) 
  g69621/z                 (u)     in_1->z R     unmapped_or2         2  8.4     0    20     139    (-,-) 
  g68856/z                 (u)     in_0->z R     unmapped_or2         1  4.2     0    16     155    (-,-) 
  is_sltiu_bltu_sltu_reg/d -       -       R     unmapped_d_flop      1    -     -     0     155    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1553: VIOLATED (-43 ps) Setup Check with Pin is_slti_blt_slt_reg/clk->d
          Group: clk
     Startpoint: (R) instr_slt_reg/clk
          Clock: (R) clk
       Endpoint: (R) is_slti_blt_slt_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=     -43                  

#------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  instr_slt_reg/clk     -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  instr_slt_reg/q       (u)     clk->q  R     unmapped_d_flop      2  8.4     0   120     120    (-,-) 
  g69624/z              (u)     in_1->z R     unmapped_or2         2  8.4     0    20     139    (-,-) 
  g68857/z              (u)     in_0->z R     unmapped_or2         1  4.2     0    16     155    (-,-) 
  is_slti_blt_slt_reg/d -       -       R     unmapped_d_flop      1    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1554: VIOLATED (-32 ps) Setup Check with Pin count_cycle_reg[0]/clk->d
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     144                  
             Slack:=     -32                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/clk -       -       R     (arrival)           1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   128     128    (-,-) 
  g69817/z               (u)     in_0->z R     unmapped_complex2      1  4.2     0    16     144    (-,-) 
  count_cycle_reg[0]/d   -       -       R     unmapped_d_flop        1    -     -     0     144    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 1555: VIOLATED (-29 ps) Setup Check with Pin trap_reg/clk->d
          Group: clk
     Startpoint: (R) cpu_state_reg[7]/clk
          Clock: (R) clk
       Endpoint: (R) trap_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      38                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     141                  
             Slack:=     -29                  

#-----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  cpu_state_reg[7]/clk -       -       R     (arrival)         1555    -     0     -       0    (-,-) 
  cpu_state_reg[7]/q   (u)     clk->q  R     unmapped_d_flop      4 16.8     0   126     126    (-,-) 
  g69881/z             (u)     in_1->z R     unmapped_and2        1  4.2     0    16     141    (-,-) 
  trap_reg/d           -       -       R     unmapped_d_flop      1    -     -     0     141    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

