INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/new/top_module_RF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_module_RF'
