/*
Developer   - Sriram Venkata Krishna
Date        - 09-09-2025
Platform    - HDL Bits
*/

//049. More Logic Gates

module top_module
    ( 
        input a, b,
        output out_and, out_or,
        output out_xor, out_nand,
        output out_nor,out_xnor,
        output out_anotb
    );
    
    assign out_and = (a & b);
    assign out_or = (a | b);
    
    assign out_xor = (a ^ b);
    assign out_xnor = ~(a ^ b);
    
    assign out_nand = ~(a & b);
    assign out_nor = ~(a | b);

    assign out_anotb = (a & (~b));

endmodule
