module top_module( 
    input [2:0] in,
    output reg [1:0] out );
    //assign out = 0; dont do this as this is anot inside always block
    always @(*) begin
        out = 0;
        for (integer i = 0 ; i<3; i = i+1)
            out = out + in[i];
    end

endmodule
