<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='uart16750.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: uart16750
    <br/>
    Created: Jan 14, 2009
    <br/>
    Updated: May  6, 2013
    <br/>
    SVN Updated: Aug  2, 2010
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Implements a 16550/16750 UART core.
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - Full synchronous design
     <br/>
     - Pin compatible to 16550/16750
     <br/>
     - Register compatible to 16550/16750
     <br/>
     - Baudrate generator with clock enable
     <br/>
     - Supports 5/6/7/8 bit characters
     <br/>
     - None/Even/Odd parity bit generation and detection
     <br/>
     - Supports 1/1.5/2 stop bit generation
     <br/>
     - None or 16/64 byte FIFO mode
     <br/>
     - Receiver FIFO trigger levels 1/4/8/14/16/32/56
     <br/>
     - Control lines RTS/CTS/DTR/DSR/DCD/RI/OUT1/OUT2
     <br/>
     - Automatic flow control with RTS/CTS
     <br/>
     - All interrupt sources/modes
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Test script creation done, should cover most functions
     <br/>
     - Test log file available
     <br/>
     The core was synthesized on a Altera Cyclone II, connected to x86
     <br/>
     standard hardware and than tested with standard OS drivers from:
     <br/>
     - Linux 2.2/2.4/2.6
     <br/>
     - Windows 2000/XP/Vista
     <br/>
     - *BSD
     <br/>
     - *DOS
     <br/>
    </p>
   </div>
   <div id="d_Simulation">
    <h2>
     
     
     Simulation
    </h2>
    <p id="p_Simulation">
     It's possible to simulate and test the design with GHDL.
     <br/>
     A Makefile is available for starting the simulation. The testbench
     <br/>
     creates a log file (uart_log.txt).
     <br/>
    </p>
   </div>
   <div id="d_Resource usage">
    <h2>
     
     
     Resource usage
    </h2>
    <p id="p_Resource usage">
     - Altera Cyclone II
     <br/>
     - 440 LE
     <br/>
     - 1216 memory bits
     <br/>
     - Frequency: 130 MHz
     <br/>
     - Xilinx Spartan 3E
     <br/>
     - 378 Slices
     <br/>
     - 1 RAMB
     <br/>
     - Frequency: 100 MHz
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
