$date
  Fri Sep 22 15:22:24 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 3 ! test_bits_in[2:0] $end
$var reg 2 " test_bits_out[1:0] $end
$scope module dut $end
$var reg 1 # carry_in $end
$var reg 1 $ i1 $end
$var reg 1 % i0 $end
$var reg 1 & carry_out $end
$var reg 1 ' sum $end
$var reg 1 ( p0 $end
$var reg 1 ) p1 $end
$var reg 1 * p2 $end
$scope module half_adder_xin_yin $end
$var reg 1 + i1 $end
$var reg 1 , i0 $end
$var reg 1 - sum $end
$var reg 1 . carry $end
$upscope $end
$scope module half_adder_cin_sout $end
$var reg 1 / i1 $end
$var reg 1 0 i0 $end
$var reg 1 1 sum $end
$var reg 1 2 carry $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000 !
b00 "
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
#1000000
b001 !
b01 "
1%
1'
1(
1,
1-
10
11
#2000000
b010 !
1$
0%
1+
0,
#3000000
b011 !
b10 "
1%
1&
0'
0(
1)
1,
0-
1.
00
01
#4000000
b100 !
b01 "
1#
0$
0%
0&
1'
0)
0+
0,
0.
1/
11
#5000000
b101 !
b10 "
1%
1&
0'
1(
1*
1,
1-
10
01
12
#6000000
b110 !
1$
0%
1+
0,
#7000000
b111 !
b11 "
1%
1'
0(
1)
0*
1,
0-
1.
00
11
02
#8000000
