<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › rt2x00 › rt61pci.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>rt61pci.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm">	Copyright (C) 2004 - 2009 Ivo van Doorn &lt;IvDoorn@gmail.com&gt;</span>
<span class="cm">	&lt;http://rt2x00.serialmonkey.com&gt;</span>

<span class="cm">	This program is free software; you can redistribute it and/or modify</span>
<span class="cm">	it under the terms of the GNU General Public License as published by</span>
<span class="cm">	the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm">	(at your option) any later version.</span>

<span class="cm">	This program is distributed in the hope that it will be useful,</span>
<span class="cm">	but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span>
<span class="cm">	GNU General Public License for more details.</span>

<span class="cm">	You should have received a copy of the GNU General Public License</span>
<span class="cm">	along with this program; if not, write to the</span>
<span class="cm">	Free Software Foundation, Inc.,</span>
<span class="cm">	59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm">	Module: rt61pci</span>
<span class="cm">	Abstract: rt61pci device specific routines.</span>
<span class="cm">	Supported chipsets: RT2561, RT2561s, RT2661.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/crc-itu-t.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/etherdevice.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/eeprom_93cx6.h&gt;</span>

<span class="cp">#include &quot;rt2x00.h&quot;</span>
<span class="cp">#include &quot;rt2x00pci.h&quot;</span>
<span class="cp">#include &quot;rt61pci.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * Allow hardware encryption to be disabled.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="n">modparam_nohwcrypt</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
<span class="n">module_param_named</span><span class="p">(</span><span class="n">nohwcrypt</span><span class="p">,</span> <span class="n">modparam_nohwcrypt</span><span class="p">,</span> <span class="n">bool</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">nohwcrypt</span><span class="p">,</span> <span class="s">&quot;Disable hardware encryption.&quot;</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Register access.</span>
<span class="cm"> * BBP and RF register require indirect register access,</span>
<span class="cm"> * and use the CSR registers PHY_CSR3 and PHY_CSR4 to achieve this.</span>
<span class="cm"> * These indirect registers work with busy bits,</span>
<span class="cm"> * and we will try maximal REGISTER_BUSY_COUNT times to access</span>
<span class="cm"> * the register while taking a REGISTER_BUSY_DELAY us delay</span>
<span class="cm"> * between each attempt. When the busy bit is still set at that time,</span>
<span class="cm"> * the access attempt is considered to have failed,</span>
<span class="cm"> * and we will print an error.</span>
<span class="cm"> */</span>
<span class="cp">#define WAIT_FOR_BBP(__dev, __reg) \</span>
<span class="cp">	rt2x00pci_regbusy_read((__dev), PHY_CSR3, PHY_CSR3_BUSY, (__reg))</span>
<span class="cp">#define WAIT_FOR_RF(__dev, __reg) \</span>
<span class="cp">	rt2x00pci_regbusy_read((__dev), PHY_CSR4, PHY_CSR4_BUSY, (__reg))</span>
<span class="cp">#define WAIT_FOR_MCU(__dev, __reg) \</span>
<span class="cp">	rt2x00pci_regbusy_read((__dev), H2M_MAILBOX_CSR, \</span>
<span class="cp">			       H2M_MAILBOX_CSR_OWNER, (__reg))</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_bbp_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
			      <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">word</span><span class="p">,</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">csr_mutex</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Wait until the BBP becomes available, afterwards we</span>
<span class="cm">	 * can safely write the new data into the register.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WAIT_FOR_BBP</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PHY_CSR3_VALUE</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PHY_CSR3_REGNUM</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PHY_CSR3_BUSY</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PHY_CSR3_READ_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PHY_CSR3</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">csr_mutex</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_bbp_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
			     <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">word</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">csr_mutex</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Wait until the BBP becomes available, afterwards we</span>
<span class="cm">	 * can safely write the read request into the register.</span>
<span class="cm">	 * After the data has been written, we wait until hardware</span>
<span class="cm">	 * returns the correct value, if at any time the register</span>
<span class="cm">	 * doesn&#39;t become available in time, reg will be 0xffffffff</span>
<span class="cm">	 * which means we return 0xff to the caller.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WAIT_FOR_BBP</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PHY_CSR3_REGNUM</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PHY_CSR3_BUSY</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PHY_CSR3_READ_CONTROL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PHY_CSR3</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="n">WAIT_FOR_BBP</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">PHY_CSR3_VALUE</span><span class="p">);</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">csr_mutex</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_rf_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
			     <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">word</span><span class="p">,</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">csr_mutex</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Wait until the RF becomes available, afterwards we</span>
<span class="cm">	 * can safely write the new data into the register.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WAIT_FOR_RF</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PHY_CSR4_VALUE</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PHY_CSR4_NUMBER_OF_BITS</span><span class="p">,</span> <span class="mi">21</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PHY_CSR4_IF_SELECT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PHY_CSR4_BUSY</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PHY_CSR4</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">word</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">csr_mutex</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_mcu_request</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				<span class="k">const</span> <span class="n">u8</span> <span class="n">command</span><span class="p">,</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">token</span><span class="p">,</span>
				<span class="k">const</span> <span class="n">u8</span> <span class="n">arg0</span><span class="p">,</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">arg1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">csr_mutex</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Wait until the MCU becomes available, afterwards we</span>
<span class="cm">	 * can safely write the new data into the register.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WAIT_FOR_MCU</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">H2M_MAILBOX_CSR_OWNER</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">H2M_MAILBOX_CSR_CMD_TOKEN</span><span class="p">,</span> <span class="n">token</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">H2M_MAILBOX_CSR_ARG0</span><span class="p">,</span> <span class="n">arg0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">H2M_MAILBOX_CSR_ARG1</span><span class="p">,</span> <span class="n">arg1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">H2M_MAILBOX_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">HOST_CMD_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">HOST_CMD_CSR_HOST_COMMAND</span><span class="p">,</span> <span class="n">command</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">HOST_CMD_CSR_INTERRUPT_MCU</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">HOST_CMD_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">csr_mutex</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_eepromregister_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">eeprom_93cx6</span> <span class="o">*</span><span class="n">eeprom</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">E2PROM_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>

	<span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">reg_data_in</span> <span class="o">=</span> <span class="o">!!</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">E2PROM_CSR_DATA_IN</span><span class="p">);</span>
	<span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">reg_data_out</span> <span class="o">=</span> <span class="o">!!</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">E2PROM_CSR_DATA_OUT</span><span class="p">);</span>
	<span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">reg_data_clock</span> <span class="o">=</span>
	    <span class="o">!!</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">E2PROM_CSR_DATA_CLOCK</span><span class="p">);</span>
	<span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">reg_chip_select</span> <span class="o">=</span>
	    <span class="o">!!</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">E2PROM_CSR_CHIP_SELECT</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_eepromregister_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">eeprom_93cx6</span> <span class="o">*</span><span class="n">eeprom</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">E2PROM_CSR_DATA_IN</span><span class="p">,</span> <span class="o">!!</span><span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">reg_data_in</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">E2PROM_CSR_DATA_OUT</span><span class="p">,</span> <span class="o">!!</span><span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">reg_data_out</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">E2PROM_CSR_DATA_CLOCK</span><span class="p">,</span>
			   <span class="o">!!</span><span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">reg_data_clock</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">E2PROM_CSR_CHIP_SELECT</span><span class="p">,</span>
			   <span class="o">!!</span><span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">reg_chip_select</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">E2PROM_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_RT2X00_LIB_DEBUGFS</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rt2x00debug</span> <span class="n">rt61pci_rt2x00debug</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">csr</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">rt2x00pci_register_read</span><span class="p">,</span>
		<span class="p">.</span><span class="n">write</span>		<span class="o">=</span> <span class="n">rt2x00pci_register_write</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">RT2X00DEBUGFS_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">word_base</span>	<span class="o">=</span> <span class="n">CSR_REG_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">word_size</span>	<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">),</span>
		<span class="p">.</span><span class="n">word_count</span>	<span class="o">=</span> <span class="n">CSR_REG_SIZE</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">eeprom</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">rt2x00_eeprom_read</span><span class="p">,</span>
		<span class="p">.</span><span class="n">write</span>		<span class="o">=</span> <span class="n">rt2x00_eeprom_write</span><span class="p">,</span>
		<span class="p">.</span><span class="n">word_base</span>	<span class="o">=</span> <span class="n">EEPROM_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">word_size</span>	<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u16</span><span class="p">),</span>
		<span class="p">.</span><span class="n">word_count</span>	<span class="o">=</span> <span class="n">EEPROM_SIZE</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u16</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">bbp</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">rt61pci_bbp_read</span><span class="p">,</span>
		<span class="p">.</span><span class="n">write</span>		<span class="o">=</span> <span class="n">rt61pci_bbp_write</span><span class="p">,</span>
		<span class="p">.</span><span class="n">word_base</span>	<span class="o">=</span> <span class="n">BBP_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">word_size</span>	<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u8</span><span class="p">),</span>
		<span class="p">.</span><span class="n">word_count</span>	<span class="o">=</span> <span class="n">BBP_SIZE</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u8</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">rf</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">rt2x00_rf_read</span><span class="p">,</span>
		<span class="p">.</span><span class="n">write</span>		<span class="o">=</span> <span class="n">rt61pci_rf_write</span><span class="p">,</span>
		<span class="p">.</span><span class="n">word_base</span>	<span class="o">=</span> <span class="n">RF_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">word_size</span>	<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">),</span>
		<span class="p">.</span><span class="n">word_count</span>	<span class="o">=</span> <span class="n">RF_SIZE</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_RT2X00_LIB_DEBUGFS */</span><span class="cp"></span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_rfkill_poll</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR13</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR13_BIT5</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_RT2X00_LIB_LEDS</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_brightness_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">led_classdev</span> <span class="o">*</span><span class="n">led_cdev</span><span class="p">,</span>
				   <span class="k">enum</span> <span class="n">led_brightness</span> <span class="n">brightness</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_led</span> <span class="o">*</span><span class="n">led</span> <span class="o">=</span>
	    <span class="n">container_of</span><span class="p">(</span><span class="n">led_cdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rt2x00_led</span><span class="p">,</span> <span class="n">led_dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">enabled</span> <span class="o">=</span> <span class="n">brightness</span> <span class="o">!=</span> <span class="n">LED_OFF</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a_mode</span> <span class="o">=</span>
	    <span class="p">(</span><span class="n">enabled</span> <span class="o">&amp;&amp;</span> <span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">curr_band</span> <span class="o">==</span> <span class="n">IEEE80211_BAND_5GHZ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bg_mode</span> <span class="o">=</span>
	    <span class="p">(</span><span class="n">enabled</span> <span class="o">&amp;&amp;</span> <span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">curr_band</span> <span class="o">==</span> <span class="n">IEEE80211_BAND_2GHZ</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">LED_TYPE_RADIO</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_mcu_reg</span><span class="p">,</span>
				   <span class="n">MCU_LEDCS_RADIO_STATUS</span><span class="p">,</span> <span class="n">enabled</span><span class="p">);</span>

		<span class="n">rt61pci_mcu_request</span><span class="p">(</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_LED</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span>
				    <span class="p">(</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_mcu_reg</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">),</span>
				    <span class="p">((</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_mcu_reg</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">LED_TYPE_ASSOC</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_mcu_reg</span><span class="p">,</span>
				   <span class="n">MCU_LEDCS_LINK_BG_STATUS</span><span class="p">,</span> <span class="n">bg_mode</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_mcu_reg</span><span class="p">,</span>
				   <span class="n">MCU_LEDCS_LINK_A_STATUS</span><span class="p">,</span> <span class="n">a_mode</span><span class="p">);</span>

		<span class="n">rt61pci_mcu_request</span><span class="p">(</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_LED</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span>
				    <span class="p">(</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_mcu_reg</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">),</span>
				    <span class="p">((</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_mcu_reg</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">LED_TYPE_QUALITY</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * The brightness is divided into 6 levels (0 - 5),</span>
<span class="cm">		 * this means we need to convert the brightness</span>
<span class="cm">		 * argument into the matching level within that range.</span>
<span class="cm">		 */</span>
		<span class="n">rt61pci_mcu_request</span><span class="p">(</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_LED_STRENGTH</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span>
				    <span class="n">brightness</span> <span class="o">/</span> <span class="p">(</span><span class="n">LED_FULL</span> <span class="o">/</span> <span class="mi">6</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_blink_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">led_classdev</span> <span class="o">*</span><span class="n">led_cdev</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">delay_on</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">delay_off</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_led</span> <span class="o">*</span><span class="n">led</span> <span class="o">=</span>
	    <span class="n">container_of</span><span class="p">(</span><span class="n">led_cdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rt2x00_led</span><span class="p">,</span> <span class="n">led_dev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR14</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR14_ON_PERIOD</span><span class="p">,</span> <span class="o">*</span><span class="n">delay_on</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR14_OFF_PERIOD</span><span class="p">,</span> <span class="o">*</span><span class="n">delay_off</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR14</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_init_led</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">rt2x00_led</span> <span class="o">*</span><span class="n">led</span><span class="p">,</span>
			     <span class="k">enum</span> <span class="n">led_type</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">rt2x00dev</span><span class="p">;</span>
	<span class="n">led</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">=</span> <span class="n">type</span><span class="p">;</span>
	<span class="n">led</span><span class="o">-&gt;</span><span class="n">led_dev</span><span class="p">.</span><span class="n">brightness_set</span> <span class="o">=</span> <span class="n">rt61pci_brightness_set</span><span class="p">;</span>
	<span class="n">led</span><span class="o">-&gt;</span><span class="n">led_dev</span><span class="p">.</span><span class="n">blink_set</span> <span class="o">=</span> <span class="n">rt61pci_blink_set</span><span class="p">;</span>
	<span class="n">led</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">LED_INITIALIZED</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_RT2X00_LIB_LEDS */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Configuration handlers.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_config_shared_key</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">rt2x00lib_crypto</span> <span class="o">*</span><span class="n">crypto</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">ieee80211_key_conf</span> <span class="o">*</span><span class="n">key</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hw_key_entry</span> <span class="n">key_entry</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rt2x00_field32</span> <span class="n">field</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">crypto</span><span class="o">-&gt;</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">SET_KEY</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * rt2x00lib can&#39;t determine the correct free</span>
<span class="cm">		 * key_idx for shared keys. We have 1 register</span>
<span class="cm">		 * with key valid bits. The goal is simple, read</span>
<span class="cm">		 * the register, if that is full we have no slots</span>
<span class="cm">		 * left.</span>
<span class="cm">		 * Note that each BSS is allowed to have up to 4</span>
<span class="cm">		 * shared keys, so put a mask over the allowed</span>
<span class="cm">		 * entries.</span>
<span class="cm">		 */</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0xf</span> <span class="o">&lt;&lt;</span> <span class="n">crypto</span><span class="o">-&gt;</span><span class="n">bssidx</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="n">mask</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;&amp;</span> <span class="n">reg</span> <span class="o">==</span> <span class="n">mask</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOSPC</span><span class="p">;</span>

		<span class="n">key</span><span class="o">-&gt;</span><span class="n">hw_key_idx</span> <span class="o">+=</span> <span class="n">reg</span> <span class="o">?</span> <span class="n">ffz</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Upload key to hardware</span>
<span class="cm">		 */</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">key_entry</span><span class="p">.</span><span class="n">key</span><span class="p">,</span> <span class="n">crypto</span><span class="o">-&gt;</span><span class="n">key</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">key_entry</span><span class="p">.</span><span class="n">key</span><span class="p">));</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">key_entry</span><span class="p">.</span><span class="n">tx_mic</span><span class="p">,</span> <span class="n">crypto</span><span class="o">-&gt;</span><span class="n">tx_mic</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">key_entry</span><span class="p">.</span><span class="n">tx_mic</span><span class="p">));</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">key_entry</span><span class="p">.</span><span class="n">rx_mic</span><span class="p">,</span> <span class="n">crypto</span><span class="o">-&gt;</span><span class="n">rx_mic</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">key_entry</span><span class="p">.</span><span class="n">rx_mic</span><span class="p">));</span>

		<span class="n">reg</span> <span class="o">=</span> <span class="n">SHARED_KEY_ENTRY</span><span class="p">(</span><span class="n">key</span><span class="o">-&gt;</span><span class="n">hw_key_idx</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_multiwrite</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span>
					      <span class="o">&amp;</span><span class="n">key_entry</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">key_entry</span><span class="p">));</span>

		<span class="cm">/*</span>
<span class="cm">		 * The cipher types are stored over 2 registers.</span>
<span class="cm">		 * bssidx 0 and 1 keys are stored in SEC_CSR1 and</span>
<span class="cm">		 * bssidx 1 and 2 keys are stored in SEC_CSR5.</span>
<span class="cm">		 * Using the correct defines correctly will cause overhead,</span>
<span class="cm">		 * so just calculate the correct offset.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">key</span><span class="o">-&gt;</span><span class="n">hw_key_idx</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">field</span><span class="p">.</span><span class="n">bit_offset</span> <span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">*</span> <span class="n">key</span><span class="o">-&gt;</span><span class="n">hw_key_idx</span><span class="p">);</span>
			<span class="n">field</span><span class="p">.</span><span class="n">bit_mask</span> <span class="o">=</span> <span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="n">field</span><span class="p">.</span><span class="n">bit_offset</span><span class="p">;</span>

			<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
			<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">field</span><span class="p">,</span> <span class="n">crypto</span><span class="o">-&gt;</span><span class="n">cipher</span><span class="p">);</span>
			<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">field</span><span class="p">.</span><span class="n">bit_offset</span> <span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">*</span> <span class="p">(</span><span class="n">key</span><span class="o">-&gt;</span><span class="n">hw_key_idx</span> <span class="o">-</span> <span class="mi">8</span><span class="p">));</span>
			<span class="n">field</span><span class="p">.</span><span class="n">bit_mask</span> <span class="o">=</span> <span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="n">field</span><span class="p">.</span><span class="n">bit_offset</span><span class="p">;</span>

			<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR5</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
			<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">field</span><span class="p">,</span> <span class="n">crypto</span><span class="o">-&gt;</span><span class="n">cipher</span><span class="p">);</span>
			<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR5</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/*</span>
<span class="cm">		 * The driver does not support the IV/EIV generation</span>
<span class="cm">		 * in hardware. However it doesn&#39;t support the IV/EIV</span>
<span class="cm">		 * inside the ieee80211 frame either, but requires it</span>
<span class="cm">		 * to be provided separately for the descriptor.</span>
<span class="cm">		 * rt2x00lib will cut the IV/EIV data out of all frames</span>
<span class="cm">		 * given to us by mac80211, but we must tell mac80211</span>
<span class="cm">		 * to generate the IV/EIV data.</span>
<span class="cm">		 */</span>
		<span class="n">key</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">IEEE80211_KEY_FLAG_GENERATE_IV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * SEC_CSR0 contains only single-bit fields to indicate</span>
<span class="cm">	 * a particular key is valid. Because using the FIELD32()</span>
<span class="cm">	 * defines directly will cause a lot of overhead, we use</span>
<span class="cm">	 * a calculation to determine the correct bit directly.</span>
<span class="cm">	 */</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">key</span><span class="o">-&gt;</span><span class="n">hw_key_idx</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">crypto</span><span class="o">-&gt;</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">SET_KEY</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">crypto</span><span class="o">-&gt;</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">DISABLE_KEY</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_config_pairwise_key</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				       <span class="k">struct</span> <span class="n">rt2x00lib_crypto</span> <span class="o">*</span><span class="n">crypto</span><span class="p">,</span>
				       <span class="k">struct</span> <span class="n">ieee80211_key_conf</span> <span class="o">*</span><span class="n">key</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hw_pairwise_ta_entry</span> <span class="n">addr_entry</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hw_key_entry</span> <span class="n">key_entry</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">crypto</span><span class="o">-&gt;</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">SET_KEY</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * rt2x00lib can&#39;t determine the correct free</span>
<span class="cm">		 * key_idx for pairwise keys. We have 2 registers</span>
<span class="cm">		 * with key valid bits. The goal is simple: read</span>
<span class="cm">		 * the first register. If that is full, move to</span>
<span class="cm">		 * the next register.</span>
<span class="cm">		 * When both registers are full, we drop the key.</span>
<span class="cm">		 * Otherwise, we use the first invalid entry.</span>
<span class="cm">		 */</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;&amp;</span> <span class="n">reg</span> <span class="o">==</span> <span class="o">~</span><span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">key</span><span class="o">-&gt;</span><span class="n">hw_key_idx</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
			<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;&amp;</span> <span class="n">reg</span> <span class="o">==</span> <span class="o">~</span><span class="mi">0</span><span class="p">)</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">ENOSPC</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">key</span><span class="o">-&gt;</span><span class="n">hw_key_idx</span> <span class="o">+=</span> <span class="n">reg</span> <span class="o">?</span> <span class="n">ffz</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Upload key to hardware</span>
<span class="cm">		 */</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">key_entry</span><span class="p">.</span><span class="n">key</span><span class="p">,</span> <span class="n">crypto</span><span class="o">-&gt;</span><span class="n">key</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">key_entry</span><span class="p">.</span><span class="n">key</span><span class="p">));</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">key_entry</span><span class="p">.</span><span class="n">tx_mic</span><span class="p">,</span> <span class="n">crypto</span><span class="o">-&gt;</span><span class="n">tx_mic</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">key_entry</span><span class="p">.</span><span class="n">tx_mic</span><span class="p">));</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">key_entry</span><span class="p">.</span><span class="n">rx_mic</span><span class="p">,</span> <span class="n">crypto</span><span class="o">-&gt;</span><span class="n">rx_mic</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">key_entry</span><span class="p">.</span><span class="n">rx_mic</span><span class="p">));</span>

		<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">addr_entry</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">addr_entry</span><span class="p">));</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">addr_entry</span><span class="p">,</span> <span class="n">crypto</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">,</span> <span class="n">ETH_ALEN</span><span class="p">);</span>
		<span class="n">addr_entry</span><span class="p">.</span><span class="n">cipher</span> <span class="o">=</span> <span class="n">crypto</span><span class="o">-&gt;</span><span class="n">cipher</span><span class="p">;</span>

		<span class="n">reg</span> <span class="o">=</span> <span class="n">PAIRWISE_KEY_ENTRY</span><span class="p">(</span><span class="n">key</span><span class="o">-&gt;</span><span class="n">hw_key_idx</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_multiwrite</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span>
					      <span class="o">&amp;</span><span class="n">key_entry</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">key_entry</span><span class="p">));</span>

		<span class="n">reg</span> <span class="o">=</span> <span class="n">PAIRWISE_TA_ENTRY</span><span class="p">(</span><span class="n">key</span><span class="o">-&gt;</span><span class="n">hw_key_idx</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_multiwrite</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span>
					      <span class="o">&amp;</span><span class="n">addr_entry</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">addr_entry</span><span class="p">));</span>

		<span class="cm">/*</span>
<span class="cm">		 * Enable pairwise lookup table for given BSS idx.</span>
<span class="cm">		 * Without this, received frames will not be decrypted</span>
<span class="cm">		 * by the hardware.</span>
<span class="cm">		 */</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">crypto</span><span class="o">-&gt;</span><span class="n">bssidx</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR4</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * The driver does not support the IV/EIV generation</span>
<span class="cm">		 * in hardware. However it doesn&#39;t support the IV/EIV</span>
<span class="cm">		 * inside the ieee80211 frame either, but requires it</span>
<span class="cm">		 * to be provided separately for the descriptor.</span>
<span class="cm">		 * rt2x00lib will cut the IV/EIV data out of all frames</span>
<span class="cm">		 * given to us by mac80211, but we must tell mac80211</span>
<span class="cm">		 * to generate the IV/EIV data.</span>
<span class="cm">		 */</span>
		<span class="n">key</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">IEEE80211_KEY_FLAG_GENERATE_IV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * SEC_CSR2 and SEC_CSR3 contain only single-bit fields to indicate</span>
<span class="cm">	 * a particular key is valid. Because using the FIELD32()</span>
<span class="cm">	 * defines directly will cause a lot of overhead, we use</span>
<span class="cm">	 * a calculation to determine the correct bit directly.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">key</span><span class="o">-&gt;</span><span class="n">hw_key_idx</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">key</span><span class="o">-&gt;</span><span class="n">hw_key_idx</span><span class="p">;</span>

		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">crypto</span><span class="o">-&gt;</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">SET_KEY</span><span class="p">)</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">crypto</span><span class="o">-&gt;</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">DISABLE_KEY</span><span class="p">)</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR2</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">key</span><span class="o">-&gt;</span><span class="n">hw_key_idx</span> <span class="o">-</span> <span class="mi">32</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">crypto</span><span class="o">-&gt;</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">SET_KEY</span><span class="p">)</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">crypto</span><span class="o">-&gt;</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">DISABLE_KEY</span><span class="p">)</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR3</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_config_filter</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				  <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">filter_flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Start configuration steps.</span>
<span class="cm">	 * Note that the version error will always be dropped</span>
<span class="cm">	 * and broadcast frames will always be accepted since</span>
<span class="cm">	 * there is no filter for it at this time.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR0_DROP_CRC</span><span class="p">,</span>
			   <span class="o">!</span><span class="p">(</span><span class="n">filter_flags</span> <span class="o">&amp;</span> <span class="n">FIF_FCSFAIL</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR0_DROP_PHYSICAL</span><span class="p">,</span>
			   <span class="o">!</span><span class="p">(</span><span class="n">filter_flags</span> <span class="o">&amp;</span> <span class="n">FIF_PLCPFAIL</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR0_DROP_CONTROL</span><span class="p">,</span>
			   <span class="o">!</span><span class="p">(</span><span class="n">filter_flags</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">FIF_CONTROL</span> <span class="o">|</span> <span class="n">FIF_PSPOLL</span><span class="p">)));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR0_DROP_NOT_TO_ME</span><span class="p">,</span>
			   <span class="o">!</span><span class="p">(</span><span class="n">filter_flags</span> <span class="o">&amp;</span> <span class="n">FIF_PROMISC_IN_BSS</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR0_DROP_TO_DS</span><span class="p">,</span>
			   <span class="o">!</span><span class="p">(</span><span class="n">filter_flags</span> <span class="o">&amp;</span> <span class="n">FIF_PROMISC_IN_BSS</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			   <span class="o">!</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">intf_ap_count</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR0_DROP_VERSION_ERROR</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR0_DROP_MULTICAST</span><span class="p">,</span>
			   <span class="o">!</span><span class="p">(</span><span class="n">filter_flags</span> <span class="o">&amp;</span> <span class="n">FIF_ALLMULTI</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR0_DROP_BROADCAST</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR0_DROP_ACK_CTS</span><span class="p">,</span>
			   <span class="o">!</span><span class="p">(</span><span class="n">filter_flags</span> <span class="o">&amp;</span> <span class="n">FIF_CONTROL</span><span class="p">));</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_config_intf</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">rt2x00_intf</span> <span class="o">*</span><span class="n">intf</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">rt2x00intf_conf</span> <span class="o">*</span><span class="n">conf</span><span class="p">,</span>
				<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CONFIG_UPDATE_TYPE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Enable synchronisation.</span>
<span class="cm">		 */</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR9</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_TSF_SYNC</span><span class="p">,</span> <span class="n">conf</span><span class="o">-&gt;</span><span class="n">sync</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR9</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CONFIG_UPDATE_MAC</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR3_UNICAST_TO_ME_MASK</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
		<span class="n">conf</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_multiwrite</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR2</span><span class="p">,</span>
					      <span class="n">conf</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CONFIG_UPDATE_BSSID</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">bssid</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR5_BSS_ID_MASK</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="n">conf</span><span class="o">-&gt;</span><span class="n">bssid</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_multiwrite</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR4</span><span class="p">,</span>
					      <span class="n">conf</span><span class="o">-&gt;</span><span class="n">bssid</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">bssid</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_config_erp</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">rt2x00lib_erp</span> <span class="o">*</span><span class="n">erp</span><span class="p">,</span>
			       <span class="n">u32</span> <span class="n">changed</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR0_RX_ACK_TIMEOUT</span><span class="p">,</span> <span class="mh">0x32</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR0_TSF_OFFSET</span><span class="p">,</span> <span class="n">IEEE80211_HEADER</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">changed</span> <span class="o">&amp;</span> <span class="n">BSS_CHANGED_ERP_PREAMBLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR4_AUTORESPOND_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR4_AUTORESPOND_PREAMBLE</span><span class="p">,</span>
				   <span class="o">!!</span><span class="n">erp</span><span class="o">-&gt;</span><span class="n">short_preamble</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR4</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">changed</span> <span class="o">&amp;</span> <span class="n">BSS_CHANGED_BASIC_RATES</span><span class="p">)</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR5</span><span class="p">,</span>
					 <span class="n">erp</span><span class="o">-&gt;</span><span class="n">basic_rates</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">changed</span> <span class="o">&amp;</span> <span class="n">BSS_CHANGED_BEACON_INT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR9</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_BEACON_INTERVAL</span><span class="p">,</span>
				   <span class="n">erp</span><span class="o">-&gt;</span><span class="n">beacon_int</span> <span class="o">*</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR9</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">changed</span> <span class="o">&amp;</span> <span class="n">BSS_CHANGED_ERP_SLOT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR9</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR9_SLOT_TIME</span><span class="p">,</span> <span class="n">erp</span><span class="o">-&gt;</span><span class="n">slot_time</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR9</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR8</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR8_SIFS</span><span class="p">,</span> <span class="n">erp</span><span class="o">-&gt;</span><span class="n">sifs</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR8_SIFS_AFTER_RX_OFDM</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR8_EIFS</span><span class="p">,</span> <span class="n">erp</span><span class="o">-&gt;</span><span class="n">eifs</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR8</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_config_antenna_5x</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">antenna_setup</span> <span class="o">*</span><span class="n">ant</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">r3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">r4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">r77</span><span class="p">;</span>

	<span class="n">rt61pci_bbp_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r3</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r4</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">77</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r77</span><span class="p">);</span>

	<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r3</span><span class="p">,</span> <span class="n">BBP_R3_SMART_MODE</span><span class="p">,</span> <span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF5325</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Configure the RX antenna.</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">ant</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ANTENNA_HW_DIVERSITY</span>:
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r4</span><span class="p">,</span> <span class="n">BBP_R4_RX_ANTENNA_CONTROL</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r4</span><span class="p">,</span> <span class="n">BBP_R4_RX_FRAME_END</span><span class="p">,</span>
				  <span class="p">(</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">curr_band</span> <span class="o">!=</span> <span class="n">IEEE80211_BAND_5GHZ</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ANTENNA_A</span>:
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r4</span><span class="p">,</span> <span class="n">BBP_R4_RX_ANTENNA_CONTROL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r4</span><span class="p">,</span> <span class="n">BBP_R4_RX_FRAME_END</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">curr_band</span> <span class="o">==</span> <span class="n">IEEE80211_BAND_5GHZ</span><span class="p">)</span>
			<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r77</span><span class="p">,</span> <span class="n">BBP_R77_RX_ANTENNA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r77</span><span class="p">,</span> <span class="n">BBP_R77_RX_ANTENNA</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ANTENNA_B</span>:
	<span class="nl">default:</span>
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r4</span><span class="p">,</span> <span class="n">BBP_R4_RX_ANTENNA_CONTROL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r4</span><span class="p">,</span> <span class="n">BBP_R4_RX_FRAME_END</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">curr_band</span> <span class="o">==</span> <span class="n">IEEE80211_BAND_5GHZ</span><span class="p">)</span>
			<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r77</span><span class="p">,</span> <span class="n">BBP_R77_RX_ANTENNA</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r77</span><span class="p">,</span> <span class="n">BBP_R77_RX_ANTENNA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">77</span><span class="p">,</span> <span class="n">r77</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">r3</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">r4</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_config_antenna_2x</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">antenna_setup</span> <span class="o">*</span><span class="n">ant</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">r3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">r4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">r77</span><span class="p">;</span>

	<span class="n">rt61pci_bbp_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r3</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r4</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">77</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r77</span><span class="p">);</span>

	<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r3</span><span class="p">,</span> <span class="n">BBP_R3_SMART_MODE</span><span class="p">,</span> <span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2529</span><span class="p">));</span>
	<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r4</span><span class="p">,</span> <span class="n">BBP_R4_RX_FRAME_END</span><span class="p">,</span>
			  <span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">CAPABILITY_FRAME_TYPE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Configure the RX antenna.</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">ant</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ANTENNA_HW_DIVERSITY</span>:
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r4</span><span class="p">,</span> <span class="n">BBP_R4_RX_ANTENNA_CONTROL</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ANTENNA_A</span>:
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r4</span><span class="p">,</span> <span class="n">BBP_R4_RX_ANTENNA_CONTROL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r77</span><span class="p">,</span> <span class="n">BBP_R77_RX_ANTENNA</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ANTENNA_B</span>:
	<span class="nl">default:</span>
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r4</span><span class="p">,</span> <span class="n">BBP_R4_RX_ANTENNA_CONTROL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r77</span><span class="p">,</span> <span class="n">BBP_R77_RX_ANTENNA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">77</span><span class="p">,</span> <span class="n">r77</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">r3</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">r4</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_config_antenna_2529_rx</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
					   <span class="k">const</span> <span class="kt">int</span> <span class="n">p1</span><span class="p">,</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">p2</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR13</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR13_BIT4</span><span class="p">,</span> <span class="n">p1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR13_BIT12</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR13_BIT3</span><span class="p">,</span> <span class="o">!</span><span class="n">p2</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR13_BIT11</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR13</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_config_antenna_2529</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">antenna_setup</span> <span class="o">*</span><span class="n">ant</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">r3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">r4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">r77</span><span class="p">;</span>

	<span class="n">rt61pci_bbp_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r3</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r4</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">77</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r77</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Configure the RX antenna.</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">ant</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ANTENNA_A</span>:
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r4</span><span class="p">,</span> <span class="n">BBP_R4_RX_ANTENNA_CONTROL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r77</span><span class="p">,</span> <span class="n">BBP_R77_RX_ANTENNA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt61pci_config_antenna_2529_rx</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ANTENNA_HW_DIVERSITY</span>:
		<span class="cm">/*</span>
<span class="cm">		 * FIXME: Antenna selection for the rf 2529 is very confusing</span>
<span class="cm">		 * in the legacy driver. Just default to antenna B until the</span>
<span class="cm">		 * legacy code can be properly translated into rt2x00 code.</span>
<span class="cm">		 */</span>
	<span class="k">case</span> <span class="n">ANTENNA_B</span>:
	<span class="nl">default:</span>
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r4</span><span class="p">,</span> <span class="n">BBP_R4_RX_ANTENNA_CONTROL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r77</span><span class="p">,</span> <span class="n">BBP_R77_RX_ANTENNA</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="n">rt61pci_config_antenna_2529_rx</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">77</span><span class="p">,</span> <span class="n">r77</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">r3</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">r4</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">antenna_sel</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">word</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * value[0] -&gt; non-LNA</span>
<span class="cm">	 * value[1] -&gt; LNA</span>
<span class="cm">	 */</span>
	<span class="n">u8</span> <span class="n">value</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">antenna_sel</span> <span class="n">antenna_sel_a</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mi">96</span><span class="p">,</span>  <span class="p">{</span> <span class="mh">0x58</span><span class="p">,</span> <span class="mh">0x78</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">104</span><span class="p">,</span> <span class="p">{</span> <span class="mh">0x38</span><span class="p">,</span> <span class="mh">0x48</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">75</span><span class="p">,</span>  <span class="p">{</span> <span class="mh">0xfe</span><span class="p">,</span> <span class="mh">0x80</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">86</span><span class="p">,</span>  <span class="p">{</span> <span class="mh">0xfe</span><span class="p">,</span> <span class="mh">0x80</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">88</span><span class="p">,</span>  <span class="p">{</span> <span class="mh">0xfe</span><span class="p">,</span> <span class="mh">0x80</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">35</span><span class="p">,</span>  <span class="p">{</span> <span class="mh">0x60</span><span class="p">,</span> <span class="mh">0x60</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">97</span><span class="p">,</span>  <span class="p">{</span> <span class="mh">0x58</span><span class="p">,</span> <span class="mh">0x58</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">98</span><span class="p">,</span>  <span class="p">{</span> <span class="mh">0x58</span><span class="p">,</span> <span class="mh">0x58</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">antenna_sel</span> <span class="n">antenna_sel_bg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mi">96</span><span class="p">,</span>  <span class="p">{</span> <span class="mh">0x48</span><span class="p">,</span> <span class="mh">0x68</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">104</span><span class="p">,</span> <span class="p">{</span> <span class="mh">0x2c</span><span class="p">,</span> <span class="mh">0x3c</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">75</span><span class="p">,</span>  <span class="p">{</span> <span class="mh">0xfe</span><span class="p">,</span> <span class="mh">0x80</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">86</span><span class="p">,</span>  <span class="p">{</span> <span class="mh">0xfe</span><span class="p">,</span> <span class="mh">0x80</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">88</span><span class="p">,</span>  <span class="p">{</span> <span class="mh">0xfe</span><span class="p">,</span> <span class="mh">0x80</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">35</span><span class="p">,</span>  <span class="p">{</span> <span class="mh">0x50</span><span class="p">,</span> <span class="mh">0x50</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">97</span><span class="p">,</span>  <span class="p">{</span> <span class="mh">0x48</span><span class="p">,</span> <span class="mh">0x48</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">98</span><span class="p">,</span>  <span class="p">{</span> <span class="mh">0x48</span><span class="p">,</span> <span class="mh">0x48</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_config_ant</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">antenna_setup</span> <span class="o">*</span><span class="n">ant</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">antenna_sel</span> <span class="o">*</span><span class="n">sel</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lna</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * We should never come here because rt2x00lib is supposed</span>
<span class="cm">	 * to catch this and send us the correct antenna explicitely.</span>
<span class="cm">	 */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">ant</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">==</span> <span class="n">ANTENNA_SW_DIVERSITY</span> <span class="o">||</span>
	       <span class="n">ant</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">==</span> <span class="n">ANTENNA_SW_DIVERSITY</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">curr_band</span> <span class="o">==</span> <span class="n">IEEE80211_BAND_5GHZ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sel</span> <span class="o">=</span> <span class="n">antenna_sel_a</span><span class="p">;</span>
		<span class="n">lna</span> <span class="o">=</span> <span class="n">test_bit</span><span class="p">(</span><span class="n">CAPABILITY_EXTERNAL_LNA_A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">sel</span> <span class="o">=</span> <span class="n">antenna_sel_bg</span><span class="p">;</span>
		<span class="n">lna</span> <span class="o">=</span> <span class="n">test_bit</span><span class="p">(</span><span class="n">CAPABILITY_EXTERNAL_LNA_BG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">antenna_sel_a</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">sel</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">word</span><span class="p">,</span> <span class="n">sel</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">value</span><span class="p">[</span><span class="n">lna</span><span class="p">]);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PHY_CSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PHY_CSR0_PA_PE_BG</span><span class="p">,</span>
			   <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">curr_band</span> <span class="o">==</span> <span class="n">IEEE80211_BAND_2GHZ</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PHY_CSR0_PA_PE_A</span><span class="p">,</span>
			   <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">curr_band</span> <span class="o">==</span> <span class="n">IEEE80211_BAND_5GHZ</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PHY_CSR0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF5225</span><span class="p">)</span> <span class="o">||</span> <span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF5325</span><span class="p">))</span>
		<span class="n">rt61pci_config_antenna_5x</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ant</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2527</span><span class="p">))</span>
		<span class="n">rt61pci_config_antenna_2x</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ant</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2529</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">CAPABILITY_DOUBLE_ANTENNA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">))</span>
			<span class="n">rt61pci_config_antenna_2x</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ant</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">rt61pci_config_antenna_2529</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ant</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_config_lna_gain</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">rt2x00lib_conf</span> <span class="o">*</span><span class="n">libconf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">eeprom</span><span class="p">;</span>
	<span class="kt">short</span> <span class="n">lna_gain</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">libconf</span><span class="o">-&gt;</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">band</span> <span class="o">==</span> <span class="n">IEEE80211_BAND_2GHZ</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">CAPABILITY_EXTERNAL_LNA_BG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">))</span>
			<span class="n">lna_gain</span> <span class="o">+=</span> <span class="mi">14</span><span class="p">;</span>

		<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_BG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eeprom</span><span class="p">);</span>
		<span class="n">lna_gain</span> <span class="o">-=</span> <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_BG_1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">CAPABILITY_EXTERNAL_LNA_A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">))</span>
			<span class="n">lna_gain</span> <span class="o">+=</span> <span class="mi">14</span><span class="p">;</span>

		<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eeprom</span><span class="p">);</span>
		<span class="n">lna_gain</span> <span class="o">-=</span> <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_A_1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">lna_gain</span> <span class="o">=</span> <span class="n">lna_gain</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_config_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">rf_channel</span> <span class="o">*</span><span class="n">rf</span><span class="p">,</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">txpower</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">r3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">r94</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">smart</span><span class="p">;</span>

	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf3</span><span class="p">,</span> <span class="n">RF3_TXPOWER</span><span class="p">,</span> <span class="n">TXPOWER_TO_DEV</span><span class="p">(</span><span class="n">txpower</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf4</span><span class="p">,</span> <span class="n">RF4_FREQ_OFFSET</span><span class="p">,</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">freq_offset</span><span class="p">);</span>

	<span class="n">smart</span> <span class="o">=</span> <span class="o">!</span><span class="p">(</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF5225</span><span class="p">)</span> <span class="o">||</span> <span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2527</span><span class="p">));</span>

	<span class="n">rt61pci_bbp_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r3</span><span class="p">);</span>
	<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r3</span><span class="p">,</span> <span class="n">BBP_R3_SMART_MODE</span><span class="p">,</span> <span class="n">smart</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">r3</span><span class="p">);</span>

	<span class="n">r94</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">txpower</span> <span class="o">&gt;</span> <span class="n">MAX_TXPOWER</span> <span class="o">&amp;&amp;</span> <span class="n">txpower</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">MAX_TXPOWER</span> <span class="o">+</span> <span class="n">r94</span><span class="p">))</span>
		<span class="n">r94</span> <span class="o">+=</span> <span class="n">txpower</span> <span class="o">-</span> <span class="n">MAX_TXPOWER</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">txpower</span> <span class="o">&lt;</span> <span class="n">MIN_TXPOWER</span> <span class="o">&amp;&amp;</span> <span class="n">txpower</span> <span class="o">&gt;=</span> <span class="p">(</span><span class="n">MIN_TXPOWER</span> <span class="o">-</span> <span class="n">r94</span><span class="p">))</span>
		<span class="n">r94</span> <span class="o">+=</span> <span class="n">txpower</span><span class="p">;</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">94</span><span class="p">,</span> <span class="n">r94</span><span class="p">);</span>

	<span class="n">rt61pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf1</span><span class="p">);</span>
	<span class="n">rt61pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf2</span><span class="p">);</span>
	<span class="n">rt61pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf3</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x00000004</span><span class="p">);</span>
	<span class="n">rt61pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf4</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">200</span><span class="p">);</span>

	<span class="n">rt61pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf1</span><span class="p">);</span>
	<span class="n">rt61pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf2</span><span class="p">);</span>
	<span class="n">rt61pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf3</span> <span class="o">|</span> <span class="mh">0x00000004</span><span class="p">);</span>
	<span class="n">rt61pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf4</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">200</span><span class="p">);</span>

	<span class="n">rt61pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf1</span><span class="p">);</span>
	<span class="n">rt61pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf2</span><span class="p">);</span>
	<span class="n">rt61pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf3</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x00000004</span><span class="p">);</span>
	<span class="n">rt61pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf4</span><span class="p">);</span>

	<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_config_txpower</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				   <span class="k">const</span> <span class="kt">int</span> <span class="n">txpower</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rf_channel</span> <span class="n">rf</span><span class="p">;</span>

	<span class="n">rt2x00_rf_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rf</span><span class="p">.</span><span class="n">rf1</span><span class="p">);</span>
	<span class="n">rt2x00_rf_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rf</span><span class="p">.</span><span class="n">rf2</span><span class="p">);</span>
	<span class="n">rt2x00_rf_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rf</span><span class="p">.</span><span class="n">rf3</span><span class="p">);</span>
	<span class="n">rt2x00_rf_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rf</span><span class="p">.</span><span class="n">rf4</span><span class="p">);</span>

	<span class="n">rt61pci_config_channel</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rf</span><span class="p">,</span> <span class="n">txpower</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_config_retry_limit</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">rt2x00lib_conf</span> <span class="o">*</span><span class="n">libconf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR4_OFDM_TX_RATE_DOWN</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR4_OFDM_TX_RATE_STEP</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR4_OFDM_TX_FALLBACK_CCK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR4_LONG_RETRY_LIMIT</span><span class="p">,</span>
			   <span class="n">libconf</span><span class="o">-&gt;</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">long_frame_max_tx_count</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR4_SHORT_RETRY_LIMIT</span><span class="p">,</span>
			   <span class="n">libconf</span><span class="o">-&gt;</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">short_frame_max_tx_count</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR4</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_config_ps</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">rt2x00lib_conf</span> <span class="o">*</span><span class="n">libconf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">enum</span> <span class="n">dev_state</span> <span class="n">state</span> <span class="o">=</span>
	    <span class="p">(</span><span class="n">libconf</span><span class="o">-&gt;</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IEEE80211_CONF_PS</span><span class="p">)</span> <span class="o">?</span>
		<span class="n">STATE_SLEEP</span> <span class="o">:</span> <span class="n">STATE_AWAKE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="n">STATE_SLEEP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR11</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR11_DELAY_AFTER_TBCN</span><span class="p">,</span>
				   <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">beacon_int</span> <span class="o">-</span> <span class="mi">10</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR11_TBCN_BEFORE_WAKEUP</span><span class="p">,</span>
				   <span class="n">libconf</span><span class="o">-&gt;</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">listen_interval</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR11_WAKEUP_LATENCY</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>

		<span class="cm">/* We must first disable autowake before it can be enabled */</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR11_AUTOWAKE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR11</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR11_AUTOWAKE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR11</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SOFT_RESET_CSR</span><span class="p">,</span> <span class="mh">0x00000005</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">IO_CNTL_CSR</span><span class="p">,</span> <span class="mh">0x0000001c</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PCI_USEC_CSR</span><span class="p">,</span> <span class="mh">0x00000060</span><span class="p">);</span>

		<span class="n">rt61pci_mcu_request</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_SLEEP</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR11</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR11_DELAY_AFTER_TBCN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR11_TBCN_BEFORE_WAKEUP</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR11_AUTOWAKE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR11_WAKEUP_LATENCY</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR11</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SOFT_RESET_CSR</span><span class="p">,</span> <span class="mh">0x00000007</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">IO_CNTL_CSR</span><span class="p">,</span> <span class="mh">0x00000018</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PCI_USEC_CSR</span><span class="p">,</span> <span class="mh">0x00000020</span><span class="p">);</span>

		<span class="n">rt61pci_mcu_request</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_WAKEUP</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">rt2x00lib_conf</span> <span class="o">*</span><span class="n">libconf</span><span class="p">,</span>
			   <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Always recalculate LNA gain before changing configuration */</span>
	<span class="n">rt61pci_config_lna_gain</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">libconf</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IEEE80211_CONF_CHANGE_CHANNEL</span><span class="p">)</span>
		<span class="n">rt61pci_config_channel</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">libconf</span><span class="o">-&gt;</span><span class="n">rf</span><span class="p">,</span>
				       <span class="n">libconf</span><span class="o">-&gt;</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">power_level</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IEEE80211_CONF_CHANGE_POWER</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IEEE80211_CONF_CHANGE_CHANNEL</span><span class="p">))</span>
		<span class="n">rt61pci_config_txpower</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">libconf</span><span class="o">-&gt;</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">power_level</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IEEE80211_CONF_CHANGE_RETRY_LIMITS</span><span class="p">)</span>
		<span class="n">rt61pci_config_retry_limit</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">libconf</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IEEE80211_CONF_CHANGE_PS</span><span class="p">)</span>
		<span class="n">rt61pci_config_ps</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">libconf</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Link tuning</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_link_stats</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">link_qual</span> <span class="o">*</span><span class="n">qual</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Update FCS error count from register.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">STA_CSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">qual</span><span class="o">-&gt;</span><span class="n">rx_failed</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">STA_CSR0_FCS_ERROR</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Update False CCA count from register.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">STA_CSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">qual</span><span class="o">-&gt;</span><span class="n">false_cca</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">STA_CSR1_FALSE_CCA_ERROR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">rt61pci_set_vgc</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">link_qual</span> <span class="o">*</span><span class="n">qual</span><span class="p">,</span> <span class="n">u8</span> <span class="n">vgc_level</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level</span> <span class="o">!=</span> <span class="n">vgc_level</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="n">vgc_level</span><span class="p">);</span>
		<span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level</span> <span class="o">=</span> <span class="n">vgc_level</span><span class="p">;</span>
		<span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level_reg</span> <span class="o">=</span> <span class="n">vgc_level</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_reset_tuner</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">link_qual</span> <span class="o">*</span><span class="n">qual</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">rt61pci_set_vgc</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">qual</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_link_tuner</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">link_qual</span> <span class="o">*</span><span class="n">qual</span><span class="p">,</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">up_bound</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">low_bound</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Determine r17 bounds.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">curr_band</span> <span class="o">==</span> <span class="n">IEEE80211_BAND_5GHZ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">low_bound</span> <span class="o">=</span> <span class="mh">0x28</span><span class="p">;</span>
		<span class="n">up_bound</span> <span class="o">=</span> <span class="mh">0x48</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">CAPABILITY_EXTERNAL_LNA_A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">low_bound</span> <span class="o">+=</span> <span class="mh">0x10</span><span class="p">;</span>
			<span class="n">up_bound</span> <span class="o">+=</span> <span class="mh">0x10</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">low_bound</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">;</span>
		<span class="n">up_bound</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">CAPABILITY_EXTERNAL_LNA_BG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">low_bound</span> <span class="o">+=</span> <span class="mh">0x10</span><span class="p">;</span>
			<span class="n">up_bound</span> <span class="o">+=</span> <span class="mh">0x10</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * If we are not associated, we should go straight to the</span>
<span class="cm">	 * dynamic CCA tuning.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">intf_associated</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">dynamic_cca_tune</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Special big-R17 for very short distance</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">rssi</span> <span class="o">&gt;=</span> <span class="o">-</span><span class="mi">35</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt61pci_set_vgc</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">qual</span><span class="p">,</span> <span class="mh">0x60</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Special big-R17 for short distance</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">rssi</span> <span class="o">&gt;=</span> <span class="o">-</span><span class="mi">58</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt61pci_set_vgc</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">qual</span><span class="p">,</span> <span class="n">up_bound</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Special big-R17 for middle-short distance</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">rssi</span> <span class="o">&gt;=</span> <span class="o">-</span><span class="mi">66</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt61pci_set_vgc</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">qual</span><span class="p">,</span> <span class="n">low_bound</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Special mid-R17 for middle distance</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">rssi</span> <span class="o">&gt;=</span> <span class="o">-</span><span class="mi">74</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt61pci_set_vgc</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">qual</span><span class="p">,</span> <span class="n">low_bound</span> <span class="o">+</span> <span class="mh">0x08</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Special case: Change up_bound based on the rssi.</span>
<span class="cm">	 * Lower up_bound when rssi is weaker then -74 dBm.</span>
<span class="cm">	 */</span>
	<span class="n">up_bound</span> <span class="o">-=</span> <span class="mi">2</span> <span class="o">*</span> <span class="p">(</span><span class="o">-</span><span class="mi">74</span> <span class="o">-</span> <span class="n">qual</span><span class="o">-&gt;</span><span class="n">rssi</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">low_bound</span> <span class="o">&gt;</span> <span class="n">up_bound</span><span class="p">)</span>
		<span class="n">up_bound</span> <span class="o">=</span> <span class="n">low_bound</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level</span> <span class="o">&gt;</span> <span class="n">up_bound</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt61pci_set_vgc</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">qual</span><span class="p">,</span> <span class="n">up_bound</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">dynamic_cca_tune:</span>

	<span class="cm">/*</span>
<span class="cm">	 * r17 does not yet exceed upper limit, continue and base</span>
<span class="cm">	 * the r17 tuning on the false CCA count.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">false_cca</span> <span class="o">&gt;</span> <span class="mi">512</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level</span> <span class="o">&lt;</span> <span class="n">up_bound</span><span class="p">))</span>
		<span class="n">rt61pci_set_vgc</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">qual</span><span class="p">,</span> <span class="o">++</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">false_cca</span> <span class="o">&lt;</span> <span class="mi">100</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level</span> <span class="o">&gt;</span> <span class="n">low_bound</span><span class="p">))</span>
		<span class="n">rt61pci_set_vgc</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">qual</span><span class="p">,</span> <span class="o">--</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Queue handlers.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_start_queue</span><span class="p">(</span><span class="k">struct</span> <span class="n">data_queue</span> <span class="o">*</span><span class="n">queue</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">queue</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">qid</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">QID_RX</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR0_DISABLE_RX</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QID_BEACON</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR9</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_TSF_TICKING</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_TBTT_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_BEACON_GEN</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR9</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_kick_queue</span><span class="p">(</span><span class="k">struct</span> <span class="n">data_queue</span> <span class="o">*</span><span class="n">queue</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">queue</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">qid</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">QID_AC_VO</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_CNTL_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TX_CNTL_CSR_KICK_TX_AC0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_CNTL_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QID_AC_VI</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_CNTL_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TX_CNTL_CSR_KICK_TX_AC1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_CNTL_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QID_AC_BE</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_CNTL_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TX_CNTL_CSR_KICK_TX_AC2</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_CNTL_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QID_AC_BK</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_CNTL_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TX_CNTL_CSR_KICK_TX_AC3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_CNTL_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_stop_queue</span><span class="p">(</span><span class="k">struct</span> <span class="n">data_queue</span> <span class="o">*</span><span class="n">queue</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">queue</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">qid</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">QID_AC_VO</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_CNTL_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TX_CNTL_CSR_ABORT_TX_AC0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_CNTL_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QID_AC_VI</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_CNTL_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TX_CNTL_CSR_ABORT_TX_AC1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_CNTL_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QID_AC_BE</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_CNTL_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TX_CNTL_CSR_ABORT_TX_AC2</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_CNTL_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QID_AC_BK</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_CNTL_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TX_CNTL_CSR_ABORT_TX_AC3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_CNTL_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QID_RX</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR0_DISABLE_RX</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QID_BEACON</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR9</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_TSF_TICKING</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_TBTT_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_BEACON_GEN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR9</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Wait for possibly running tbtt tasklets.</span>
<span class="cm">		 */</span>
		<span class="n">tasklet_kill</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tbtt_tasklet</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Firmware functions</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">rt61pci_get_firmware_name</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">chip</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">fw_name</span><span class="p">;</span>

	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">to_pci_dev</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">),</span> <span class="n">PCI_DEVICE_ID</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chip</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">chip</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RT2561_PCI_ID</span>:
		<span class="n">fw_name</span> <span class="o">=</span> <span class="n">FIRMWARE_RT2561</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RT2561s_PCI_ID</span>:
		<span class="n">fw_name</span> <span class="o">=</span> <span class="n">FIRMWARE_RT2561s</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RT2661_PCI_ID</span>:
		<span class="n">fw_name</span> <span class="o">=</span> <span class="n">FIRMWARE_RT2661</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">fw_name</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">fw_name</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_check_firmware</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				  <span class="k">const</span> <span class="n">u8</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">const</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">fw_crc</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">crc</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Only support 8kb firmware files.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">!=</span> <span class="mi">8192</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">FW_BAD_LENGTH</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The last 2 bytes in the firmware array are the crc checksum itself.</span>
<span class="cm">	 * This means that we should never pass those 2 bytes to the crc</span>
<span class="cm">	 * algorithm.</span>
<span class="cm">	 */</span>
	<span class="n">fw_crc</span> <span class="o">=</span> <span class="p">(</span><span class="n">data</span><span class="p">[</span><span class="n">len</span> <span class="o">-</span> <span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span> <span class="n">data</span><span class="p">[</span><span class="n">len</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Use the crc itu-t algorithm.</span>
<span class="cm">	 */</span>
	<span class="n">crc</span> <span class="o">=</span> <span class="n">crc_itu_t</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="n">len</span> <span class="o">-</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">crc</span> <span class="o">=</span> <span class="n">crc_itu_t_byte</span><span class="p">(</span><span class="n">crc</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">crc</span> <span class="o">=</span> <span class="n">crc_itu_t_byte</span><span class="p">(</span><span class="n">crc</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">fw_crc</span> <span class="o">==</span> <span class="n">crc</span><span class="p">)</span> <span class="o">?</span> <span class="n">FW_OK</span> <span class="o">:</span> <span class="n">FW_BAD_CRC</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_load_firmware</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				 <span class="k">const</span> <span class="n">u8</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">const</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Wait for stable hardware.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">100</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ERROR</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;Unstable hardware.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Prepare MCU and mailbox for firmware loading.</span>
<span class="cm">	 */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MCU_CNTL_CSR_RESET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_CNTL_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">M2H_CMD_DONE_CSR</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">H2M_MAILBOX_CSR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">HOST_CMD_CSR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Write firmware to device.</span>
<span class="cm">	 */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MCU_CNTL_CSR_RESET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MCU_CNTL_CSR_SELECT_BANK</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_CNTL_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_multiwrite</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">FIRMWARE_IMAGE_BASE</span><span class="p">,</span>
				      <span class="n">data</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>

	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MCU_CNTL_CSR_SELECT_BANK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_CNTL_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MCU_CNTL_CSR_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_CNTL_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">100</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_CNTL_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">MCU_CNTL_CSR_READY</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">100</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ERROR</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;MCU Control register not ready.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Hardware needs another millisecond before it is ready.</span>
<span class="cm">	 */</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Reset MAC and BBP registers.</span>
<span class="cm">	 */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR1_SOFT_RESET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR1_BBP_RESET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR1_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR1_BBP_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR1_HOST_READY</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Initialization functions.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">rt61pci_get_entry_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">queue_entry_priv_pci</span> <span class="o">*</span><span class="n">entry_priv</span> <span class="o">=</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">word</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">qid</span> <span class="o">==</span> <span class="n">QID_RX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>

		<span class="k">return</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word</span><span class="p">,</span> <span class="n">RXD_W0_OWNER_NIC</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>

		<span class="k">return</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_OWNER_NIC</span><span class="p">)</span> <span class="o">||</span>
		        <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_VALID</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_clear_entry</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">queue_entry_priv_pci</span> <span class="o">*</span><span class="n">entry_priv</span> <span class="o">=</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">skb_frame_desc</span> <span class="o">*</span><span class="n">skbdesc</span> <span class="o">=</span> <span class="n">get_skb_frame_desc</span><span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">skb</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">word</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">qid</span> <span class="o">==</span> <span class="n">QID_RX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">RXD_W5_BUFFER_PHYSICAL_ADDRESS</span><span class="p">,</span>
				   <span class="n">skbdesc</span><span class="o">-&gt;</span><span class="n">skb_dma</span><span class="p">);</span>
		<span class="n">rt2x00_desc_write</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>

		<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">RXD_W0_OWNER_NIC</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_desc_write</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_VALID</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_OWNER_NIC</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_desc_write</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_init_queues</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">queue_entry_priv_pci</span> <span class="o">*</span><span class="n">entry_priv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialize registers.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_RING_CSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TX_RING_CSR0_AC0_RING_SIZE</span><span class="p">,</span>
			   <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">limit</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TX_RING_CSR0_AC1_RING_SIZE</span><span class="p">,</span>
			   <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">limit</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TX_RING_CSR0_AC2_RING_SIZE</span><span class="p">,</span>
			   <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">limit</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TX_RING_CSR0_AC3_RING_SIZE</span><span class="p">,</span>
			   <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">limit</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_RING_CSR0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_RING_CSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TX_RING_CSR1_TXD_SIZE</span><span class="p">,</span>
			   <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">desc_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_RING_CSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">entry_priv</span> <span class="o">=</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">entries</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">AC0_BASE_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">AC0_BASE_CSR_RING_REGISTER</span><span class="p">,</span>
			   <span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc_dma</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">AC0_BASE_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">entry_priv</span> <span class="o">=</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">entries</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">AC1_BASE_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">AC1_BASE_CSR_RING_REGISTER</span><span class="p">,</span>
			   <span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc_dma</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">AC1_BASE_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">entry_priv</span> <span class="o">=</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">entries</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">AC2_BASE_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">AC2_BASE_CSR_RING_REGISTER</span><span class="p">,</span>
			   <span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc_dma</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">AC2_BASE_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">entry_priv</span> <span class="o">=</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">entries</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">AC3_BASE_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">AC3_BASE_CSR_RING_REGISTER</span><span class="p">,</span>
			   <span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc_dma</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">AC3_BASE_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RX_RING_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RX_RING_CSR_RING_SIZE</span><span class="p">,</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">rx</span><span class="o">-&gt;</span><span class="n">limit</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RX_RING_CSR_RXD_SIZE</span><span class="p">,</span>
			   <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">rx</span><span class="o">-&gt;</span><span class="n">desc_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RX_RING_CSR_RXD_WRITEBACK_SIZE</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RX_RING_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">entry_priv</span> <span class="o">=</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">rx</span><span class="o">-&gt;</span><span class="n">entries</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RX_BASE_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RX_BASE_CSR_RING_REGISTER</span><span class="p">,</span>
			   <span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc_dma</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RX_BASE_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_DMA_DST_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TX_DMA_DST_CSR_DEST_AC0</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TX_DMA_DST_CSR_DEST_AC1</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TX_DMA_DST_CSR_DEST_AC2</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TX_DMA_DST_CSR_DEST_AC3</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TX_DMA_DST_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">LOAD_TX_RING_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">LOAD_TX_RING_CSR_LOAD_TXD_AC0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">LOAD_TX_RING_CSR_LOAD_TXD_AC1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">LOAD_TX_RING_CSR_LOAD_TXD_AC2</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">LOAD_TX_RING_CSR_LOAD_TXD_AC3</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">LOAD_TX_RING_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RX_CNTL_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RX_CNTL_CSR_LOAD_RXD</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RX_CNTL_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_init_registers</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR0_AUTO_TX_SEQ</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR0_DISABLE_RX</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR0_TX_WITHOUT_WAITING</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR1_BBP_ID0</span><span class="p">,</span> <span class="mi">47</span><span class="p">);</span> <span class="cm">/* CCK Signal */</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR1_BBP_ID0_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR1_BBP_ID1</span><span class="p">,</span> <span class="mi">30</span><span class="p">);</span> <span class="cm">/* Rssi */</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR1_BBP_ID1_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR1_BBP_ID2</span><span class="p">,</span> <span class="mi">42</span><span class="p">);</span> <span class="cm">/* OFDM Rate */</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR1_BBP_ID2_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR1_BBP_ID3</span><span class="p">,</span> <span class="mi">30</span><span class="p">);</span> <span class="cm">/* Rssi */</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR1_BBP_ID3_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * CCK TXD BBP registers</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR2_BBP_ID0</span><span class="p">,</span> <span class="mi">13</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR2_BBP_ID0_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR2_BBP_ID1</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR2_BBP_ID1_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR2_BBP_ID2</span><span class="p">,</span> <span class="mi">11</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR2_BBP_ID2_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR2_BBP_ID3</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR2_BBP_ID3_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR2</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * OFDM TXD BBP registers</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR3_BBP_ID0</span><span class="p">,</span> <span class="mi">7</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR3_BBP_ID0_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR3_BBP_ID1</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR3_BBP_ID1_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR3_BBP_ID2</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR3_BBP_ID2_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR3</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR7</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR7_ACK_CTS_6MBS</span><span class="p">,</span> <span class="mi">59</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR7_ACK_CTS_9MBS</span><span class="p">,</span> <span class="mi">53</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR7_ACK_CTS_12MBS</span><span class="p">,</span> <span class="mi">49</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR7_ACK_CTS_18MBS</span><span class="p">,</span> <span class="mi">46</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR7</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR8</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR8_ACK_CTS_24MBS</span><span class="p">,</span> <span class="mi">44</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR8_ACK_CTS_36MBS</span><span class="p">,</span> <span class="mi">42</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR8_ACK_CTS_48MBS</span><span class="p">,</span> <span class="mi">42</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR8_ACK_CTS_54MBS</span><span class="p">,</span> <span class="mi">42</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR8</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR9</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_BEACON_INTERVAL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_TSF_TICKING</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_TSF_SYNC</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_TBTT_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_BEACON_GEN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_TIMESTAMP_COMPENSATE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR9</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR15</span><span class="p">,</span> <span class="mh">0x0000000f</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR6</span><span class="p">,</span> <span class="mh">0x00000fff</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR9</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR9_CW_SELECT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR9</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR10</span><span class="p">,</span> <span class="mh">0x0000071c</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">lib</span><span class="o">-&gt;</span><span class="n">set_device_state</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">STATE_AWAKE</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR13</span><span class="p">,</span> <span class="mh">0x0000e000</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Invalidate all Shared Keys (SEC_CSR0),</span>
<span class="cm">	 * and clear the Shared key Cipher algorithms (SEC_CSR1 &amp; SEC_CSR5)</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR1</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SEC_CSR5</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PHY_CSR1</span><span class="p">,</span> <span class="mh">0x000023b0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PHY_CSR5</span><span class="p">,</span> <span class="mh">0x060a100c</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PHY_CSR6</span><span class="p">,</span> <span class="mh">0x00080606</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PHY_CSR7</span><span class="p">,</span> <span class="mh">0x00000a08</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PCI_CFG_CSR</span><span class="p">,</span> <span class="mh">0x28ca4404</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TEST_MODE_CSR</span><span class="p">,</span> <span class="mh">0x00000200</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">M2H_CMD_DONE_CSR</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clear all beacons</span>
<span class="cm">	 * For the Beacon base registers we only need to clear</span>
<span class="cm">	 * the first byte since that byte contains the VALID and OWNER</span>
<span class="cm">	 * bits which (when set to 0) will invalidate the entire beacon.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">HW_BEACON_BASE0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">HW_BEACON_BASE1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">HW_BEACON_BASE2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">HW_BEACON_BASE3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * We must clear the error counters.</span>
<span class="cm">	 * These registers are cleared on read,</span>
<span class="cm">	 * so we may pass a useless variable to store the value.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">STA_CSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">STA_CSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">STA_CSR2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Reset MAC and BBP registers.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR1_SOFT_RESET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR1_BBP_RESET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR1_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR1_BBP_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR1_HOST_READY</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_wait_bbp_ready</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">value</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">REGISTER_BUSY_COUNT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt61pci_bbp_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">value</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">value</span> <span class="o">!=</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">value</span> <span class="o">!=</span> <span class="mh">0x00</span><span class="p">))</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="n">REGISTER_BUSY_DELAY</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ERROR</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;BBP register access failed, aborting.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EACCES</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_init_bbp</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">eeprom</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reg_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">value</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">rt61pci_wait_bbp_ready</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">)))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EACCES</span><span class="p">;</span>

	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mh">0xc8</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mh">0x38</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mh">0xfe</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x0a</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mh">0x0d</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">34</span><span class="p">,</span> <span class="mh">0x12</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">37</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">39</span><span class="p">,</span> <span class="mh">0xf8</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">41</span><span class="p">,</span> <span class="mh">0x60</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">53</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">54</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">60</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">61</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">62</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">75</span><span class="p">,</span> <span class="mh">0xfe</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">86</span><span class="p">,</span> <span class="mh">0xfe</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">88</span><span class="p">,</span> <span class="mh">0xfe</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">90</span><span class="p">,</span> <span class="mh">0x0f</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">99</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">102</span><span class="p">,</span> <span class="mh">0x16</span><span class="p">);</span>
	<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">107</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">EEPROM_BBP_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_BBP_START</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eeprom</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">eeprom</span> <span class="o">!=</span> <span class="mh">0xffff</span> <span class="o">&amp;&amp;</span> <span class="n">eeprom</span> <span class="o">!=</span> <span class="mh">0x0000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg_id</span> <span class="o">=</span> <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_BBP_REG_ID</span><span class="p">);</span>
			<span class="n">value</span> <span class="o">=</span> <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_BBP_VALUE</span><span class="p">);</span>
			<span class="n">rt61pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">reg_id</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Device state switch handlers.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_toggle_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
			       <span class="k">enum</span> <span class="n">dev_state</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="n">STATE_RADIO_IRQ_OFF</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * When interrupts are being enabled, the interrupt registers</span>
<span class="cm">	 * should clear the register to assure a clean state.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="n">STATE_RADIO_IRQ_ON</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">INT_SOURCE_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">INT_SOURCE_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_INT_SOURCE_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_INT_SOURCE_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Only toggle the interrupts bits we are going to use.</span>
<span class="cm">	 * Non-checked interrupt bits are disabled by default.</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">INT_MASK_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">INT_MASK_CSR_TXDONE</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">INT_MASK_CSR_RXDONE</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">INT_MASK_CSR_BEACON_DONE</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">INT_MASK_CSR_ENABLE_MITIGATION</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">INT_MASK_CSR_MITIGATION_PERIOD</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">INT_MASK_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_INT_MASK_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MCU_INT_MASK_CSR_0</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MCU_INT_MASK_CSR_1</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MCU_INT_MASK_CSR_2</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MCU_INT_MASK_CSR_3</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MCU_INT_MASK_CSR_4</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MCU_INT_MASK_CSR_5</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MCU_INT_MASK_CSR_6</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MCU_INT_MASK_CSR_7</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MCU_INT_MASK_CSR_TWAKEUP</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_INT_MASK_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="n">STATE_RADIO_IRQ_OFF</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Ensure that all tasklets are finished.</span>
<span class="cm">		 */</span>
		<span class="n">tasklet_kill</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">txstatus_tasklet</span><span class="p">);</span>
		<span class="n">tasklet_kill</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">rxdone_tasklet</span><span class="p">);</span>
		<span class="n">tasklet_kill</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">autowake_tasklet</span><span class="p">);</span>
		<span class="n">tasklet_kill</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tbtt_tasklet</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_enable_radio</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialize all registers.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">rt61pci_init_queues</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">)</span> <span class="o">||</span>
		     <span class="n">rt61pci_init_registers</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">)</span> <span class="o">||</span>
		     <span class="n">rt61pci_init_bbp</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">)))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Enable RX.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RX_CNTL_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RX_CNTL_CSR_ENABLE_RX_DMA</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RX_CNTL_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_disable_radio</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Disable power</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR10</span><span class="p">,</span> <span class="mh">0x00001818</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_set_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="k">enum</span> <span class="n">dev_state</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">reg2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">put_to_sleep</span><span class="p">;</span>

	<span class="n">put_to_sleep</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span> <span class="o">!=</span> <span class="n">STATE_AWAKE</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR12</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR12_FORCE_WAKEUP</span><span class="p">,</span> <span class="o">!</span><span class="n">put_to_sleep</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR12_PUT_TO_SLEEP</span><span class="p">,</span> <span class="n">put_to_sleep</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR12</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Device is not guaranteed to be in the requested state yet.</span>
<span class="cm">	 * We must wait until the register indicates that the</span>
<span class="cm">	 * device has entered the correct state.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">REGISTER_BUSY_COUNT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR12</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg2</span><span class="p">);</span>
		<span class="n">state</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg2</span><span class="p">,</span> <span class="n">MAC_CSR12_BBP_CURRENT_STATE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="o">!</span><span class="n">put_to_sleep</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR12</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_set_device_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				    <span class="k">enum</span> <span class="n">dev_state</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">STATE_RADIO_ON</span>:
		<span class="n">retval</span> <span class="o">=</span> <span class="n">rt61pci_enable_radio</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">STATE_RADIO_OFF</span>:
		<span class="n">rt61pci_disable_radio</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">STATE_RADIO_IRQ_ON</span>:
	<span class="k">case</span> <span class="n">STATE_RADIO_IRQ_OFF</span>:
		<span class="n">rt61pci_toggle_irq</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">state</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">STATE_DEEP_SLEEP</span>:
	<span class="k">case</span> <span class="n">STATE_SLEEP</span>:
	<span class="k">case</span> <span class="n">STATE_STANDBY</span>:
	<span class="k">case</span> <span class="n">STATE_AWAKE</span>:
		<span class="n">retval</span> <span class="o">=</span> <span class="n">rt61pci_set_state</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">state</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOTSUPP</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">retval</span><span class="p">))</span>
		<span class="n">ERROR</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;Device failed to enter state %d (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		      <span class="n">state</span><span class="p">,</span> <span class="n">retval</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * TX descriptor initialization</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_write_tx_desc</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">txentry_desc</span> <span class="o">*</span><span class="n">txdesc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">skb_frame_desc</span> <span class="o">*</span><span class="n">skbdesc</span> <span class="o">=</span> <span class="n">get_skb_frame_desc</span><span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">skb</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">queue_entry_priv_pci</span> <span class="o">*</span><span class="n">entry_priv</span> <span class="o">=</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="o">*</span><span class="n">txd</span> <span class="o">=</span> <span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">word</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Start writing the descriptor words.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W1_HOST_Q_ID</span><span class="p">,</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">qid</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W1_AIFSN</span><span class="p">,</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">aifs</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W1_CWMIN</span><span class="p">,</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">cw_min</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W1_CWMAX</span><span class="p">,</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">cw_max</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W1_IV_OFFSET</span><span class="p">,</span> <span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">iv_offset</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W1_HW_SEQUENCE</span><span class="p">,</span>
			   <span class="n">test_bit</span><span class="p">(</span><span class="n">ENTRY_TXD_GENERATE_SEQ</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W1_BUFFER_COUNT</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_desc_write</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>

	<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W2_PLCP_SIGNAL</span><span class="p">,</span> <span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">plcp</span><span class="p">.</span><span class="n">signal</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W2_PLCP_SERVICE</span><span class="p">,</span> <span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">plcp</span><span class="p">.</span><span class="n">service</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W2_PLCP_LENGTH_LOW</span><span class="p">,</span>
			   <span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">plcp</span><span class="p">.</span><span class="n">length_low</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W2_PLCP_LENGTH_HIGH</span><span class="p">,</span>
			   <span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">plcp</span><span class="p">.</span><span class="n">length_high</span><span class="p">);</span>
	<span class="n">rt2x00_desc_write</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">ENTRY_TXD_ENCRYPT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">_rt2x00_desc_write</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">skbdesc</span><span class="o">-&gt;</span><span class="n">iv</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">_rt2x00_desc_write</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">skbdesc</span><span class="o">-&gt;</span><span class="n">iv</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W5_PID_TYPE</span><span class="p">,</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">qid</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W5_PID_SUBTYPE</span><span class="p">,</span>
			   <span class="n">skbdesc</span><span class="o">-&gt;</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">entry_idx</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W5_TX_POWER</span><span class="p">,</span>
			   <span class="n">TXPOWER_TO_DEV</span><span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tx_power</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W5_WAITING_DMA_DONE_INT</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_desc_write</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">qid</span> <span class="o">!=</span> <span class="n">QID_BEACON</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W6_BUFFER_PHYSICAL_ADDRESS</span><span class="p">,</span>
				   <span class="n">skbdesc</span><span class="o">-&gt;</span><span class="n">skb_dma</span><span class="p">);</span>
		<span class="n">rt2x00_desc_write</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>

		<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W11_BUFFER_LENGTH0</span><span class="p">,</span>
				   <span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">);</span>
		<span class="n">rt2x00_desc_write</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Writing TXD word 0 must the last to prevent a race condition with</span>
<span class="cm">	 * the device, whereby the device may take hold of the TXD before we</span>
<span class="cm">	 * finished updating it.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_OWNER_NIC</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_MORE_FRAG</span><span class="p">,</span>
			   <span class="n">test_bit</span><span class="p">(</span><span class="n">ENTRY_TXD_MORE_FRAG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_ACK</span><span class="p">,</span>
			   <span class="n">test_bit</span><span class="p">(</span><span class="n">ENTRY_TXD_ACK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_TIMESTAMP</span><span class="p">,</span>
			   <span class="n">test_bit</span><span class="p">(</span><span class="n">ENTRY_TXD_REQ_TIMESTAMP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_OFDM</span><span class="p">,</span>
			   <span class="p">(</span><span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">rate_mode</span> <span class="o">==</span> <span class="n">RATE_MODE_OFDM</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_IFS</span><span class="p">,</span> <span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">plcp</span><span class="p">.</span><span class="n">ifs</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_RETRY_MODE</span><span class="p">,</span>
			   <span class="n">test_bit</span><span class="p">(</span><span class="n">ENTRY_TXD_RETRY_MODE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_TKIP_MIC</span><span class="p">,</span>
			   <span class="n">test_bit</span><span class="p">(</span><span class="n">ENTRY_TXD_ENCRYPT_MMIC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_KEY_TABLE</span><span class="p">,</span>
			   <span class="n">test_bit</span><span class="p">(</span><span class="n">ENTRY_TXD_ENCRYPT_PAIRWISE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_KEY_INDEX</span><span class="p">,</span> <span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">key_idx</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_DATABYTE_COUNT</span><span class="p">,</span> <span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_BURST</span><span class="p">,</span>
			   <span class="n">test_bit</span><span class="p">(</span><span class="n">ENTRY_TXD_BURST</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_CIPHER_ALG</span><span class="p">,</span> <span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">cipher</span><span class="p">);</span>
	<span class="n">rt2x00_desc_write</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Register descriptor details in skb frame descriptor.</span>
<span class="cm">	 */</span>
	<span class="n">skbdesc</span><span class="o">-&gt;</span><span class="n">desc</span> <span class="o">=</span> <span class="n">txd</span><span class="p">;</span>
	<span class="n">skbdesc</span><span class="o">-&gt;</span><span class="n">desc_len</span> <span class="o">=</span> <span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">qid</span> <span class="o">==</span> <span class="n">QID_BEACON</span><span class="p">)</span> <span class="o">?</span> <span class="n">TXINFO_SIZE</span> <span class="o">:</span>
			    <span class="n">TXD_DESC_SIZE</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * TX data initialization</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_write_beacon</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">txentry_desc</span> <span class="o">*</span><span class="n">txdesc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">queue_entry_priv_pci</span> <span class="o">*</span><span class="n">entry_priv</span> <span class="o">=</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">beacon_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">padding_len</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">orig_reg</span><span class="p">,</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable beaconing while we are reloading the beacon data,</span>
<span class="cm">	 * otherwise we might be sending out invalid data.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR9</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">orig_reg</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_BEACON_GEN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR9</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Write the TX descriptor for the beacon.</span>
<span class="cm">	 */</span>
	<span class="n">rt61pci_write_tx_desc</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="n">txdesc</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Dump beacon to userspace through debugfs.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00debug_dump_frame</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">DUMP_FRAME_BEACON</span><span class="p">,</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">skb</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Write entire beacon with descriptor and padding to register.</span>
<span class="cm">	 */</span>
	<span class="n">padding_len</span> <span class="o">=</span> <span class="n">roundup</span><span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">padding_len</span> <span class="o">&amp;&amp;</span> <span class="n">skb_pad</span><span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">skb</span><span class="p">,</span> <span class="n">padding_len</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ERROR</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;Failure padding beacon, aborting</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="cm">/* skb freed by skb_pad() on failure */</span>
		<span class="n">entry</span><span class="o">-&gt;</span><span class="n">skb</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR9</span><span class="p">,</span> <span class="n">orig_reg</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">beacon_base</span> <span class="o">=</span> <span class="n">HW_BEACON_OFFSET</span><span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">entry_idx</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_multiwrite</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">beacon_base</span><span class="p">,</span>
				      <span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="n">TXINFO_SIZE</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_multiwrite</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">beacon_base</span> <span class="o">+</span> <span class="n">TXINFO_SIZE</span><span class="p">,</span>
				      <span class="n">entry</span><span class="o">-&gt;</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span>
				      <span class="n">entry</span><span class="o">-&gt;</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">+</span> <span class="n">padding_len</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Enable beaconing again.</span>
<span class="cm">	 *</span>
<span class="cm">	 * For Wi-Fi faily generated beacons between participating</span>
<span class="cm">	 * stations. Set TBTT phase adaptive adjustment step to 8us.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR10</span><span class="p">,</span> <span class="mh">0x00001008</span><span class="p">);</span>

	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_BEACON_GEN</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR9</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clean up beacon skb.</span>
<span class="cm">	 */</span>
	<span class="n">dev_kfree_skb_any</span><span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">skb</span><span class="p">);</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">skb</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_clear_beacon</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable beaconing while we are reloading the beacon data,</span>
<span class="cm">	 * otherwise we might be sending out invalid data.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR9</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_BEACON_GEN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR9</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clear beacon.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span>
				 <span class="n">HW_BEACON_OFFSET</span><span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">entry_idx</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Enable beaconing again.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR9_BEACON_GEN</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR9</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * RX control handlers</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_agc_to_rssi</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">rxd_w1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">lna_gain</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">lna</span><span class="p">;</span>

	<span class="n">lna</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">rxd_w1</span><span class="p">,</span> <span class="n">RXD_W1_RSSI_LNA</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">lna</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">offset</span> <span class="o">+=</span> <span class="mi">90</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">offset</span> <span class="o">+=</span> <span class="mi">74</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">offset</span> <span class="o">+=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">curr_band</span> <span class="o">==</span> <span class="n">IEEE80211_BAND_5GHZ</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lna</span> <span class="o">==</span> <span class="mi">3</span> <span class="o">||</span> <span class="n">lna</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">offset</span> <span class="o">+=</span> <span class="mi">10</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">rxd_w1</span><span class="p">,</span> <span class="n">RXD_W1_RSSI_AGC</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">-</span> <span class="n">offset</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_fill_rxdone</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">rxdone_entry_desc</span> <span class="o">*</span><span class="n">rxdesc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">queue_entry_priv_pci</span> <span class="o">*</span><span class="n">entry_priv</span> <span class="o">=</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">word0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">word1</span><span class="p">;</span>

	<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word0</span><span class="p">);</span>
	<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word0</span><span class="p">,</span> <span class="n">RXD_W0_CRC_ERROR</span><span class="p">))</span>
		<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RX_FLAG_FAILED_FCS_CRC</span><span class="p">;</span>

	<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">cipher</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word0</span><span class="p">,</span> <span class="n">RXD_W0_CIPHER_ALG</span><span class="p">);</span>
	<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">cipher_status</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word0</span><span class="p">,</span> <span class="n">RXD_W0_CIPHER_ERROR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">cipher</span> <span class="o">!=</span> <span class="n">CIPHER_NONE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">_rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">iv</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">_rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">iv</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">dev_flags</span> <span class="o">|=</span> <span class="n">RXDONE_CRYPTO_IV</span><span class="p">;</span>

		<span class="n">_rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">icv</span><span class="p">);</span>
		<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">dev_flags</span> <span class="o">|=</span> <span class="n">RXDONE_CRYPTO_ICV</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Hardware has stripped IV/EIV data from 802.11 frame during</span>
<span class="cm">		 * decryption. It has provided the data separately but rt2x00lib</span>
<span class="cm">		 * should decide if it should be reinserted.</span>
<span class="cm">		 */</span>
		<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RX_FLAG_IV_STRIPPED</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * The hardware has already checked the Michael Mic and has</span>
<span class="cm">		 * stripped it from the frame. Signal this to mac80211.</span>
<span class="cm">		 */</span>
		<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RX_FLAG_MMIC_STRIPPED</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">cipher_status</span> <span class="o">==</span> <span class="n">RX_CRYPTO_SUCCESS</span><span class="p">)</span>
			<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RX_FLAG_DECRYPTED</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">cipher_status</span> <span class="o">==</span> <span class="n">RX_CRYPTO_FAIL_MIC</span><span class="p">)</span>
			<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RX_FLAG_MMIC_ERROR</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Obtain the status about this packet.</span>
<span class="cm">	 * When frame was received with an OFDM bitrate,</span>
<span class="cm">	 * the signal is the PLCP value. If it was received with</span>
<span class="cm">	 * a CCK bitrate the signal is the rate in 100kbit/s.</span>
<span class="cm">	 */</span>
	<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">signal</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word1</span><span class="p">,</span> <span class="n">RXD_W1_SIGNAL</span><span class="p">);</span>
	<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">rssi</span> <span class="o">=</span> <span class="n">rt61pci_agc_to_rssi</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">word1</span><span class="p">);</span>
	<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word0</span><span class="p">,</span> <span class="n">RXD_W0_DATABYTE_COUNT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word0</span><span class="p">,</span> <span class="n">RXD_W0_OFDM</span><span class="p">))</span>
		<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">dev_flags</span> <span class="o">|=</span> <span class="n">RXDONE_SIGNAL_PLCP</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">dev_flags</span> <span class="o">|=</span> <span class="n">RXDONE_SIGNAL_BITRATE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word0</span><span class="p">,</span> <span class="n">RXD_W0_MY_BSS</span><span class="p">))</span>
		<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">dev_flags</span> <span class="o">|=</span> <span class="n">RXDONE_MY_BSS</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt functions.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_txdone</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">data_queue</span> <span class="o">*</span><span class="n">queue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">queue_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">queue_entry</span> <span class="o">*</span><span class="n">entry_done</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">queue_entry_priv_pci</span> <span class="o">*</span><span class="n">entry_priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">txdone_entry_desc</span> <span class="n">txdesc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">word</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">type</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * TX_STA_FIFO is a stack of X entries, hence read TX_STA_FIFO</span>
<span class="cm">	 * at most X times and also stop processing once the TX_STA_FIFO_VALID</span>
<span class="cm">	 * flag is not set anymore.</span>
<span class="cm">	 *</span>
<span class="cm">	 * The legacy drivers use X=TX_RING_SIZE but state in a comment</span>
<span class="cm">	 * that the TX_STA_FIFO stack has a size of 16. We stick to our</span>
<span class="cm">	 * tx ring size for now.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">tx</span><span class="o">-&gt;</span><span class="n">entry_num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">STA_CSR4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">STA_CSR4_VALID</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Skip this entry when it contains an invalid</span>
<span class="cm">		 * queue identication number.</span>
<span class="cm">		 */</span>
		<span class="n">type</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">STA_CSR4_PID_TYPE</span><span class="p">);</span>
		<span class="n">queue</span> <span class="o">=</span> <span class="n">rt2x00queue_get_tx_queue</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">type</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">queue</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Skip this entry when it contains an invalid</span>
<span class="cm">		 * index number.</span>
<span class="cm">		 */</span>
		<span class="n">index</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">STA_CSR4_PID_SUBTYPE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">index</span> <span class="o">&gt;=</span> <span class="n">queue</span><span class="o">-&gt;</span><span class="n">limit</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">entry</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">entries</span><span class="p">[</span><span class="n">index</span><span class="p">];</span>
		<span class="n">entry_priv</span> <span class="o">=</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">priv_data</span><span class="p">;</span>
		<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_OWNER_NIC</span><span class="p">)</span> <span class="o">||</span>
		    <span class="o">!</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_VALID</span><span class="p">))</span>
			<span class="k">return</span><span class="p">;</span>

		<span class="n">entry_done</span> <span class="o">=</span> <span class="n">rt2x00queue_get_entry</span><span class="p">(</span><span class="n">queue</span><span class="p">,</span> <span class="n">Q_INDEX_DONE</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">entry</span> <span class="o">!=</span> <span class="n">entry_done</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Catch up.</span>
<span class="cm">			 * Just report any entries we missed as failed.</span>
<span class="cm">			 */</span>
			<span class="n">WARNING</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span>
				<span class="s">&quot;TX status report missed for entry %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">entry_done</span><span class="o">-&gt;</span><span class="n">entry_idx</span><span class="p">);</span>

			<span class="n">rt2x00lib_txdone_noinfo</span><span class="p">(</span><span class="n">entry_done</span><span class="p">,</span> <span class="n">TXDONE_UNKNOWN</span><span class="p">);</span>
			<span class="n">entry_done</span> <span class="o">=</span> <span class="n">rt2x00queue_get_entry</span><span class="p">(</span><span class="n">queue</span><span class="p">,</span> <span class="n">Q_INDEX_DONE</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/*</span>
<span class="cm">		 * Obtain the status about this packet.</span>
<span class="cm">		 */</span>
		<span class="n">txdesc</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">STA_CSR4_TX_RESULT</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* Success, maybe with retry */</span>
			<span class="n">__set_bit</span><span class="p">(</span><span class="n">TXDONE_SUCCESS</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="p">.</span><span class="n">flags</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">6</span>: <span class="cm">/* Failure, excessive retries */</span>
			<span class="n">__set_bit</span><span class="p">(</span><span class="n">TXDONE_EXCESSIVE_RETRY</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="p">.</span><span class="n">flags</span><span class="p">);</span>
			<span class="cm">/* Don&#39;t break, this is a failed frame! */</span>
		<span class="nl">default:</span> <span class="cm">/* Failure */</span>
			<span class="n">__set_bit</span><span class="p">(</span><span class="n">TXDONE_FAILURE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="p">.</span><span class="n">flags</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">txdesc</span><span class="p">.</span><span class="n">retry</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">STA_CSR4_RETRY_COUNT</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * the frame was retried at least once</span>
<span class="cm">		 * -&gt; hw used fallback rates</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">txdesc</span><span class="p">.</span><span class="n">retry</span><span class="p">)</span>
			<span class="n">__set_bit</span><span class="p">(</span><span class="n">TXDONE_FALLBACK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="p">.</span><span class="n">flags</span><span class="p">);</span>

		<span class="n">rt2x00lib_txdone</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_wakeup</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ieee80211_conf</span> <span class="n">conf</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">};</span>
	<span class="k">struct</span> <span class="n">rt2x00lib_conf</span> <span class="n">libconf</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">conf</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">conf</span> <span class="p">};</span>

	<span class="n">rt61pci_config</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">libconf</span><span class="p">,</span> <span class="n">IEEE80211_CONF_CHANGE_PS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">rt61pci_enable_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
					    <span class="k">struct</span> <span class="n">rt2x00_field32</span> <span class="n">irq_field</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Enable a single interrupt. The interrupt mask register</span>
<span class="cm">	 * access needs locking.</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">INT_MASK_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">irq_field</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">INT_MASK_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_enable_mcu_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">rt2x00_field32</span> <span class="n">irq_field</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Enable a single MCU interrupt. The interrupt mask register</span>
<span class="cm">	 * access needs locking.</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_INT_MASK_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">irq_field</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_INT_MASK_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_txstatus_tasklet</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
	<span class="n">rt61pci_txdone</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">DEVICE_STATE_ENABLED_RADIO</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">))</span>
		<span class="n">rt61pci_enable_interrupt</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">INT_MASK_CSR_TXDONE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_tbtt_tasklet</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
	<span class="n">rt2x00lib_beacondone</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">DEVICE_STATE_ENABLED_RADIO</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">))</span>
		<span class="n">rt61pci_enable_interrupt</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">INT_MASK_CSR_BEACON_DONE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_rxdone_tasklet</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00pci_rxdone</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">))</span>
		<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">rxdone_tasklet</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">DEVICE_STATE_ENABLED_RADIO</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">))</span>
		<span class="n">rt61pci_enable_interrupt</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">INT_MASK_CSR_RXDONE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt61pci_autowake_tasklet</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
	<span class="n">rt61pci_wakeup</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span>
				 <span class="n">M2H_CMD_DONE_CSR</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">DEVICE_STATE_ENABLED_RADIO</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">))</span>
		<span class="n">rt61pci_enable_mcu_interrupt</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_INT_MASK_CSR_TWAKEUP</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">rt61pci_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_instance</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">dev_instance</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg_mcu</span><span class="p">,</span> <span class="n">mask_mcu</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Get the interrupt sources &amp; saved to local variable.</span>
<span class="cm">	 * Write register value back to clear pending interrupts.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_INT_SOURCE_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg_mcu</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_INT_SOURCE_CSR</span><span class="p">,</span> <span class="n">reg_mcu</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">INT_SOURCE_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">INT_SOURCE_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">reg</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">reg_mcu</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">DEVICE_STATE_ENABLED_RADIO</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Schedule tasklets for interrupt handling.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">INT_SOURCE_CSR_RXDONE</span><span class="p">))</span>
		<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">rxdone_tasklet</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">INT_SOURCE_CSR_TXDONE</span><span class="p">))</span>
		<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">txstatus_tasklet</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">INT_SOURCE_CSR_BEACON_DONE</span><span class="p">))</span>
		<span class="n">tasklet_hi_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tbtt_tasklet</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg_mcu</span><span class="p">,</span> <span class="n">MCU_INT_SOURCE_CSR_TWAKEUP</span><span class="p">))</span>
		<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">autowake_tasklet</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Since INT_MASK_CSR and INT_SOURCE_CSR use the same bits</span>
<span class="cm">	 * for interrupts and interrupt masks we can just use the value of</span>
<span class="cm">	 * INT_SOURCE_CSR to create the interrupt mask.</span>
<span class="cm">	 */</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">mask_mcu</span> <span class="o">=</span> <span class="n">reg_mcu</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable all interrupts for which a tasklet was scheduled right now,</span>
<span class="cm">	 * the tasklet will reenable the appropriate interrupts.</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">INT_MASK_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">INT_MASK_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_INT_MASK_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">mask_mcu</span><span class="p">;</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MCU_INT_MASK_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Device probe functions.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_validate_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">eeprom_93cx6</span> <span class="n">eeprom</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">word</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">mac</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">value</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">E2PROM_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>

	<span class="n">eeprom</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">rt2x00dev</span><span class="p">;</span>
	<span class="n">eeprom</span><span class="p">.</span><span class="n">register_read</span> <span class="o">=</span> <span class="n">rt61pci_eepromregister_read</span><span class="p">;</span>
	<span class="n">eeprom</span><span class="p">.</span><span class="n">register_write</span> <span class="o">=</span> <span class="n">rt61pci_eepromregister_write</span><span class="p">;</span>
	<span class="n">eeprom</span><span class="p">.</span><span class="n">width</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">E2PROM_CSR_TYPE_93C46</span><span class="p">)</span> <span class="o">?</span>
	    <span class="n">PCI_EEPROM_WIDTH_93C46</span> <span class="o">:</span> <span class="n">PCI_EEPROM_WIDTH_93C66</span><span class="p">;</span>
	<span class="n">eeprom</span><span class="p">.</span><span class="n">reg_data_in</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">eeprom</span><span class="p">.</span><span class="n">reg_data_out</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">eeprom</span><span class="p">.</span><span class="n">reg_data_clock</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">eeprom</span><span class="p">.</span><span class="n">reg_chip_select</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">eeprom_93cx6_multiread</span><span class="p">(</span><span class="o">&amp;</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_BASE</span><span class="p">,</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">,</span>
			       <span class="n">EEPROM_SIZE</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u16</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Start validation of the data that has been read.</span>
<span class="cm">	 */</span>
	<span class="n">mac</span> <span class="o">=</span> <span class="n">rt2x00_eeprom_addr</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_MAC_ADDR_0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_valid_ether_addr</span><span class="p">(</span><span class="n">mac</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">random_ether_addr</span><span class="p">(</span><span class="n">mac</span><span class="p">);</span>
		<span class="n">EEPROM</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;MAC: %pM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">mac</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">word</span> <span class="o">==</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_NUM</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_TX_DEFAULT</span><span class="p">,</span>
				   <span class="n">ANTENNA_B</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_RX_DEFAULT</span><span class="p">,</span>
				   <span class="n">ANTENNA_B</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_FRAME_TYPE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_DYN_TXAGC</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_HARDWARE_RADIO</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_RF_TYPE</span><span class="p">,</span> <span class="n">RF5225</span><span class="p">);</span>
		<span class="n">rt2x00_eeprom_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
		<span class="n">EEPROM</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;Antenna: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_NIC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">word</span> <span class="o">==</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_NIC_ENABLE_DIVERSITY</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_NIC_TX_DIVERSITY</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_NIC_RX_FIXED</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_NIC_TX_FIXED</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_NIC_EXTERNAL_LNA_BG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_NIC_CARDBUS_ACCEL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_NIC_EXTERNAL_LNA_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_eeprom_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_NIC</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
		<span class="n">EEPROM</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;NIC: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_LED</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">word</span> <span class="o">==</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_LED_LED_MODE</span><span class="p">,</span>
				   <span class="n">LED_MODE_DEFAULT</span><span class="p">);</span>
		<span class="n">rt2x00_eeprom_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_LED</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
		<span class="n">EEPROM</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;Led: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_FREQ</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">word</span> <span class="o">==</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_FREQ_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_FREQ_SEQ</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_eeprom_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_FREQ</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
		<span class="n">EEPROM</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;Freq: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_BG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">word</span> <span class="o">==</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_BG_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_BG_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_eeprom_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_BG</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
		<span class="n">EEPROM</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;RSSI OFFSET BG: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_BG_1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&lt;</span> <span class="o">-</span><span class="mi">10</span> <span class="o">||</span> <span class="n">value</span> <span class="o">&gt;</span> <span class="mi">10</span><span class="p">)</span>
			<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_BG_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_BG_2</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&lt;</span> <span class="o">-</span><span class="mi">10</span> <span class="o">||</span> <span class="n">value</span> <span class="o">&gt;</span> <span class="mi">10</span><span class="p">)</span>
			<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_BG_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_eeprom_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_BG</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">word</span> <span class="o">==</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_A_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_A_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_eeprom_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_A</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
		<span class="n">EEPROM</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;RSSI OFFSET A: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_A_1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&lt;</span> <span class="o">-</span><span class="mi">10</span> <span class="o">||</span> <span class="n">value</span> <span class="o">&gt;</span> <span class="mi">10</span><span class="p">)</span>
			<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_A_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_A_2</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&lt;</span> <span class="o">-</span><span class="mi">10</span> <span class="o">||</span> <span class="n">value</span> <span class="o">&gt;</span> <span class="mi">10</span><span class="p">)</span>
			<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_A_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_eeprom_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_RSSI_OFFSET_A</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_init_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">value</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">eeprom</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Read EEPROM word for configuration.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eeprom</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Identify RF chipset.</span>
<span class="cm">	 */</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_RF_TYPE</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MAC_CSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_chip</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR0_CHIPSET</span><span class="p">),</span>
			<span class="n">value</span><span class="p">,</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">MAC_CSR0_REVISION</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF5225</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF5325</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2527</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2529</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ERROR</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;Invalid RF chipset detected.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Determine number of antennas.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_NUM</span><span class="p">)</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">__set_bit</span><span class="p">(</span><span class="n">CAPABILITY_DOUBLE_ANTENNA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Identify default antenna configuration.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">default_ant</span><span class="p">.</span><span class="n">tx</span> <span class="o">=</span>
	    <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_TX_DEFAULT</span><span class="p">);</span>
	<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">default_ant</span><span class="p">.</span><span class="n">rx</span> <span class="o">=</span>
	    <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_RX_DEFAULT</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Read the Frame type.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_FRAME_TYPE</span><span class="p">))</span>
		<span class="n">__set_bit</span><span class="p">(</span><span class="n">CAPABILITY_FRAME_TYPE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Detect if this device has a hardware controlled radio.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_HARDWARE_RADIO</span><span class="p">))</span>
		<span class="n">__set_bit</span><span class="p">(</span><span class="n">CAPABILITY_HW_BUTTON</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Read frequency offset and RF programming sequence.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_FREQ</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eeprom</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_FREQ_SEQ</span><span class="p">))</span>
		<span class="n">__set_bit</span><span class="p">(</span><span class="n">CAPABILITY_RF_SEQUENCE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>

	<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">freq_offset</span> <span class="o">=</span> <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_FREQ_OFFSET</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Read external LNA informations.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_NIC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eeprom</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_NIC_EXTERNAL_LNA_A</span><span class="p">))</span>
		<span class="n">__set_bit</span><span class="p">(</span><span class="n">CAPABILITY_EXTERNAL_LNA_A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_NIC_EXTERNAL_LNA_BG</span><span class="p">))</span>
		<span class="n">__set_bit</span><span class="p">(</span><span class="n">CAPABILITY_EXTERNAL_LNA_BG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * When working with a RF2529 chip without double antenna,</span>
<span class="cm">	 * the antenna settings should be gathered from the NIC</span>
<span class="cm">	 * eeprom word.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2529</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">CAPABILITY_DOUBLE_ANTENNA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">default_ant</span><span class="p">.</span><span class="n">rx</span> <span class="o">=</span>
		    <span class="n">ANTENNA_A</span> <span class="o">+</span> <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_NIC_RX_FIXED</span><span class="p">);</span>
		<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">default_ant</span><span class="p">.</span><span class="n">tx</span> <span class="o">=</span>
		    <span class="n">ANTENNA_B</span> <span class="o">-</span> <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_NIC_TX_FIXED</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_NIC_TX_DIVERSITY</span><span class="p">))</span>
			<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">default_ant</span><span class="p">.</span><span class="n">tx</span> <span class="o">=</span> <span class="n">ANTENNA_SW_DIVERSITY</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_NIC_ENABLE_DIVERSITY</span><span class="p">))</span>
			<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">default_ant</span><span class="p">.</span><span class="n">rx</span> <span class="o">=</span> <span class="n">ANTENNA_SW_DIVERSITY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Store led settings, for correct led behaviour.</span>
<span class="cm">	 * If the eeprom value is invalid,</span>
<span class="cm">	 * switch to default led mode.</span>
<span class="cm">	 */</span>
<span class="cp">#ifdef CONFIG_RT2X00_LIB_LEDS</span>
	<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_LED</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eeprom</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_LED_LED_MODE</span><span class="p">);</span>

	<span class="n">rt61pci_init_led</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_radio</span><span class="p">,</span> <span class="n">LED_TYPE_RADIO</span><span class="p">);</span>
	<span class="n">rt61pci_init_led</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_assoc</span><span class="p">,</span> <span class="n">LED_TYPE_ASSOC</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">==</span> <span class="n">LED_MODE_SIGNAL_STRENGTH</span><span class="p">)</span>
		<span class="n">rt61pci_init_led</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_qual</span><span class="p">,</span>
				 <span class="n">LED_TYPE_QUALITY</span><span class="p">);</span>

	<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_mcu_reg</span><span class="p">,</span> <span class="n">MCU_LEDCS_LED_MODE</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_mcu_reg</span><span class="p">,</span> <span class="n">MCU_LEDCS_POLARITY_GPIO_0</span><span class="p">,</span>
			   <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span>
					      <span class="n">EEPROM_LED_POLARITY_GPIO_0</span><span class="p">));</span>
	<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_mcu_reg</span><span class="p">,</span> <span class="n">MCU_LEDCS_POLARITY_GPIO_1</span><span class="p">,</span>
			   <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span>
					      <span class="n">EEPROM_LED_POLARITY_GPIO_1</span><span class="p">));</span>
	<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_mcu_reg</span><span class="p">,</span> <span class="n">MCU_LEDCS_POLARITY_GPIO_2</span><span class="p">,</span>
			   <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span>
					      <span class="n">EEPROM_LED_POLARITY_GPIO_2</span><span class="p">));</span>
	<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_mcu_reg</span><span class="p">,</span> <span class="n">MCU_LEDCS_POLARITY_GPIO_3</span><span class="p">,</span>
			   <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span>
					      <span class="n">EEPROM_LED_POLARITY_GPIO_3</span><span class="p">));</span>
	<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_mcu_reg</span><span class="p">,</span> <span class="n">MCU_LEDCS_POLARITY_GPIO_4</span><span class="p">,</span>
			   <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span>
					      <span class="n">EEPROM_LED_POLARITY_GPIO_4</span><span class="p">));</span>
	<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_mcu_reg</span><span class="p">,</span> <span class="n">MCU_LEDCS_POLARITY_ACT</span><span class="p">,</span>
			   <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_LED_POLARITY_ACT</span><span class="p">));</span>
	<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_mcu_reg</span><span class="p">,</span> <span class="n">MCU_LEDCS_POLARITY_READY_BG</span><span class="p">,</span>
			   <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span>
					      <span class="n">EEPROM_LED_POLARITY_RDY_G</span><span class="p">));</span>
	<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_mcu_reg</span><span class="p">,</span> <span class="n">MCU_LEDCS_POLARITY_READY_A</span><span class="p">,</span>
			   <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span>
					      <span class="n">EEPROM_LED_POLARITY_RDY_A</span><span class="p">));</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_RT2X00_LIB_LEDS */</span><span class="cp"></span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * RF value list for RF5225 &amp; RF5325</span>
<span class="cm"> * Supports: 2.4 GHz &amp; 5.2 GHz, rf_sequence disabled</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rf_channel</span> <span class="n">rf_vals_noseq</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mi">1</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004786</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">2</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004786</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000478a</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">4</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000478a</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">5</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000478e</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">6</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000478e</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">7</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004792</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">8</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004792</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">9</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004796</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004796</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">11</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000479a</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000479a</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">13</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000479e</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">14</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x000047a2</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa13</span> <span class="p">},</span>

	<span class="cm">/* 802.11 UNI / HyperLan 2 */</span>
	<span class="p">{</span> <span class="mi">36</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000499a</span><span class="p">,</span> <span class="mh">0x0009be55</span><span class="p">,</span> <span class="mh">0x000ffa23</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">40</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x000049a2</span><span class="p">,</span> <span class="mh">0x0009be55</span><span class="p">,</span> <span class="mh">0x000ffa03</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">44</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x000049a6</span><span class="p">,</span> <span class="mh">0x0009be55</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">48</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x000049aa</span><span class="p">,</span> <span class="mh">0x0009be55</span><span class="p">,</span> <span class="mh">0x000ffa13</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">52</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x000049ae</span><span class="p">,</span> <span class="mh">0x0009ae55</span><span class="p">,</span> <span class="mh">0x000ffa1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">56</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x000049b2</span><span class="p">,</span> <span class="mh">0x0009ae55</span><span class="p">,</span> <span class="mh">0x000ffa23</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">60</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x000049ba</span><span class="p">,</span> <span class="mh">0x0009ae55</span><span class="p">,</span> <span class="mh">0x000ffa03</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">64</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x000049be</span><span class="p">,</span> <span class="mh">0x0009ae55</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>

	<span class="cm">/* 802.11 HyperLan 2 */</span>
	<span class="p">{</span> <span class="mi">100</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004a2a</span><span class="p">,</span> <span class="mh">0x000bae55</span><span class="p">,</span> <span class="mh">0x000ffa03</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">104</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004a2e</span><span class="p">,</span> <span class="mh">0x000bae55</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">108</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004a32</span><span class="p">,</span> <span class="mh">0x000bae55</span><span class="p">,</span> <span class="mh">0x000ffa13</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">112</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004a36</span><span class="p">,</span> <span class="mh">0x000bae55</span><span class="p">,</span> <span class="mh">0x000ffa1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">116</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004a3a</span><span class="p">,</span> <span class="mh">0x000bbe55</span><span class="p">,</span> <span class="mh">0x000ffa23</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">120</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004a82</span><span class="p">,</span> <span class="mh">0x000bbe55</span><span class="p">,</span> <span class="mh">0x000ffa03</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">124</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004a86</span><span class="p">,</span> <span class="mh">0x000bbe55</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">128</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004a8a</span><span class="p">,</span> <span class="mh">0x000bbe55</span><span class="p">,</span> <span class="mh">0x000ffa13</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">132</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004a8e</span><span class="p">,</span> <span class="mh">0x000bbe55</span><span class="p">,</span> <span class="mh">0x000ffa1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">136</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004a92</span><span class="p">,</span> <span class="mh">0x000bbe55</span><span class="p">,</span> <span class="mh">0x000ffa23</span> <span class="p">},</span>

	<span class="cm">/* 802.11 UNII */</span>
	<span class="p">{</span> <span class="mi">140</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004a9a</span><span class="p">,</span> <span class="mh">0x000bbe55</span><span class="p">,</span> <span class="mh">0x000ffa03</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">149</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004aa2</span><span class="p">,</span> <span class="mh">0x000bbe55</span><span class="p">,</span> <span class="mh">0x000ffa1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">153</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004aa6</span><span class="p">,</span> <span class="mh">0x000bbe55</span><span class="p">,</span> <span class="mh">0x000ffa27</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">157</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004aae</span><span class="p">,</span> <span class="mh">0x000bbe55</span><span class="p">,</span> <span class="mh">0x000ffa07</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">161</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004ab2</span><span class="p">,</span> <span class="mh">0x000bbe55</span><span class="p">,</span> <span class="mh">0x000ffa0f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">165</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004ab6</span><span class="p">,</span> <span class="mh">0x000bbe55</span><span class="p">,</span> <span class="mh">0x000ffa17</span> <span class="p">},</span>

	<span class="cm">/* MMAC(Japan)J52 ch 34,38,42,46 */</span>
	<span class="p">{</span> <span class="mi">34</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000499a</span><span class="p">,</span> <span class="mh">0x0009be55</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">38</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000499e</span><span class="p">,</span> <span class="mh">0x0009be55</span><span class="p">,</span> <span class="mh">0x000ffa13</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">42</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x000049a2</span><span class="p">,</span> <span class="mh">0x0009be55</span><span class="p">,</span> <span class="mh">0x000ffa1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">46</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x000049a6</span><span class="p">,</span> <span class="mh">0x0009be55</span><span class="p">,</span> <span class="mh">0x000ffa23</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * RF value list for RF5225 &amp; RF5325</span>
<span class="cm"> * Supports: 2.4 GHz &amp; 5.2 GHz, rf_sequence enabled</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rf_channel</span> <span class="n">rf_vals_seq</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mi">1</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004786</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">2</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004786</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000478a</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">4</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000478a</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">5</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000478e</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">6</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000478e</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">7</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004792</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">8</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004792</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">9</span><span class="p">,</span>  <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004796</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x00004796</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">11</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000479a</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000479a</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">13</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000479e</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">14</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x000047a2</span><span class="p">,</span> <span class="mh">0x00068455</span><span class="p">,</span> <span class="mh">0x000ffa13</span> <span class="p">},</span>

	<span class="cm">/* 802.11 UNI / HyperLan 2 */</span>
	<span class="p">{</span> <span class="mi">36</span><span class="p">,</span> <span class="mh">0x00002cd4</span><span class="p">,</span> <span class="mh">0x0004481a</span><span class="p">,</span> <span class="mh">0x00098455</span><span class="p">,</span> <span class="mh">0x000c0a03</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">40</span><span class="p">,</span> <span class="mh">0x00002cd0</span><span class="p">,</span> <span class="mh">0x00044682</span><span class="p">,</span> <span class="mh">0x00098455</span><span class="p">,</span> <span class="mh">0x000c0a03</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">44</span><span class="p">,</span> <span class="mh">0x00002cd0</span><span class="p">,</span> <span class="mh">0x00044686</span><span class="p">,</span> <span class="mh">0x00098455</span><span class="p">,</span> <span class="mh">0x000c0a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">48</span><span class="p">,</span> <span class="mh">0x00002cd0</span><span class="p">,</span> <span class="mh">0x0004468e</span><span class="p">,</span> <span class="mh">0x00098655</span><span class="p">,</span> <span class="mh">0x000c0a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">52</span><span class="p">,</span> <span class="mh">0x00002cd0</span><span class="p">,</span> <span class="mh">0x00044692</span><span class="p">,</span> <span class="mh">0x00098855</span><span class="p">,</span> <span class="mh">0x000c0a23</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">56</span><span class="p">,</span> <span class="mh">0x00002cd0</span><span class="p">,</span> <span class="mh">0x0004469a</span><span class="p">,</span> <span class="mh">0x00098c55</span><span class="p">,</span> <span class="mh">0x000c0a13</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">60</span><span class="p">,</span> <span class="mh">0x00002cd0</span><span class="p">,</span> <span class="mh">0x000446a2</span><span class="p">,</span> <span class="mh">0x00098e55</span><span class="p">,</span> <span class="mh">0x000c0a03</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">64</span><span class="p">,</span> <span class="mh">0x00002cd0</span><span class="p">,</span> <span class="mh">0x000446a6</span><span class="p">,</span> <span class="mh">0x00099255</span><span class="p">,</span> <span class="mh">0x000c0a1b</span> <span class="p">},</span>

	<span class="cm">/* 802.11 HyperLan 2 */</span>
	<span class="p">{</span> <span class="mi">100</span><span class="p">,</span> <span class="mh">0x00002cd4</span><span class="p">,</span> <span class="mh">0x0004489a</span><span class="p">,</span> <span class="mh">0x000b9855</span><span class="p">,</span> <span class="mh">0x000c0a03</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">104</span><span class="p">,</span> <span class="mh">0x00002cd4</span><span class="p">,</span> <span class="mh">0x000448a2</span><span class="p">,</span> <span class="mh">0x000b9855</span><span class="p">,</span> <span class="mh">0x000c0a03</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">108</span><span class="p">,</span> <span class="mh">0x00002cd4</span><span class="p">,</span> <span class="mh">0x000448aa</span><span class="p">,</span> <span class="mh">0x000b9855</span><span class="p">,</span> <span class="mh">0x000c0a03</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">112</span><span class="p">,</span> <span class="mh">0x00002cd4</span><span class="p">,</span> <span class="mh">0x000448b2</span><span class="p">,</span> <span class="mh">0x000b9a55</span><span class="p">,</span> <span class="mh">0x000c0a03</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">116</span><span class="p">,</span> <span class="mh">0x00002cd4</span><span class="p">,</span> <span class="mh">0x000448ba</span><span class="p">,</span> <span class="mh">0x000b9a55</span><span class="p">,</span> <span class="mh">0x000c0a03</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">120</span><span class="p">,</span> <span class="mh">0x00002cd0</span><span class="p">,</span> <span class="mh">0x00044702</span><span class="p">,</span> <span class="mh">0x000b9a55</span><span class="p">,</span> <span class="mh">0x000c0a03</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">124</span><span class="p">,</span> <span class="mh">0x00002cd0</span><span class="p">,</span> <span class="mh">0x00044706</span><span class="p">,</span> <span class="mh">0x000b9a55</span><span class="p">,</span> <span class="mh">0x000c0a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">128</span><span class="p">,</span> <span class="mh">0x00002cd0</span><span class="p">,</span> <span class="mh">0x0004470e</span><span class="p">,</span> <span class="mh">0x000b9c55</span><span class="p">,</span> <span class="mh">0x000c0a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">132</span><span class="p">,</span> <span class="mh">0x00002cd0</span><span class="p">,</span> <span class="mh">0x00044712</span><span class="p">,</span> <span class="mh">0x000b9c55</span><span class="p">,</span> <span class="mh">0x000c0a23</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">136</span><span class="p">,</span> <span class="mh">0x00002cd0</span><span class="p">,</span> <span class="mh">0x0004471a</span><span class="p">,</span> <span class="mh">0x000b9e55</span><span class="p">,</span> <span class="mh">0x000c0a13</span> <span class="p">},</span>

	<span class="cm">/* 802.11 UNII */</span>
	<span class="p">{</span> <span class="mi">140</span><span class="p">,</span> <span class="mh">0x00002cd0</span><span class="p">,</span> <span class="mh">0x00044722</span><span class="p">,</span> <span class="mh">0x000b9e55</span><span class="p">,</span> <span class="mh">0x000c0a03</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">149</span><span class="p">,</span> <span class="mh">0x00002cd0</span><span class="p">,</span> <span class="mh">0x0004472e</span><span class="p">,</span> <span class="mh">0x000ba255</span><span class="p">,</span> <span class="mh">0x000c0a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">153</span><span class="p">,</span> <span class="mh">0x00002cd0</span><span class="p">,</span> <span class="mh">0x00044736</span><span class="p">,</span> <span class="mh">0x000ba255</span><span class="p">,</span> <span class="mh">0x000c0a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">157</span><span class="p">,</span> <span class="mh">0x00002cd4</span><span class="p">,</span> <span class="mh">0x0004490a</span><span class="p">,</span> <span class="mh">0x000ba255</span><span class="p">,</span> <span class="mh">0x000c0a17</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">161</span><span class="p">,</span> <span class="mh">0x00002cd4</span><span class="p">,</span> <span class="mh">0x00044912</span><span class="p">,</span> <span class="mh">0x000ba255</span><span class="p">,</span> <span class="mh">0x000c0a17</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">165</span><span class="p">,</span> <span class="mh">0x00002cd4</span><span class="p">,</span> <span class="mh">0x0004491a</span><span class="p">,</span> <span class="mh">0x000ba255</span><span class="p">,</span> <span class="mh">0x000c0a17</span> <span class="p">},</span>

	<span class="cm">/* MMAC(Japan)J52 ch 34,38,42,46 */</span>
	<span class="p">{</span> <span class="mi">34</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000499a</span><span class="p">,</span> <span class="mh">0x0009be55</span><span class="p">,</span> <span class="mh">0x000c0a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">38</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x0000499e</span><span class="p">,</span> <span class="mh">0x0009be55</span><span class="p">,</span> <span class="mh">0x000c0a13</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">42</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x000049a2</span><span class="p">,</span> <span class="mh">0x0009be55</span><span class="p">,</span> <span class="mh">0x000c0a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">46</span><span class="p">,</span> <span class="mh">0x00002ccc</span><span class="p">,</span> <span class="mh">0x000049a6</span><span class="p">,</span> <span class="mh">0x0009be55</span><span class="p">,</span> <span class="mh">0x000c0a23</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_probe_hw_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hw_mode_spec</span> <span class="o">*</span><span class="n">spec</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">spec</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">channel_info</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">tx_power</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable powersaving as default.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">wiphy</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WIPHY_FLAG_PS_ON_BY_DEFAULT</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialize all hw fields.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span>
	    <span class="n">IEEE80211_HW_HOST_BROADCAST_PS_BUFFERING</span> <span class="o">|</span>
	    <span class="n">IEEE80211_HW_SIGNAL_DBM</span> <span class="o">|</span>
	    <span class="n">IEEE80211_HW_SUPPORTS_PS</span> <span class="o">|</span>
	    <span class="n">IEEE80211_HW_PS_NULLFUNC_STACK</span><span class="p">;</span>

	<span class="n">SET_IEEE80211_DEV</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">SET_IEEE80211_PERM_ADDR</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span>
				<span class="n">rt2x00_eeprom_addr</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span>
						   <span class="n">EEPROM_MAC_ADDR_0</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * As rt61 has a global fallback table we cannot specify</span>
<span class="cm">	 * more then one tx rate per frame but since the hw will</span>
<span class="cm">	 * try several rates (based on the fallback table) we should</span>
<span class="cm">	 * initialize max_report_rates to the maximum number of rates</span>
<span class="cm">	 * we are going to try. Otherwise mac80211 will truncate our</span>
<span class="cm">	 * reported tx rates and the rc algortihm will end up with</span>
<span class="cm">	 * incorrect data.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">max_rates</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">max_report_rates</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">max_rate_tries</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialize hw_mode information.</span>
<span class="cm">	 */</span>
	<span class="n">spec</span><span class="o">-&gt;</span><span class="n">supported_bands</span> <span class="o">=</span> <span class="n">SUPPORT_BAND_2GHZ</span><span class="p">;</span>
	<span class="n">spec</span><span class="o">-&gt;</span><span class="n">supported_rates</span> <span class="o">=</span> <span class="n">SUPPORT_RATE_CCK</span> <span class="o">|</span> <span class="n">SUPPORT_RATE_OFDM</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">CAPABILITY_RF_SEQUENCE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">num_channels</span> <span class="o">=</span> <span class="mi">14</span><span class="p">;</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">channels</span> <span class="o">=</span> <span class="n">rf_vals_noseq</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">num_channels</span> <span class="o">=</span> <span class="mi">14</span><span class="p">;</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">channels</span> <span class="o">=</span> <span class="n">rf_vals_seq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF5225</span><span class="p">)</span> <span class="o">||</span> <span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF5325</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">supported_bands</span> <span class="o">|=</span> <span class="n">SUPPORT_BAND_5GHZ</span><span class="p">;</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">num_channels</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rf_vals_seq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Create channel information array</span>
<span class="cm">	 */</span>
	<span class="n">info</span> <span class="o">=</span> <span class="n">kcalloc</span><span class="p">(</span><span class="n">spec</span><span class="o">-&gt;</span><span class="n">num_channels</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">info</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">info</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">spec</span><span class="o">-&gt;</span><span class="n">channels_info</span> <span class="o">=</span> <span class="n">info</span><span class="p">;</span>

	<span class="n">tx_power</span> <span class="o">=</span> <span class="n">rt2x00_eeprom_addr</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_TXPOWER_G_START</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">14</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">info</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">max_power</span> <span class="o">=</span> <span class="n">MAX_TXPOWER</span><span class="p">;</span>
		<span class="n">info</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">default_power1</span> <span class="o">=</span> <span class="n">TXPOWER_FROM_DEV</span><span class="p">(</span><span class="n">tx_power</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spec</span><span class="o">-&gt;</span><span class="n">num_channels</span> <span class="o">&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tx_power</span> <span class="o">=</span> <span class="n">rt2x00_eeprom_addr</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_TXPOWER_A_START</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">14</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">spec</span><span class="o">-&gt;</span><span class="n">num_channels</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">info</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">max_power</span> <span class="o">=</span> <span class="n">MAX_TXPOWER</span><span class="p">;</span>
			<span class="n">info</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">default_power1</span> <span class="o">=</span> <span class="n">TXPOWER_FROM_DEV</span><span class="p">(</span><span class="n">tx_power</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_probe_hw</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable power saving.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">SOFT_RESET_CSR</span><span class="p">,</span> <span class="mh">0x00000007</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Allocate eeprom data.</span>
<span class="cm">	 */</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">rt61pci_validate_eeprom</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">rt61pci_init_eeprom</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialize hw specifications.</span>
<span class="cm">	 */</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">rt61pci_probe_hw_mode</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * This device has multiple filters for control frames,</span>
<span class="cm">	 * but has no a separate filter for PS Poll frames.</span>
<span class="cm">	 */</span>
	<span class="n">__set_bit</span><span class="p">(</span><span class="n">CAPABILITY_CONTROL_FILTERS</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * This device requires firmware and DMA mapped skbs.</span>
<span class="cm">	 */</span>
	<span class="n">__set_bit</span><span class="p">(</span><span class="n">REQUIRE_FIRMWARE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>
	<span class="n">__set_bit</span><span class="p">(</span><span class="n">REQUIRE_DMA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">modparam_nohwcrypt</span><span class="p">)</span>
		<span class="n">__set_bit</span><span class="p">(</span><span class="n">CAPABILITY_HW_CRYPTO</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>
	<span class="n">__set_bit</span><span class="p">(</span><span class="n">CAPABILITY_LINK_TUNING</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set the rssi offset.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">rssi_offset</span> <span class="o">=</span> <span class="n">DEFAULT_RSSI_OFFSET</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * IEEE80211 stack callback functions.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_conf_tx</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">ieee80211_vif</span> <span class="o">*</span><span class="n">vif</span><span class="p">,</span> <span class="n">u16</span> <span class="n">queue_idx</span><span class="p">,</span>
			   <span class="k">const</span> <span class="k">struct</span> <span class="n">ieee80211_tx_queue_params</span> <span class="o">*</span><span class="n">params</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">data_queue</span> <span class="o">*</span><span class="n">queue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rt2x00_field32</span> <span class="n">field</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">offset</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * First pass the configuration through rt2x00lib, that will</span>
<span class="cm">	 * update the queue settings and validate the input. After that</span>
<span class="cm">	 * we are free to update the registers based on the value</span>
<span class="cm">	 * in the queue parameter.</span>
<span class="cm">	 */</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">rt2x00mac_conf_tx</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">vif</span><span class="p">,</span> <span class="n">queue_idx</span><span class="p">,</span> <span class="n">params</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * We only need to perform additional register initialization</span>
<span class="cm">	 * for WMM queues.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">queue_idx</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">queue</span> <span class="o">=</span> <span class="n">rt2x00queue_get_tx_queue</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">queue_idx</span><span class="p">);</span>

	<span class="cm">/* Update WMM TXOP register */</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">AC_TXOP_CSR0</span> <span class="o">+</span> <span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="o">*</span> <span class="p">(</span><span class="o">!!</span><span class="p">(</span><span class="n">queue_idx</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)));</span>
	<span class="n">field</span><span class="p">.</span><span class="n">bit_offset</span> <span class="o">=</span> <span class="p">(</span><span class="n">queue_idx</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">field</span><span class="p">.</span><span class="n">bit_mask</span> <span class="o">=</span> <span class="mh">0xffff</span> <span class="o">&lt;&lt;</span> <span class="n">field</span><span class="p">.</span><span class="n">bit_offset</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">field</span><span class="p">,</span> <span class="n">queue</span><span class="o">-&gt;</span><span class="n">txop</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="cm">/* Update WMM registers */</span>
	<span class="n">field</span><span class="p">.</span><span class="n">bit_offset</span> <span class="o">=</span> <span class="n">queue_idx</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">field</span><span class="p">.</span><span class="n">bit_mask</span> <span class="o">=</span> <span class="mh">0xf</span> <span class="o">&lt;&lt;</span> <span class="n">field</span><span class="p">.</span><span class="n">bit_offset</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">AIFSN_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">field</span><span class="p">,</span> <span class="n">queue</span><span class="o">-&gt;</span><span class="n">aifs</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">AIFSN_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CWMIN_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">field</span><span class="p">,</span> <span class="n">queue</span><span class="o">-&gt;</span><span class="n">cw_min</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CWMIN_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CWMAX_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">field</span><span class="p">,</span> <span class="n">queue</span><span class="o">-&gt;</span><span class="n">cw_max</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CWMAX_CSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">rt61pci_get_tsf</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ieee80211_vif</span> <span class="o">*</span><span class="n">vif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">tsf</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR13</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">tsf</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR13_HIGH_TSFTIMER</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXRX_CSR12</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">tsf</span> <span class="o">|=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXRX_CSR12_LOW_TSFTIMER</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">tsf</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ieee80211_ops</span> <span class="n">rt61pci_mac80211_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">tx</span>			<span class="o">=</span> <span class="n">rt2x00mac_tx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>			<span class="o">=</span> <span class="n">rt2x00mac_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop</span>			<span class="o">=</span> <span class="n">rt2x00mac_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">add_interface</span>		<span class="o">=</span> <span class="n">rt2x00mac_add_interface</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove_interface</span>	<span class="o">=</span> <span class="n">rt2x00mac_remove_interface</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config</span>			<span class="o">=</span> <span class="n">rt2x00mac_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">configure_filter</span>	<span class="o">=</span> <span class="n">rt2x00mac_configure_filter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_key</span>		<span class="o">=</span> <span class="n">rt2x00mac_set_key</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sw_scan_start</span>		<span class="o">=</span> <span class="n">rt2x00mac_sw_scan_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sw_scan_complete</span>	<span class="o">=</span> <span class="n">rt2x00mac_sw_scan_complete</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_stats</span>		<span class="o">=</span> <span class="n">rt2x00mac_get_stats</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bss_info_changed</span>	<span class="o">=</span> <span class="n">rt2x00mac_bss_info_changed</span><span class="p">,</span>
	<span class="p">.</span><span class="n">conf_tx</span>		<span class="o">=</span> <span class="n">rt61pci_conf_tx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_tsf</span>		<span class="o">=</span> <span class="n">rt61pci_get_tsf</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rfkill_poll</span>		<span class="o">=</span> <span class="n">rt2x00mac_rfkill_poll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flush</span>			<span class="o">=</span> <span class="n">rt2x00mac_flush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_antenna</span>		<span class="o">=</span> <span class="n">rt2x00mac_set_antenna</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_antenna</span>		<span class="o">=</span> <span class="n">rt2x00mac_get_antenna</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_ringparam</span>		<span class="o">=</span> <span class="n">rt2x00mac_get_ringparam</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tx_frames_pending</span>	<span class="o">=</span> <span class="n">rt2x00mac_tx_frames_pending</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rt2x00lib_ops</span> <span class="n">rt61pci_rt2x00_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">irq_handler</span>		<span class="o">=</span> <span class="n">rt61pci_interrupt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">txstatus_tasklet</span>	<span class="o">=</span> <span class="n">rt61pci_txstatus_tasklet</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tbtt_tasklet</span>		<span class="o">=</span> <span class="n">rt61pci_tbtt_tasklet</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rxdone_tasklet</span>		<span class="o">=</span> <span class="n">rt61pci_rxdone_tasklet</span><span class="p">,</span>
	<span class="p">.</span><span class="n">autowake_tasklet</span>	<span class="o">=</span> <span class="n">rt61pci_autowake_tasklet</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe_hw</span>		<span class="o">=</span> <span class="n">rt61pci_probe_hw</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_firmware_name</span>	<span class="o">=</span> <span class="n">rt61pci_get_firmware_name</span><span class="p">,</span>
	<span class="p">.</span><span class="n">check_firmware</span>		<span class="o">=</span> <span class="n">rt61pci_check_firmware</span><span class="p">,</span>
	<span class="p">.</span><span class="n">load_firmware</span>		<span class="o">=</span> <span class="n">rt61pci_load_firmware</span><span class="p">,</span>
	<span class="p">.</span><span class="n">initialize</span>		<span class="o">=</span> <span class="n">rt2x00pci_initialize</span><span class="p">,</span>
	<span class="p">.</span><span class="n">uninitialize</span>		<span class="o">=</span> <span class="n">rt2x00pci_uninitialize</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_entry_state</span>	<span class="o">=</span> <span class="n">rt61pci_get_entry_state</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clear_entry</span>		<span class="o">=</span> <span class="n">rt61pci_clear_entry</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_device_state</span>	<span class="o">=</span> <span class="n">rt61pci_set_device_state</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rfkill_poll</span>		<span class="o">=</span> <span class="n">rt61pci_rfkill_poll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">link_stats</span>		<span class="o">=</span> <span class="n">rt61pci_link_stats</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset_tuner</span>		<span class="o">=</span> <span class="n">rt61pci_reset_tuner</span><span class="p">,</span>
	<span class="p">.</span><span class="n">link_tuner</span>		<span class="o">=</span> <span class="n">rt61pci_link_tuner</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start_queue</span>		<span class="o">=</span> <span class="n">rt61pci_start_queue</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kick_queue</span>		<span class="o">=</span> <span class="n">rt61pci_kick_queue</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop_queue</span>		<span class="o">=</span> <span class="n">rt61pci_stop_queue</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flush_queue</span>		<span class="o">=</span> <span class="n">rt2x00pci_flush_queue</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write_tx_desc</span>		<span class="o">=</span> <span class="n">rt61pci_write_tx_desc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write_beacon</span>		<span class="o">=</span> <span class="n">rt61pci_write_beacon</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clear_beacon</span>		<span class="o">=</span> <span class="n">rt61pci_clear_beacon</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fill_rxdone</span>		<span class="o">=</span> <span class="n">rt61pci_fill_rxdone</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config_shared_key</span>	<span class="o">=</span> <span class="n">rt61pci_config_shared_key</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config_pairwise_key</span>	<span class="o">=</span> <span class="n">rt61pci_config_pairwise_key</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config_filter</span>		<span class="o">=</span> <span class="n">rt61pci_config_filter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config_intf</span>		<span class="o">=</span> <span class="n">rt61pci_config_intf</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config_erp</span>		<span class="o">=</span> <span class="n">rt61pci_config_erp</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config_ant</span>		<span class="o">=</span> <span class="n">rt61pci_config_ant</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config</span>			<span class="o">=</span> <span class="n">rt61pci_config</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">data_queue_desc</span> <span class="n">rt61pci_queue_rx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">entry_num</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_size</span>		<span class="o">=</span> <span class="n">DATA_FRAME_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">desc_size</span>		<span class="o">=</span> <span class="n">RXD_DESC_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">priv_size</span>		<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry_priv_pci</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">data_queue_desc</span> <span class="n">rt61pci_queue_tx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">entry_num</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_size</span>		<span class="o">=</span> <span class="n">DATA_FRAME_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">desc_size</span>		<span class="o">=</span> <span class="n">TXD_DESC_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">priv_size</span>		<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry_priv_pci</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">data_queue_desc</span> <span class="n">rt61pci_queue_bcn</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">entry_num</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_size</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* No DMA required for beacons */</span>
	<span class="p">.</span><span class="n">desc_size</span>		<span class="o">=</span> <span class="n">TXINFO_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">priv_size</span>		<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry_priv_pci</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rt2x00_ops</span> <span class="n">rt61pci_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="n">KBUILD_MODNAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_sta_intf</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_ap_intf</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">eeprom_size</span>		<span class="o">=</span> <span class="n">EEPROM_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rf_size</span>		<span class="o">=</span> <span class="n">RF_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tx_queues</span>		<span class="o">=</span> <span class="n">NUM_TX_QUEUES</span><span class="p">,</span>
	<span class="p">.</span><span class="n">extra_tx_headroom</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rx</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">rt61pci_queue_rx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tx</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">rt61pci_queue_tx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bcn</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">rt61pci_queue_bcn</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lib</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">rt61pci_rt2x00_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">rt61pci_mac80211_ops</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_RT2X00_LIB_DEBUGFS</span>
	<span class="p">.</span><span class="n">debugfs</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">rt61pci_rt2x00debug</span><span class="p">,</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_RT2X00_LIB_DEBUGFS */</span><span class="cp"></span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * RT61pci module information.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">DEFINE_PCI_DEVICE_TABLE</span><span class="p">(</span><span class="n">rt61pci_device_table</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* RT2561s */</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE</span><span class="p">(</span><span class="mh">0x1814</span><span class="p">,</span> <span class="mh">0x0301</span><span class="p">)</span> <span class="p">},</span>
	<span class="cm">/* RT2561 v2 */</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE</span><span class="p">(</span><span class="mh">0x1814</span><span class="p">,</span> <span class="mh">0x0302</span><span class="p">)</span> <span class="p">},</span>
	<span class="cm">/* RT2661 */</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE</span><span class="p">(</span><span class="mh">0x1814</span><span class="p">,</span> <span class="mh">0x0401</span><span class="p">)</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="p">}</span>
<span class="p">};</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="n">DRV_PROJECT</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Ralink RT61 PCI &amp; PCMCIA Wireless LAN driver.&quot;</span><span class="p">);</span>
<span class="n">MODULE_SUPPORTED_DEVICE</span><span class="p">(</span><span class="s">&quot;Ralink RT2561, RT2561s &amp; RT2661 &quot;</span>
			<span class="s">&quot;PCI &amp; PCMCIA chipset based cards&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">rt61pci_device_table</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="n">FIRMWARE_RT2561</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="n">FIRMWARE_RT2561s</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="n">FIRMWARE_RT2661</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt61pci_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci_dev</span><span class="p">,</span>
			 <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">rt2x00pci_probe</span><span class="p">(</span><span class="n">pci_dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt61pci_ops</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">rt61pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">KBUILD_MODNAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">rt61pci_device_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">rt61pci_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">rt2x00pci_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">rt2x00pci_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">rt2x00pci_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">module_pci_driver</span><span class="p">(</span><span class="n">rt61pci_driver</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
