#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 12 21:33:52 2022
# Process ID: 2972
# Current directory: E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/design_1_wrapper.vds
# Journal file: E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UofTCourse/ECE532/Assignment/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2832 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 499.965 ; gain = 100.758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:21]
INFO: [Synth 8-6157] synthesizing module 'design_1' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/.Xil/Vivado-2972-DESKTOP-EU22PUG/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (1#1) [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/.Xil/Vivado-2972-DESKTOP-EU22PUG/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:337]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:1244]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (2#1) [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:1244]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_I4GRPB' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:1536]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_I4GRPB' (3#1) [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:1536]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:1814]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (4#1) [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:1814]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/.Xil/Vivado-2972-DESKTOP-EU22PUG/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (5#1) [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/.Xil/Vivado-2972-DESKTOP-EU22PUG/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'design_1_xbar_0' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:776]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'design_1_xbar_0' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:780]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (6#1) [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:337]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_1_0' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:815]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1FDLJBY' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:1390]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1FDLJBY' (7#1) [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:1390]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_HS4N6K' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:1668]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_HS4N6K' (8#1) [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:1668]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1CMTC59' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:1960]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1CMTC59' (9#1) [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:1960]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/.Xil/Vivado-2972-DESKTOP-EU22PUG/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (10#1) [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/.Xil/Vivado-2972-DESKTOP-EU22PUG/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_1' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:1225]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_rdata' does not match port width (64) of module 'design_1_xbar_1' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:1234]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_1' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:1236]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_1' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_1_0' (11#1) [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:815]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vip_1_0' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/.Xil/Vivado-2972-DESKTOP-EU22PUG/realtime/design_1_axi_vip_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vip_1_0' (12#1) [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/.Xil/Vivado-2972-DESKTOP-EU22PUG/realtime/design_1_axi_vip_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/.Xil/Vivado-2972-DESKTOP-EU22PUG/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (13#1) [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/.Xil/Vivado-2972-DESKTOP-EU22PUG/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_0' requires 8 connections, but only 7 given [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:289]
INFO: [Synth 8-6157] synthesizing module 'design_1_mask_axi532_0_0' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/.Xil/Vivado-2972-DESKTOP-EU22PUG/realtime/design_1_mask_axi532_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mask_axi532_0_0' (14#1) [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/.Xil/Vivado-2972-DESKTOP-EU22PUG/realtime/design_1_mask_axi532_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/.Xil/Vivado-2972-DESKTOP-EU22PUG/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (15#1) [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/.Xil/Vivado-2972-DESKTOP-EU22PUG/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' requires 10 connections, but only 7 given [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:327]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (16#1) [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (17#1) [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_1CMTC59 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1CMTC59 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1CMTC59 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1CMTC59 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_HS4N6K has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_HS4N6K has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_HS4N6K has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_HS4N6K has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1FDLJBY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1FDLJBY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1FDLJBY has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1FDLJBY has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 556.289 ; gain = 157.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 556.289 ; gain = 157.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 556.289 ; gain = 157.082
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_axi_vip_1_0/design_1_axi_vip_1_0/design_1_axi_vip_1_0_in_context.xdc] for cell 'design_1_i/axi_vip_1'
Finished Parsing XDC File [e:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_axi_vip_1_0/design_1_axi_vip_1_0/design_1_axi_vip_1_0_in_context.xdc] for cell 'design_1_i/axi_vip_1'
Parsing XDC File [e:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [e:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [e:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [e:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [e:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [e:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [e:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [e:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [e:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/xbar'
Finished Parsing XDC File [e:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/xbar'
Parsing XDC File [e:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_mask_axi532_0_0/design_1_mask_axi532_0_0/design_1_mask_axi532_0_0_in_context.xdc] for cell 'design_1_i/mask_axi532_0'
Finished Parsing XDC File [e:/UofTCourse/ECE532/Assignment/proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_mask_axi532_0_0/design_1_mask_axi532_0_0/design_1_mask_axi532_0_0_in_context.xdc] for cell 'design_1_i/mask_axi532_0'
Parsing XDC File [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 854.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 854.625 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 854.625 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 856.074 ; gain = 456.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 856.074 ; gain = 456.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vip_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mask_axi532_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 856.074 ; gain = 456.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 856.074 ; gain = 456.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 856.074 ; gain = 456.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 882.246 ; gain = 483.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 882.246 ; gain = 483.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 892.492 ; gain = 493.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 892.492 ; gain = 493.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 892.492 ; gain = 493.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 892.492 ; gain = 493.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 892.492 ; gain = 493.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 892.492 ; gain = 493.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 892.492 ; gain = 493.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |design_1_xbar_0             |         1|
|2     |design_1_xbar_1             |         1|
|3     |design_1_axi_bram_ctrl_0_0  |         1|
|4     |design_1_axi_vip_1_0        |         1|
|5     |design_1_blk_mem_gen_0_0    |         1|
|6     |design_1_mask_axi532_0_0    |         1|
|7     |design_1_proc_sys_reset_0_0 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_axi_bram_ctrl_0_0  |     1|
|2     |design_1_axi_vip_1_0        |     1|
|3     |design_1_blk_mem_gen_0_0    |     1|
|4     |design_1_mask_axi532_0_0    |     1|
|5     |design_1_proc_sys_reset_0_0 |     1|
|6     |design_1_xbar_0             |     1|
|7     |design_1_xbar_1             |     1|
|8     |IBUF                        |     2|
+------+----------------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |   811|
|2     |  design_1_i           |design_1                      |   809|
|3     |    axi_interconnect_0 |design_1_axi_interconnect_0_0 |   263|
|4     |    axi_interconnect_1 |design_1_axi_interconnect_1_0 |   193|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 892.492 ; gain = 493.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 892.492 ; gain = 193.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 892.492 ; gain = 493.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 903.496 ; gain = 511.184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.496 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/UofTCourse/ECE532/Assignment/proj/proj_p3.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 12 21:34:50 2022...
