###############################################################
#  Generated by:      Cadence Encounter 14.25-s034_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sun Nov  8 19:22:03 2015
#  Design:            DacCtrl
#  Command:           timeDesign -postCTS -hold -expandedViews
###############################################################
Path 1: MET Hold Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                          0.016
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.116
  Arrival Time                  0.217
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |   -0.101 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |   -0.101 | 
     | count_reg[0]/QN |   v   | n_17  | DFCX1_HV | 0.217 |   0.217 |    0.116 | 
     | count_reg[0]/D  |   v   | n_17  | DFCX1_HV | 0.000 |   0.217 |    0.116 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.101 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |    0.101 | 
     +-------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.216
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.141 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -0.141 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV | 0.216 |   0.216 |    0.074 | 
     | count_reg[2]/D  |   v   | count[2] | DFCSX2_HV | 0.000 |   0.216 |    0.075 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.141 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.141 | 
     +--------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.071
  Arrival Time                  0.253
  Slack Time                    0.182
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.182 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -0.182 | 
     | count_reg[4]/Q  |   v   | count[4] | DFCSX2_HV | 0.252 |   0.252 |    0.070 | 
     | count_reg[4]/D  |   v   | count[4] | DFCSX2_HV | 0.001 |   0.253 |    0.071 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.182 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.182 | 
     +--------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D  (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/QN (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.121
  Arrival Time                  0.307
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |   -0.186 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV  | 0.000 |   0.000 |   -0.186 | 
     | count_reg[1]/QN |   v   | n_5   | DFCX1_HV  | 0.212 |   0.211 |    0.026 | 
     | g1191/A1        |   v   | n_5   | AO21X3_HV | 0.000 |   0.211 |    0.026 | 
     | g1191/Q         |   v   | n_10  | AO21X3_HV | 0.096 |   0.307 |    0.121 | 
     | count_reg[1]/D  |   v   | n_10  | DFCX1_HV  | 0.000 |   0.307 |    0.121 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.186 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |    0.186 | 
     +-------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[3]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.122
  Arrival Time                  0.405
  Slack Time                    0.283
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |          |       |   0.000 |   -0.283 | 
     | count_reg[3]/CP |   ^   | Clk      | DFCX1_HV | 0.000 |   0.000 |   -0.283 | 
     | count_reg[3]/Q  |   v   | count[3] | DFCX1_HV | 0.281 |   0.281 |   -0.002 | 
     | g1162/B         |   v   | count[3] | HAX3_HV  | 0.001 |   0.282 |   -0.001 | 
     | g1162/SUM       |   v   | n_22     | HAX3_HV  | 0.123 |   0.405 |    0.122 | 
     | count_reg[3]/D  |   v   | n_22     | DFCX1_HV | 0.000 |   0.405 |    0.122 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.283 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |    0.283 | 
     +-------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/SI (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q  (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.416
  Slack Time                    0.315
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.315 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -0.315 | 
     | count_reg[4]/Q  |   v   | count[4] | DFCSX2_HV | 0.252 |   0.252 |   -0.063 | 
     | g1208/A         |   v   | count[4] | INVX3_HV  | 0.001 |   0.253 |   -0.062 | 
     | g1208/Q         |   ^   | n_54     | INVX3_HV  | 0.162 |   0.415 |    0.100 | 
     | count_reg[4]/SI |   ^   | n_54     | DFCSX2_HV | 0.001 |   0.416 |    0.100 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.315 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.315 | 
     +--------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/SE (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q  (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                         -0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.414
  Slack Time                    0.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -0.333 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV   | 0.000 |   0.000 |   -0.333 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1_HV   | 0.229 |   0.229 |   -0.104 | 
     | g1202/A         |   v   | count[1] | NAND2XL_HV | 0.000 |   0.229 |   -0.104 | 
     | g1202/Q         |   ^   | n_1      | NAND2XL_HV | 0.082 |   0.311 |   -0.022 | 
     | g1201/A         |   ^   | n_1      | INVXL_HV   | 0.000 |   0.311 |   -0.022 | 
     | g1201/Q         |   v   | n_38     | INVXL_HV   | 0.104 |   0.414 |    0.081 | 
     | count_reg[2]/SE |   v   | n_38     | DFCSX2_HV  | 0.000 |   0.414 |    0.081 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.333 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.333 | 
     +--------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/SE (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[3]/Q  (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.422
  Slack Time                    0.335
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.335 | 
     | count_reg[3]/CP |   ^   | Clk      | DFCX1_HV  | 0.000 |   0.000 |   -0.335 | 
     | count_reg[3]/Q  |   v   | count[3] | DFCX1_HV  | 0.281 |   0.281 |   -0.054 | 
     | g1162/B         |   v   | count[3] | HAX3_HV   | 0.001 |   0.282 |   -0.053 | 
     | g1162/CO        |   v   | n_34     | HAX3_HV   | 0.140 |   0.422 |    0.087 | 
     | count_reg[4]/SE |   v   | n_34     | DFCSX2_HV | 0.000 |   0.422 |    0.087 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.335 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.335 | 
     +--------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/SI (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.433
  Slack Time                    0.360
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.360 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -0.360 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.264 |   0.264 |   -0.096 | 
     | g1205/A         |   ^   | count[2] | INVXL_HV  | 0.000 |   0.264 |   -0.096 | 
     | g1205/Q         |   v   | n_6      | INVXL_HV  | 0.169 |   0.433 |    0.073 | 
     | count_reg[2]/SI |   v   | n_6      | DFCSX2_HV | 0.000 |   0.433 |    0.073 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.360 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.360 | 
     +--------------------------------------------------------------------------+ 

