

================================================================
== Vitis HLS Report for 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'
================================================================
* Date:           Sat Apr 12 12:18:29 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.438 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1026|     1026|  10.260 us|  10.260 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_3  |     1024|     1024|         2|          2|        100|   512|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%temp = alloca i32 1" [../layer.h:67->../layer.h:141]   --->   Operation 5 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [../layer.h:74->../layer.h:141]   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../layer.h:71->../layer.h:141]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln71 = store i4 0, i4 %i" [../layer.h:71->../layer.h:141]   --->   Operation 10 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln74 = store i7 0, i7 %k" [../layer.h:74->../layer.h:141]   --->   Operation 11 'store' 'store_ln74' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln67 = store i25 0, i25 %temp" [../layer.h:67->../layer.h:141]   --->   Operation 12 'store' 'store_ln67' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [../layer.h:71->../layer.h:141]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.93ns)   --->   "%icmp_ln71 = icmp_eq  i10 %indvar_flatten_load, i10 512" [../layer.h:71->../layer.h:141]   --->   Operation 15 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.93ns)   --->   "%add_ln71 = add i10 %indvar_flatten_load, i10 1" [../layer.h:71->../layer.h:141]   --->   Operation 16 'add' 'add_ln71' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %fpga_resource_hint.for.body8.i.243, void %_Z6matmulILm8ELm64ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT1_EEXT_EERKS0_IS0_IS4_XT0_EEXT_EERKS0_IS5_XT0_EE.224.350.exit.exitStub" [../layer.h:71->../layer.h:141]   --->   Operation 17 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k_load = load i7 %k" [../layer.h:74->../layer.h:141]   --->   Operation 18 'load' 'k_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [../layer.h:71->../layer.h:141]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.86ns)   --->   "%i_18 = add i4 %i_load, i4 1" [../layer.h:71->../layer.h:141]   --->   Operation 20 'add' 'i_18' <Predicate = (!icmp_ln71)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.89ns)   --->   "%icmp_ln74 = icmp_eq  i7 %k_load, i7 64" [../layer.h:74->../layer.h:141]   --->   Operation 21 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%select_ln71 = select i1 %icmp_ln74, i7 0, i7 %k_load" [../layer.h:71->../layer.h:141]   --->   Operation 22 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.45ns)   --->   "%select_ln71_3 = select i1 %icmp_ln74, i4 %i_18, i4 %i_load" [../layer.h:71->../layer.h:141]   --->   Operation 23 'select' 'select_ln71_3' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i4 %select_ln71_3" [../layer.h:71->../layer.h:141]   --->   Operation 24 'zext' 'zext_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weights_0_addr = getelementptr i25 %weights_0, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 25 'getelementptr' 'weights_0_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weights_1_addr = getelementptr i25 %weights_1, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 26 'getelementptr' 'weights_1_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weights_2_addr = getelementptr i25 %weights_2, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 27 'getelementptr' 'weights_2_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%weights_3_addr = getelementptr i25 %weights_3, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 28 'getelementptr' 'weights_3_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weights_4_addr = getelementptr i25 %weights_4, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 29 'getelementptr' 'weights_4_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weights_5_addr = getelementptr i25 %weights_5, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 30 'getelementptr' 'weights_5_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%weights_6_addr = getelementptr i25 %weights_6, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 31 'getelementptr' 'weights_6_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weights_7_addr = getelementptr i25 %weights_7, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 32 'getelementptr' 'weights_7_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%weights_8_addr = getelementptr i25 %weights_8, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 33 'getelementptr' 'weights_8_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%weights_9_addr = getelementptr i25 %weights_9, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 34 'getelementptr' 'weights_9_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%weights_10_addr = getelementptr i25 %weights_10, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 35 'getelementptr' 'weights_10_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weights_11_addr = getelementptr i25 %weights_11, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 36 'getelementptr' 'weights_11_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%weights_12_addr = getelementptr i25 %weights_12, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 37 'getelementptr' 'weights_12_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%weights_13_addr = getelementptr i25 %weights_13, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 38 'getelementptr' 'weights_13_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%weights_14_addr = getelementptr i25 %weights_14, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 39 'getelementptr' 'weights_14_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%weights_15_addr = getelementptr i25 %weights_15, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 40 'getelementptr' 'weights_15_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%weights_16_addr = getelementptr i25 %weights_16, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 41 'getelementptr' 'weights_16_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%weights_17_addr = getelementptr i25 %weights_17, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 42 'getelementptr' 'weights_17_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%weights_18_addr = getelementptr i25 %weights_18, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 43 'getelementptr' 'weights_18_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%weights_19_addr = getelementptr i25 %weights_19, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 44 'getelementptr' 'weights_19_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%weights_20_addr = getelementptr i25 %weights_20, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 45 'getelementptr' 'weights_20_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%weights_21_addr = getelementptr i25 %weights_21, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 46 'getelementptr' 'weights_21_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%weights_22_addr = getelementptr i25 %weights_22, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 47 'getelementptr' 'weights_22_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%weights_23_addr = getelementptr i25 %weights_23, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 48 'getelementptr' 'weights_23_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%weights_24_addr = getelementptr i25 %weights_24, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 49 'getelementptr' 'weights_24_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%weights_25_addr = getelementptr i25 %weights_25, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 50 'getelementptr' 'weights_25_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%weights_26_addr = getelementptr i25 %weights_26, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 51 'getelementptr' 'weights_26_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%weights_27_addr = getelementptr i25 %weights_27, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 52 'getelementptr' 'weights_27_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%weights_28_addr = getelementptr i25 %weights_28, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 53 'getelementptr' 'weights_28_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%weights_29_addr = getelementptr i25 %weights_29, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 54 'getelementptr' 'weights_29_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%weights_30_addr = getelementptr i25 %weights_30, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 55 'getelementptr' 'weights_30_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%weights_31_addr = getelementptr i25 %weights_31, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 56 'getelementptr' 'weights_31_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%weights_32_addr = getelementptr i25 %weights_32, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 57 'getelementptr' 'weights_32_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%weights_33_addr = getelementptr i25 %weights_33, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 58 'getelementptr' 'weights_33_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%weights_34_addr = getelementptr i25 %weights_34, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 59 'getelementptr' 'weights_34_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%weights_35_addr = getelementptr i25 %weights_35, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 60 'getelementptr' 'weights_35_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%weights_36_addr = getelementptr i25 %weights_36, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 61 'getelementptr' 'weights_36_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%weights_37_addr = getelementptr i25 %weights_37, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 62 'getelementptr' 'weights_37_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%weights_38_addr = getelementptr i25 %weights_38, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 63 'getelementptr' 'weights_38_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%weights_39_addr = getelementptr i25 %weights_39, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 64 'getelementptr' 'weights_39_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%weights_40_addr = getelementptr i25 %weights_40, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 65 'getelementptr' 'weights_40_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%weights_41_addr = getelementptr i25 %weights_41, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 66 'getelementptr' 'weights_41_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%weights_42_addr = getelementptr i25 %weights_42, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 67 'getelementptr' 'weights_42_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%weights_43_addr = getelementptr i25 %weights_43, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 68 'getelementptr' 'weights_43_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%weights_44_addr = getelementptr i25 %weights_44, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 69 'getelementptr' 'weights_44_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%weights_45_addr = getelementptr i25 %weights_45, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 70 'getelementptr' 'weights_45_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%weights_46_addr = getelementptr i25 %weights_46, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 71 'getelementptr' 'weights_46_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%weights_47_addr = getelementptr i25 %weights_47, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 72 'getelementptr' 'weights_47_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%weights_48_addr = getelementptr i25 %weights_48, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 73 'getelementptr' 'weights_48_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%weights_49_addr = getelementptr i25 %weights_49, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 74 'getelementptr' 'weights_49_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weights_50_addr = getelementptr i25 %weights_50, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 75 'getelementptr' 'weights_50_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%weights_51_addr = getelementptr i25 %weights_51, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 76 'getelementptr' 'weights_51_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weights_52_addr = getelementptr i25 %weights_52, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 77 'getelementptr' 'weights_52_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%weights_53_addr = getelementptr i25 %weights_53, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 78 'getelementptr' 'weights_53_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%weights_54_addr = getelementptr i25 %weights_54, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 79 'getelementptr' 'weights_54_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%weights_55_addr = getelementptr i25 %weights_55, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 80 'getelementptr' 'weights_55_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%weights_56_addr = getelementptr i25 %weights_56, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 81 'getelementptr' 'weights_56_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%weights_57_addr = getelementptr i25 %weights_57, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 82 'getelementptr' 'weights_57_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%weights_58_addr = getelementptr i25 %weights_58, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 83 'getelementptr' 'weights_58_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%weights_59_addr = getelementptr i25 %weights_59, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 84 'getelementptr' 'weights_59_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%weights_60_addr = getelementptr i25 %weights_60, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 85 'getelementptr' 'weights_60_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%weights_61_addr = getelementptr i25 %weights_61, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 86 'getelementptr' 'weights_61_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%weights_62_addr = getelementptr i25 %weights_62, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 87 'getelementptr' 'weights_62_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%weights_63_addr = getelementptr i25 %weights_63, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 88 'getelementptr' 'weights_63_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (0.79ns)   --->   "%weights_0_load = load i3 %weights_0_addr" [../layer.h:79->../layer.h:141]   --->   Operation 89 'load' 'weights_0_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 90 [2/2] (0.79ns)   --->   "%weights_1_load = load i3 %weights_1_addr" [../layer.h:79->../layer.h:141]   --->   Operation 90 'load' 'weights_1_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 91 [2/2] (0.79ns)   --->   "%weights_2_load = load i3 %weights_2_addr" [../layer.h:79->../layer.h:141]   --->   Operation 91 'load' 'weights_2_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 92 [2/2] (0.79ns)   --->   "%weights_3_load = load i3 %weights_3_addr" [../layer.h:79->../layer.h:141]   --->   Operation 92 'load' 'weights_3_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 93 [2/2] (0.79ns)   --->   "%weights_4_load = load i3 %weights_4_addr" [../layer.h:79->../layer.h:141]   --->   Operation 93 'load' 'weights_4_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 94 [2/2] (0.79ns)   --->   "%weights_5_load = load i3 %weights_5_addr" [../layer.h:79->../layer.h:141]   --->   Operation 94 'load' 'weights_5_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 95 [2/2] (0.79ns)   --->   "%weights_6_load = load i3 %weights_6_addr" [../layer.h:79->../layer.h:141]   --->   Operation 95 'load' 'weights_6_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 96 [2/2] (0.79ns)   --->   "%weights_7_load = load i3 %weights_7_addr" [../layer.h:79->../layer.h:141]   --->   Operation 96 'load' 'weights_7_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 97 [2/2] (0.79ns)   --->   "%weights_8_load = load i3 %weights_8_addr" [../layer.h:79->../layer.h:141]   --->   Operation 97 'load' 'weights_8_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 98 [2/2] (0.79ns)   --->   "%weights_9_load = load i3 %weights_9_addr" [../layer.h:79->../layer.h:141]   --->   Operation 98 'load' 'weights_9_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 99 [2/2] (0.79ns)   --->   "%weights_10_load = load i3 %weights_10_addr" [../layer.h:79->../layer.h:141]   --->   Operation 99 'load' 'weights_10_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 100 [2/2] (0.79ns)   --->   "%weights_11_load = load i3 %weights_11_addr" [../layer.h:79->../layer.h:141]   --->   Operation 100 'load' 'weights_11_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 101 [2/2] (0.79ns)   --->   "%weights_12_load = load i3 %weights_12_addr" [../layer.h:79->../layer.h:141]   --->   Operation 101 'load' 'weights_12_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 102 [2/2] (0.79ns)   --->   "%weights_13_load = load i3 %weights_13_addr" [../layer.h:79->../layer.h:141]   --->   Operation 102 'load' 'weights_13_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 103 [2/2] (0.79ns)   --->   "%weights_14_load = load i3 %weights_14_addr" [../layer.h:79->../layer.h:141]   --->   Operation 103 'load' 'weights_14_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 104 [2/2] (0.79ns)   --->   "%weights_15_load = load i3 %weights_15_addr" [../layer.h:79->../layer.h:141]   --->   Operation 104 'load' 'weights_15_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 105 [2/2] (0.79ns)   --->   "%weights_16_load = load i3 %weights_16_addr" [../layer.h:79->../layer.h:141]   --->   Operation 105 'load' 'weights_16_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 106 [2/2] (0.79ns)   --->   "%weights_17_load = load i3 %weights_17_addr" [../layer.h:79->../layer.h:141]   --->   Operation 106 'load' 'weights_17_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 107 [2/2] (0.79ns)   --->   "%weights_18_load = load i3 %weights_18_addr" [../layer.h:79->../layer.h:141]   --->   Operation 107 'load' 'weights_18_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 108 [2/2] (0.79ns)   --->   "%weights_19_load = load i3 %weights_19_addr" [../layer.h:79->../layer.h:141]   --->   Operation 108 'load' 'weights_19_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 109 [2/2] (0.79ns)   --->   "%weights_20_load = load i3 %weights_20_addr" [../layer.h:79->../layer.h:141]   --->   Operation 109 'load' 'weights_20_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 110 [2/2] (0.79ns)   --->   "%weights_21_load = load i3 %weights_21_addr" [../layer.h:79->../layer.h:141]   --->   Operation 110 'load' 'weights_21_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 111 [2/2] (0.79ns)   --->   "%weights_22_load = load i3 %weights_22_addr" [../layer.h:79->../layer.h:141]   --->   Operation 111 'load' 'weights_22_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 112 [2/2] (0.79ns)   --->   "%weights_23_load = load i3 %weights_23_addr" [../layer.h:79->../layer.h:141]   --->   Operation 112 'load' 'weights_23_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 113 [2/2] (0.79ns)   --->   "%weights_24_load = load i3 %weights_24_addr" [../layer.h:79->../layer.h:141]   --->   Operation 113 'load' 'weights_24_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 114 [2/2] (0.79ns)   --->   "%weights_25_load = load i3 %weights_25_addr" [../layer.h:79->../layer.h:141]   --->   Operation 114 'load' 'weights_25_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 115 [2/2] (0.79ns)   --->   "%weights_26_load = load i3 %weights_26_addr" [../layer.h:79->../layer.h:141]   --->   Operation 115 'load' 'weights_26_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 116 [2/2] (0.79ns)   --->   "%weights_27_load = load i3 %weights_27_addr" [../layer.h:79->../layer.h:141]   --->   Operation 116 'load' 'weights_27_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 117 [2/2] (0.79ns)   --->   "%weights_28_load = load i3 %weights_28_addr" [../layer.h:79->../layer.h:141]   --->   Operation 117 'load' 'weights_28_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 118 [2/2] (0.79ns)   --->   "%weights_29_load = load i3 %weights_29_addr" [../layer.h:79->../layer.h:141]   --->   Operation 118 'load' 'weights_29_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 119 [2/2] (0.79ns)   --->   "%weights_30_load = load i3 %weights_30_addr" [../layer.h:79->../layer.h:141]   --->   Operation 119 'load' 'weights_30_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 120 [2/2] (0.79ns)   --->   "%weights_31_load = load i3 %weights_31_addr" [../layer.h:79->../layer.h:141]   --->   Operation 120 'load' 'weights_31_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 121 [2/2] (0.79ns)   --->   "%weights_32_load = load i3 %weights_32_addr" [../layer.h:79->../layer.h:141]   --->   Operation 121 'load' 'weights_32_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 122 [2/2] (0.79ns)   --->   "%weights_33_load = load i3 %weights_33_addr" [../layer.h:79->../layer.h:141]   --->   Operation 122 'load' 'weights_33_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 123 [2/2] (0.79ns)   --->   "%weights_34_load = load i3 %weights_34_addr" [../layer.h:79->../layer.h:141]   --->   Operation 123 'load' 'weights_34_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 124 [2/2] (0.79ns)   --->   "%weights_35_load = load i3 %weights_35_addr" [../layer.h:79->../layer.h:141]   --->   Operation 124 'load' 'weights_35_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 125 [2/2] (0.79ns)   --->   "%weights_36_load = load i3 %weights_36_addr" [../layer.h:79->../layer.h:141]   --->   Operation 125 'load' 'weights_36_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 126 [2/2] (0.79ns)   --->   "%weights_37_load = load i3 %weights_37_addr" [../layer.h:79->../layer.h:141]   --->   Operation 126 'load' 'weights_37_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 127 [2/2] (0.79ns)   --->   "%weights_38_load = load i3 %weights_38_addr" [../layer.h:79->../layer.h:141]   --->   Operation 127 'load' 'weights_38_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 128 [2/2] (0.79ns)   --->   "%weights_39_load = load i3 %weights_39_addr" [../layer.h:79->../layer.h:141]   --->   Operation 128 'load' 'weights_39_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 129 [2/2] (0.79ns)   --->   "%weights_40_load = load i3 %weights_40_addr" [../layer.h:79->../layer.h:141]   --->   Operation 129 'load' 'weights_40_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 130 [2/2] (0.79ns)   --->   "%weights_41_load = load i3 %weights_41_addr" [../layer.h:79->../layer.h:141]   --->   Operation 130 'load' 'weights_41_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 131 [2/2] (0.79ns)   --->   "%weights_42_load = load i3 %weights_42_addr" [../layer.h:79->../layer.h:141]   --->   Operation 131 'load' 'weights_42_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 132 [2/2] (0.79ns)   --->   "%weights_43_load = load i3 %weights_43_addr" [../layer.h:79->../layer.h:141]   --->   Operation 132 'load' 'weights_43_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 133 [2/2] (0.79ns)   --->   "%weights_44_load = load i3 %weights_44_addr" [../layer.h:79->../layer.h:141]   --->   Operation 133 'load' 'weights_44_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 134 [2/2] (0.79ns)   --->   "%weights_45_load = load i3 %weights_45_addr" [../layer.h:79->../layer.h:141]   --->   Operation 134 'load' 'weights_45_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 135 [2/2] (0.79ns)   --->   "%weights_46_load = load i3 %weights_46_addr" [../layer.h:79->../layer.h:141]   --->   Operation 135 'load' 'weights_46_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 136 [2/2] (0.79ns)   --->   "%weights_47_load = load i3 %weights_47_addr" [../layer.h:79->../layer.h:141]   --->   Operation 136 'load' 'weights_47_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 137 [2/2] (0.79ns)   --->   "%weights_48_load = load i3 %weights_48_addr" [../layer.h:79->../layer.h:141]   --->   Operation 137 'load' 'weights_48_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 138 [2/2] (0.79ns)   --->   "%weights_49_load = load i3 %weights_49_addr" [../layer.h:79->../layer.h:141]   --->   Operation 138 'load' 'weights_49_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 139 [2/2] (0.79ns)   --->   "%weights_50_load = load i3 %weights_50_addr" [../layer.h:79->../layer.h:141]   --->   Operation 139 'load' 'weights_50_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 140 [2/2] (0.79ns)   --->   "%weights_51_load = load i3 %weights_51_addr" [../layer.h:79->../layer.h:141]   --->   Operation 140 'load' 'weights_51_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 141 [2/2] (0.79ns)   --->   "%weights_52_load = load i3 %weights_52_addr" [../layer.h:79->../layer.h:141]   --->   Operation 141 'load' 'weights_52_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 142 [2/2] (0.79ns)   --->   "%weights_53_load = load i3 %weights_53_addr" [../layer.h:79->../layer.h:141]   --->   Operation 142 'load' 'weights_53_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 143 [2/2] (0.79ns)   --->   "%weights_54_load = load i3 %weights_54_addr" [../layer.h:79->../layer.h:141]   --->   Operation 143 'load' 'weights_54_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 144 [2/2] (0.79ns)   --->   "%weights_55_load = load i3 %weights_55_addr" [../layer.h:79->../layer.h:141]   --->   Operation 144 'load' 'weights_55_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 145 [2/2] (0.79ns)   --->   "%weights_56_load = load i3 %weights_56_addr" [../layer.h:79->../layer.h:141]   --->   Operation 145 'load' 'weights_56_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 146 [2/2] (0.79ns)   --->   "%weights_57_load = load i3 %weights_57_addr" [../layer.h:79->../layer.h:141]   --->   Operation 146 'load' 'weights_57_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 147 [2/2] (0.79ns)   --->   "%weights_58_load = load i3 %weights_58_addr" [../layer.h:79->../layer.h:141]   --->   Operation 147 'load' 'weights_58_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 148 [2/2] (0.79ns)   --->   "%weights_59_load = load i3 %weights_59_addr" [../layer.h:79->../layer.h:141]   --->   Operation 148 'load' 'weights_59_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 149 [2/2] (0.79ns)   --->   "%weights_60_load = load i3 %weights_60_addr" [../layer.h:79->../layer.h:141]   --->   Operation 149 'load' 'weights_60_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 150 [2/2] (0.79ns)   --->   "%weights_61_load = load i3 %weights_61_addr" [../layer.h:79->../layer.h:141]   --->   Operation 150 'load' 'weights_61_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 151 [2/2] (0.79ns)   --->   "%weights_62_load = load i3 %weights_62_addr" [../layer.h:79->../layer.h:141]   --->   Operation 151 'load' 'weights_62_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 152 [2/2] (0.79ns)   --->   "%weights_63_load = load i3 %weights_63_addr" [../layer.h:79->../layer.h:141]   --->   Operation 152 'load' 'weights_63_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i7 %select_ln71" [../layer.h:74->../layer.h:141]   --->   Operation 153 'zext' 'zext_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i7 %select_ln71" [../layer.h:74->../layer.h:141]   --->   Operation 154 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i22 %input_0, i64 0, i64 %zext_ln74" [../layer.h:79->../layer.h:141]   --->   Operation 155 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 156 [2/2] (1.35ns)   --->   "%input_0_load = load i6 %input_0_addr" [../layer.h:79->../layer.h:141]   --->   Operation 156 'load' 'input_0_load' <Predicate = (!icmp_ln71)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i25 %C_0, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:141]   --->   Operation 157 'getelementptr' 'C_0_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 250 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.43>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%temp_load = load i25 %temp" [../layer.h:71->../layer.h:141]   --->   Operation 158 'load' 'temp_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_74_3_str"   --->   Operation 159 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 160 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/2] (0.79ns)   --->   "%weights_0_load = load i3 %weights_0_addr" [../layer.h:79->../layer.h:141]   --->   Operation 161 'load' 'weights_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 162 [1/2] (0.79ns)   --->   "%weights_1_load = load i3 %weights_1_addr" [../layer.h:79->../layer.h:141]   --->   Operation 162 'load' 'weights_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 163 [1/2] (0.79ns)   --->   "%weights_2_load = load i3 %weights_2_addr" [../layer.h:79->../layer.h:141]   --->   Operation 163 'load' 'weights_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 164 [1/2] (0.79ns)   --->   "%weights_3_load = load i3 %weights_3_addr" [../layer.h:79->../layer.h:141]   --->   Operation 164 'load' 'weights_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 165 [1/2] (0.79ns)   --->   "%weights_4_load = load i3 %weights_4_addr" [../layer.h:79->../layer.h:141]   --->   Operation 165 'load' 'weights_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 166 [1/2] (0.79ns)   --->   "%weights_5_load = load i3 %weights_5_addr" [../layer.h:79->../layer.h:141]   --->   Operation 166 'load' 'weights_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 167 [1/2] (0.79ns)   --->   "%weights_6_load = load i3 %weights_6_addr" [../layer.h:79->../layer.h:141]   --->   Operation 167 'load' 'weights_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 168 [1/2] (0.79ns)   --->   "%weights_7_load = load i3 %weights_7_addr" [../layer.h:79->../layer.h:141]   --->   Operation 168 'load' 'weights_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 169 [1/2] (0.79ns)   --->   "%weights_8_load = load i3 %weights_8_addr" [../layer.h:79->../layer.h:141]   --->   Operation 169 'load' 'weights_8_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 170 [1/2] (0.79ns)   --->   "%weights_9_load = load i3 %weights_9_addr" [../layer.h:79->../layer.h:141]   --->   Operation 170 'load' 'weights_9_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 171 [1/2] (0.79ns)   --->   "%weights_10_load = load i3 %weights_10_addr" [../layer.h:79->../layer.h:141]   --->   Operation 171 'load' 'weights_10_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 172 [1/2] (0.79ns)   --->   "%weights_11_load = load i3 %weights_11_addr" [../layer.h:79->../layer.h:141]   --->   Operation 172 'load' 'weights_11_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 173 [1/2] (0.79ns)   --->   "%weights_12_load = load i3 %weights_12_addr" [../layer.h:79->../layer.h:141]   --->   Operation 173 'load' 'weights_12_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 174 [1/2] (0.79ns)   --->   "%weights_13_load = load i3 %weights_13_addr" [../layer.h:79->../layer.h:141]   --->   Operation 174 'load' 'weights_13_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 175 [1/2] (0.79ns)   --->   "%weights_14_load = load i3 %weights_14_addr" [../layer.h:79->../layer.h:141]   --->   Operation 175 'load' 'weights_14_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 176 [1/2] (0.79ns)   --->   "%weights_15_load = load i3 %weights_15_addr" [../layer.h:79->../layer.h:141]   --->   Operation 176 'load' 'weights_15_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 177 [1/2] (0.79ns)   --->   "%weights_16_load = load i3 %weights_16_addr" [../layer.h:79->../layer.h:141]   --->   Operation 177 'load' 'weights_16_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 178 [1/2] (0.79ns)   --->   "%weights_17_load = load i3 %weights_17_addr" [../layer.h:79->../layer.h:141]   --->   Operation 178 'load' 'weights_17_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 179 [1/2] (0.79ns)   --->   "%weights_18_load = load i3 %weights_18_addr" [../layer.h:79->../layer.h:141]   --->   Operation 179 'load' 'weights_18_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 180 [1/2] (0.79ns)   --->   "%weights_19_load = load i3 %weights_19_addr" [../layer.h:79->../layer.h:141]   --->   Operation 180 'load' 'weights_19_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 181 [1/2] (0.79ns)   --->   "%weights_20_load = load i3 %weights_20_addr" [../layer.h:79->../layer.h:141]   --->   Operation 181 'load' 'weights_20_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 182 [1/2] (0.79ns)   --->   "%weights_21_load = load i3 %weights_21_addr" [../layer.h:79->../layer.h:141]   --->   Operation 182 'load' 'weights_21_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 183 [1/2] (0.79ns)   --->   "%weights_22_load = load i3 %weights_22_addr" [../layer.h:79->../layer.h:141]   --->   Operation 183 'load' 'weights_22_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 184 [1/2] (0.79ns)   --->   "%weights_23_load = load i3 %weights_23_addr" [../layer.h:79->../layer.h:141]   --->   Operation 184 'load' 'weights_23_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 185 [1/2] (0.79ns)   --->   "%weights_24_load = load i3 %weights_24_addr" [../layer.h:79->../layer.h:141]   --->   Operation 185 'load' 'weights_24_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 186 [1/2] (0.79ns)   --->   "%weights_25_load = load i3 %weights_25_addr" [../layer.h:79->../layer.h:141]   --->   Operation 186 'load' 'weights_25_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 187 [1/2] (0.79ns)   --->   "%weights_26_load = load i3 %weights_26_addr" [../layer.h:79->../layer.h:141]   --->   Operation 187 'load' 'weights_26_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 188 [1/2] (0.79ns)   --->   "%weights_27_load = load i3 %weights_27_addr" [../layer.h:79->../layer.h:141]   --->   Operation 188 'load' 'weights_27_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 189 [1/2] (0.79ns)   --->   "%weights_28_load = load i3 %weights_28_addr" [../layer.h:79->../layer.h:141]   --->   Operation 189 'load' 'weights_28_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 190 [1/2] (0.79ns)   --->   "%weights_29_load = load i3 %weights_29_addr" [../layer.h:79->../layer.h:141]   --->   Operation 190 'load' 'weights_29_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 191 [1/2] (0.79ns)   --->   "%weights_30_load = load i3 %weights_30_addr" [../layer.h:79->../layer.h:141]   --->   Operation 191 'load' 'weights_30_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 192 [1/2] (0.79ns)   --->   "%weights_31_load = load i3 %weights_31_addr" [../layer.h:79->../layer.h:141]   --->   Operation 192 'load' 'weights_31_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 193 [1/2] (0.79ns)   --->   "%weights_32_load = load i3 %weights_32_addr" [../layer.h:79->../layer.h:141]   --->   Operation 193 'load' 'weights_32_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 194 [1/2] (0.79ns)   --->   "%weights_33_load = load i3 %weights_33_addr" [../layer.h:79->../layer.h:141]   --->   Operation 194 'load' 'weights_33_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 195 [1/2] (0.79ns)   --->   "%weights_34_load = load i3 %weights_34_addr" [../layer.h:79->../layer.h:141]   --->   Operation 195 'load' 'weights_34_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 196 [1/2] (0.79ns)   --->   "%weights_35_load = load i3 %weights_35_addr" [../layer.h:79->../layer.h:141]   --->   Operation 196 'load' 'weights_35_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 197 [1/2] (0.79ns)   --->   "%weights_36_load = load i3 %weights_36_addr" [../layer.h:79->../layer.h:141]   --->   Operation 197 'load' 'weights_36_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 198 [1/2] (0.79ns)   --->   "%weights_37_load = load i3 %weights_37_addr" [../layer.h:79->../layer.h:141]   --->   Operation 198 'load' 'weights_37_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 199 [1/2] (0.79ns)   --->   "%weights_38_load = load i3 %weights_38_addr" [../layer.h:79->../layer.h:141]   --->   Operation 199 'load' 'weights_38_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 200 [1/2] (0.79ns)   --->   "%weights_39_load = load i3 %weights_39_addr" [../layer.h:79->../layer.h:141]   --->   Operation 200 'load' 'weights_39_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 201 [1/2] (0.79ns)   --->   "%weights_40_load = load i3 %weights_40_addr" [../layer.h:79->../layer.h:141]   --->   Operation 201 'load' 'weights_40_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 202 [1/2] (0.79ns)   --->   "%weights_41_load = load i3 %weights_41_addr" [../layer.h:79->../layer.h:141]   --->   Operation 202 'load' 'weights_41_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 203 [1/2] (0.79ns)   --->   "%weights_42_load = load i3 %weights_42_addr" [../layer.h:79->../layer.h:141]   --->   Operation 203 'load' 'weights_42_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 204 [1/2] (0.79ns)   --->   "%weights_43_load = load i3 %weights_43_addr" [../layer.h:79->../layer.h:141]   --->   Operation 204 'load' 'weights_43_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 205 [1/2] (0.79ns)   --->   "%weights_44_load = load i3 %weights_44_addr" [../layer.h:79->../layer.h:141]   --->   Operation 205 'load' 'weights_44_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 206 [1/2] (0.79ns)   --->   "%weights_45_load = load i3 %weights_45_addr" [../layer.h:79->../layer.h:141]   --->   Operation 206 'load' 'weights_45_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 207 [1/2] (0.79ns)   --->   "%weights_46_load = load i3 %weights_46_addr" [../layer.h:79->../layer.h:141]   --->   Operation 207 'load' 'weights_46_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 208 [1/2] (0.79ns)   --->   "%weights_47_load = load i3 %weights_47_addr" [../layer.h:79->../layer.h:141]   --->   Operation 208 'load' 'weights_47_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 209 [1/2] (0.79ns)   --->   "%weights_48_load = load i3 %weights_48_addr" [../layer.h:79->../layer.h:141]   --->   Operation 209 'load' 'weights_48_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 210 [1/2] (0.79ns)   --->   "%weights_49_load = load i3 %weights_49_addr" [../layer.h:79->../layer.h:141]   --->   Operation 210 'load' 'weights_49_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 211 [1/2] (0.79ns)   --->   "%weights_50_load = load i3 %weights_50_addr" [../layer.h:79->../layer.h:141]   --->   Operation 211 'load' 'weights_50_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 212 [1/2] (0.79ns)   --->   "%weights_51_load = load i3 %weights_51_addr" [../layer.h:79->../layer.h:141]   --->   Operation 212 'load' 'weights_51_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 213 [1/2] (0.79ns)   --->   "%weights_52_load = load i3 %weights_52_addr" [../layer.h:79->../layer.h:141]   --->   Operation 213 'load' 'weights_52_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 214 [1/2] (0.79ns)   --->   "%weights_53_load = load i3 %weights_53_addr" [../layer.h:79->../layer.h:141]   --->   Operation 214 'load' 'weights_53_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 215 [1/2] (0.79ns)   --->   "%weights_54_load = load i3 %weights_54_addr" [../layer.h:79->../layer.h:141]   --->   Operation 215 'load' 'weights_54_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 216 [1/2] (0.79ns)   --->   "%weights_55_load = load i3 %weights_55_addr" [../layer.h:79->../layer.h:141]   --->   Operation 216 'load' 'weights_55_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 217 [1/2] (0.79ns)   --->   "%weights_56_load = load i3 %weights_56_addr" [../layer.h:79->../layer.h:141]   --->   Operation 217 'load' 'weights_56_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 218 [1/2] (0.79ns)   --->   "%weights_57_load = load i3 %weights_57_addr" [../layer.h:79->../layer.h:141]   --->   Operation 218 'load' 'weights_57_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 219 [1/2] (0.79ns)   --->   "%weights_58_load = load i3 %weights_58_addr" [../layer.h:79->../layer.h:141]   --->   Operation 219 'load' 'weights_58_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 220 [1/2] (0.79ns)   --->   "%weights_59_load = load i3 %weights_59_addr" [../layer.h:79->../layer.h:141]   --->   Operation 220 'load' 'weights_59_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 221 [1/2] (0.79ns)   --->   "%weights_60_load = load i3 %weights_60_addr" [../layer.h:79->../layer.h:141]   --->   Operation 221 'load' 'weights_60_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 222 [1/2] (0.79ns)   --->   "%weights_61_load = load i3 %weights_61_addr" [../layer.h:79->../layer.h:141]   --->   Operation 222 'load' 'weights_61_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 223 [1/2] (0.79ns)   --->   "%weights_62_load = load i3 %weights_62_addr" [../layer.h:79->../layer.h:141]   --->   Operation 223 'load' 'weights_62_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 224 [1/2] (0.79ns)   --->   "%weights_63_load = load i3 %weights_63_addr" [../layer.h:79->../layer.h:141]   --->   Operation 224 'load' 'weights_63_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:75->../layer.h:141]   --->   Operation 225 'specpipeline' 'specpipeline_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62" [../layer.h:74->../layer.h:141]   --->   Operation 226 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.97ns)   --->   "%tmp = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.64i25.i25.i6, i6 0, i25 %weights_0_load, i6 1, i25 %weights_1_load, i6 2, i25 %weights_2_load, i6 3, i25 %weights_3_load, i6 4, i25 %weights_4_load, i6 5, i25 %weights_5_load, i6 6, i25 %weights_6_load, i6 7, i25 %weights_7_load, i6 8, i25 %weights_8_load, i6 9, i25 %weights_9_load, i6 10, i25 %weights_10_load, i6 11, i25 %weights_11_load, i6 12, i25 %weights_12_load, i6 13, i25 %weights_13_load, i6 14, i25 %weights_14_load, i6 15, i25 %weights_15_load, i6 16, i25 %weights_16_load, i6 17, i25 %weights_17_load, i6 18, i25 %weights_18_load, i6 19, i25 %weights_19_load, i6 20, i25 %weights_20_load, i6 21, i25 %weights_21_load, i6 22, i25 %weights_22_load, i6 23, i25 %weights_23_load, i6 24, i25 %weights_24_load, i6 25, i25 %weights_25_load, i6 26, i25 %weights_26_load, i6 27, i25 %weights_27_load, i6 28, i25 %weights_28_load, i6 29, i25 %weights_29_load, i6 30, i25 %weights_30_load, i6 31, i25 %weights_31_load, i6 32, i25 %weights_32_load, i6 33, i25 %weights_33_load, i6 34, i25 %weights_34_load, i6 35, i25 %weights_35_load, i6 36, i25 %weights_36_load, i6 37, i25 %weights_37_load, i6 38, i25 %weights_38_load, i6 39, i25 %weights_39_load, i6 40, i25 %weights_40_load, i6 41, i25 %weights_41_load, i6 42, i25 %weights_42_load, i6 43, i25 %weights_43_load, i6 44, i25 %weights_44_load, i6 45, i25 %weights_45_load, i6 46, i25 %weights_46_load, i6 47, i25 %weights_47_load, i6 48, i25 %weights_48_load, i6 49, i25 %weights_49_load, i6 50, i25 %weights_50_load, i6 51, i25 %weights_51_load, i6 52, i25 %weights_52_load, i6 53, i25 %weights_53_load, i6 54, i25 %weights_54_load, i6 55, i25 %weights_55_load, i6 56, i25 %weights_56_load, i6 57, i25 %weights_57_load, i6 58, i25 %weights_58_load, i6 59, i25 %weights_59_load, i6 60, i25 %weights_60_load, i6 61, i25 %weights_61_load, i6 62, i25 %weights_62_load, i6 63, i25 %weights_63_load, i25 0, i6 %trunc_ln74" [../layer.h:79->../layer.h:141]   --->   Operation 227 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.97> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i25 %tmp" [../layer.h:79->../layer.h:141]   --->   Operation 228 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/2] (1.35ns)   --->   "%input_0_load = load i6 %input_0_addr" [../layer.h:79->../layer.h:141]   --->   Operation 229 'load' 'input_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i22 %input_0_load" [../layer.h:79->../layer.h:141]   --->   Operation 230 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (3.81ns)   --->   "%mul_ln79 = mul i47 %zext_ln79, i47 %sext_ln79" [../layer.h:79->../layer.h:141]   --->   Operation 231 'mul' 'mul_ln79' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:141]   --->   Operation 232 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%select_ln71_4 = select i1 %icmp_ln74, i25 0, i25 %temp_load" [../layer.h:71->../layer.h:141]   --->   Operation 233 'select' 'select_ln71_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%shl_ln = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %select_ln71_4, i17 0" [../layer.h:79->../layer.h:141]   --->   Operation 234 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%trunc_ln79 = trunc i47 %mul_ln79" [../layer.h:79->../layer.h:141]   --->   Operation 235 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (1.06ns) (out node of the LUT)   --->   "%add_ln79 = add i42 %shl_ln, i42 %trunc_ln79" [../layer.h:79->../layer.h:141]   --->   Operation 236 'add' 'add_ln79' <Predicate = true> <Delay = 1.06> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i42 %add_ln79, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:141]   --->   Operation 237 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%temp_73 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %add_ln79, i32 17, i32 41" [../layer.h:79->../layer.h:141]   --->   Operation 238 'partselect' 'temp_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%rend5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin4" [../layer.h:79->../layer.h:141]   --->   Operation 239 'specregionend' 'rend5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.89ns)   --->   "%k_2 = add i7 %select_ln71, i7 1" [../layer.h:74->../layer.h:141]   --->   Operation 240 'add' 'k_2' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.89ns)   --->   "%icmp_ln74_2 = icmp_eq  i7 %k_2, i7 64" [../layer.h:74->../layer.h:141]   --->   Operation 241 'icmp' 'icmp_ln74_2' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74_2, void %new.latch.for.body8.i.split, void %last.iter.for.body8.i.split" [../layer.h:74->../layer.h:141]   --->   Operation 242 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_73, i3 %C_0_addr" [../layer.h:81->../layer.h:141]   --->   Operation 243 'store' 'store_ln81' <Predicate = (icmp_ln74_2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln74 = br void %new.latch.for.body8.i.split" [../layer.h:74->../layer.h:141]   --->   Operation 244 'br' 'br_ln74' <Predicate = (icmp_ln74_2)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.48ns)   --->   "%store_ln71 = store i10 %add_ln71, i10 %indvar_flatten" [../layer.h:71->../layer.h:141]   --->   Operation 245 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 246 [1/1] (0.48ns)   --->   "%store_ln71 = store i4 %select_ln71_3, i4 %i" [../layer.h:71->../layer.h:141]   --->   Operation 246 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 247 [1/1] (0.48ns)   --->   "%store_ln74 = store i7 %k_2, i7 %k" [../layer.h:74->../layer.h:141]   --->   Operation 247 'store' 'store_ln74' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 248 [1/1] (0.48ns)   --->   "%store_ln67 = store i25 %temp_73, i25 %temp" [../layer.h:67->../layer.h:141]   --->   Operation 248 'store' 'store_ln67' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body8.i" [../layer.h:74->../layer.h:141]   --->   Operation 249 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 3.158ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln74', ../layer.h:74->../layer.h:141) of constant 0 on local variable 'k', ../layer.h:74->../layer.h:141 [73]  (0.489 ns)
	'load' operation 7 bit ('k_load', ../layer.h:74->../layer.h:141) on local variable 'k', ../layer.h:74->../layer.h:141 [83]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln74', ../layer.h:74->../layer.h:141) [88]  (0.897 ns)
	'select' operation 7 bit ('select_ln71', ../layer.h:71->../layer.h:141) [89]  (0.420 ns)
	'getelementptr' operation 6 bit ('input_0_addr', ../layer.h:79->../layer.h:141) [226]  (0.000 ns)
	'load' operation 22 bit ('input_0_load', ../layer.h:79->../layer.h:141) on array 'input_0' [227]  (1.352 ns)

 <State 2>: 7.438ns
The critical path consists of the following:
	'load' operation 25 bit ('weights_0_load', ../layer.h:79->../layer.h:141) on array 'weights_0' [156]  (0.790 ns)
	'sparsemux' operation 25 bit ('tmp', ../layer.h:79->../layer.h:141) [224]  (0.978 ns)
	'mul' operation 47 bit ('mul_ln79', ../layer.h:79->../layer.h:141) [229]  (3.814 ns)
	'add' operation 42 bit ('add_ln79', ../layer.h:79->../layer.h:141) [234]  (1.066 ns)
	'store' operation 0 bit ('store_ln81', ../layer.h:81->../layer.h:141) of variable 'temp', ../layer.h:79->../layer.h:141 on array 'C_0' [243]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
