{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1472124597770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1472124597771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 25 14:29:57 2016 " "Processing started: Thu Aug 25 14:29:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1472124597771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1472124597771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=on --write_settings_files=off testpat -c testpat " "Command: quartus_pow --read_settings_files=on --write_settings_files=off testpat -c testpat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1472124597771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1472124598144 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1472124598144 ""}
{ "Info" "IPUTIL_PUTIL_VCD_READER_STARTING_VCD_STATS_COLLECTION" "simulation/modelsim/testpat.vcd 0 ns End of File " "Starting scan of VCD file simulation/modelsim/testpat.vcd (0 ns to End of File) for signal static probabilities and transition densities" {  } {  } 0 222002 "Starting scan of VCD file %1!s! (%2!s! to %3!s!) for signal static probabilities and transition densities" 0 0 "Quartus II" 0 -1 1472124598148 ""}
{ "Info" "IPUTIL_PUTIL_VCD_READER_FINISHED_VCD_STATS_COLLECTION" "simulation/modelsim/testpat.vcd 0 ns End of File " "Finished scan of VCD file simulation/modelsim/testpat.vcd (0 ns to End of File) for signal static probabilities and transition densities" {  } {  } 0 222003 "Finished scan of VCD file %1!s! (%2!s! to %3!s!) for signal static probabilities and transition densities" 0 0 "Quartus II" 0 -1 1472124598282 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simulation/modelsim/SDC1.sdc " "Synopsys Design Constraints File file not found: 'simulation/modelsim/SDC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1472124598601 ""}
{ "Warning" "WSTA_SCC_LOOP" "22 " "Found combinational loop of 22 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|a\[9\]\[0\]\|combout " "Node \"inst2\|a\[9\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|b\[0\]\|dataa " "Node \"inst2\|b\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|b\[0\]\|combout " "Node \"inst2\|b\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[0\]\[0\]\|datac " "Node \"inst2\|a\[0\]\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[0\]\[0\]\|combout " "Node \"inst2\|a\[0\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[1\]\[0\]\|datac " "Node \"inst2\|a\[1\]\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[1\]\[0\]\|combout " "Node \"inst2\|a\[1\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[2\]\[0\]\|datad " "Node \"inst2\|a\[2\]\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[2\]\[0\]\|combout " "Node \"inst2\|a\[2\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[3\]\[0\]\|datac " "Node \"inst2\|a\[3\]\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[3\]\[0\]\|combout " "Node \"inst2\|a\[3\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[4\]\[0\]\|datad " "Node \"inst2\|a\[4\]\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[4\]\[0\]\|combout " "Node \"inst2\|a\[4\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[5\]\[0\]\|datad " "Node \"inst2\|a\[5\]\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[5\]\[0\]\|combout " "Node \"inst2\|a\[5\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[6\]\[0\]\|datad " "Node \"inst2\|a\[6\]\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[6\]\[0\]\|combout " "Node \"inst2\|a\[6\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[7\]\[0\]\|datac " "Node \"inst2\|a\[7\]\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[7\]\[0\]\|combout " "Node \"inst2\|a\[7\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[8\]\[0\]\|datad " "Node \"inst2\|a\[8\]\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[8\]\[0\]\|combout " "Node \"inst2\|a\[8\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[9\]\[0\]\|datac " "Node \"inst2\|a\[9\]\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472124598602 ""}  } { { "Ring_oscillator.v" "" { Text "C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/Ring_oscillator.v" 8 -1 0 } } { "Ring_oscillator.v" "" { Text "C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/Ring_oscillator.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1472124598602 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_reset:inst\|enable_tdc " "Node: system_reset:inst\|enable_tdc was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1472124598604 "|testpat|system_reset:inst|enable_tdc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1472124598604 "|testpat|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "START " "Node: START was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1472124598604 "|testpat|START"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOP " "Node: STOP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1472124598605 "|testpat|STOP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "start_stop:inst7\|inst10 " "Node: start_stop:inst7\|inst10 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1472124598605 "|testpat|start_stop:inst7|inst10"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1472124598605 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1472124598614 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1472124598615 ""}
{ "Info" "IPAN_PAN_LOSS_OF_SIGNAL_ACTIVITY_SOURCE_INFO" "" "Detailed signal activity file source information is not written to output Signal Activity File." {  } {  } 0 215037 "Detailed signal activity file source information is not written to output Signal Activity File." 0 0 "Quartus II" 0 -1 1472124598658 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Quartus II" 0 -1 1472124598750 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.890 millions of transitions / sec " "Average toggle rate for this design is 0.890 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Quartus II" 0 -1 1472124600519 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "94.46 mW " "Total thermal power estimate for the design is 94.46 mW" {  } { { "c:/altera/13.0sp1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/altera/13.0sp1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Quartus II" 0 -1 1472124600532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit PowerPlay Power Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1472124600600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 25 14:30:00 2016 " "Processing ended: Thu Aug 25 14:30:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1472124600600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1472124600600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1472124600600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1472124600600 ""}
