$date
	Tue Aug  8 23:25:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rsrf_tb $end
$var wire 1 ! q4 $end
$var reg 1 " c $end
$var reg 1 # clk $end
$var reg 1 $ d1 $end
$var reg 1 % r $end
$scope module uut $end
$var wire 1 " c $end
$var wire 1 $ d1 $end
$var wire 1 % r $end
$var wire 1 ! q4 $end
$var wire 1 & d4 $end
$var wire 1 ' d3 $end
$var wire 1 ( d2 $end
$scope module u_ff1 $end
$var wire 1 " C $end
$var wire 1 $ D $end
$var wire 1 % R $end
$var reg 1 ( Q $end
$upscope $end
$scope module u_ff2 $end
$var wire 1 " C $end
$var wire 1 ( D $end
$var wire 1 % R $end
$var reg 1 ' Q $end
$upscope $end
$scope module u_ff3 $end
$var wire 1 " C $end
$var wire 1 ' D $end
$var wire 1 % R $end
$var reg 1 & Q $end
$upscope $end
$scope module u_ff4 $end
$var wire 1 " C $end
$var wire 1 & D $end
$var wire 1 % R $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
0%
0$
0#
0"
x!
$end
#5
1#
#10
0#
1%
#15
1#
#20
0#
1$
#25
1#
#30
0#
0%
0$
#35
1#
#40
0#
#45
1#
#50
0#
