/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 352 216)
	(text "addsys" (rect 156 -1 185 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 200 20 212)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "clk_clk" (rect 0 0 27 12)(font "Arial" (font_size 8)))
		(text "clk_clk" (rect 4 61 46 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 144 72)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "my_adder_conduit_a[7..0]" (rect 0 0 106 12)(font "Arial" (font_size 8)))
		(text "my_adder_conduit_a[7..0]" (rect 4 101 148 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 144 112)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "my_adder_conduit_b[7..0]" (rect 0 0 106 12)(font "Arial" (font_size 8)))
		(text "my_adder_conduit_b[7..0]" (rect 4 133 148 144)(font "Arial" (font_size 8)))
		(line (pt 0 144)(pt 144 144)(line_width 3))
	)
	(port
		(pt 0 184)
		(input)
		(text "reset_reset_n" (rect 0 0 56 12)(font "Arial" (font_size 8)))
		(text "reset_reset_n" (rect 4 173 82 184)(font "Arial" (font_size 8)))
		(line (pt 0 184)(pt 144 184)(line_width 1))
	)
	(port
		(pt 0 128)
		(output)
		(text "my_adder_conduit_o[7..0]" (rect 0 0 106 12)(font "Arial" (font_size 8)))
		(text "my_adder_conduit_o[7..0]" (rect 4 117 148 128)(font "Arial" (font_size 8)))
		(line (pt 0 128)(pt 144 128)(line_width 3))
	)
	(drawing
		(text "clk" (rect 129 43 276 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 149 67 316 144)(font "Arial" (color 0 0 0)))
		(text "my_adder_conduit" (rect 38 83 172 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "a" (rect 149 107 304 224)(font "Arial" (color 0 0 0)))
		(text "o" (rect 149 123 304 256)(font "Arial" (color 0 0 0)))
		(text "b" (rect 149 139 304 288)(font "Arial" (color 0 0 0)))
		(text "reset" (rect 115 155 260 323)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_n" (rect 149 179 340 368)(font "Arial" (color 0 0 0)))
		(text " addsys " (rect 318 200 684 410)(font "Arial" ))
		(line (pt 144 32)(pt 208 32)(line_width 1))
		(line (pt 208 32)(pt 208 200)(line_width 1))
		(line (pt 144 200)(pt 208 200)(line_width 1))
		(line (pt 144 32)(pt 144 200)(line_width 1))
		(line (pt 145 52)(pt 145 76)(line_width 1))
		(line (pt 146 52)(pt 146 76)(line_width 1))
		(line (pt 145 92)(pt 145 148)(line_width 1))
		(line (pt 146 92)(pt 146 148)(line_width 1))
		(line (pt 145 164)(pt 145 188)(line_width 1))
		(line (pt 146 164)(pt 146 188)(line_width 1))
		(line (pt 0 0)(pt 352 0)(line_width 1))
		(line (pt 352 0)(pt 352 216)(line_width 1))
		(line (pt 0 216)(pt 352 216)(line_width 1))
		(line (pt 0 0)(pt 0 216)(line_width 1))
	)
)
