
usart_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005628  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  080057b8  080057b8  000157b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005bdc  08005bdc  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  08005bdc  08005bdc  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005bdc  08005bdc  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005bdc  08005bdc  00015bdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005be0  08005be0  00015be0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08005be4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  200001d4  08005db8  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000490  08005db8  00020490  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005352  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000015aa  00000000  00000000  00025556  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000700  00000000  00000000  00026b00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000638  00000000  00000000  00027200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003cdc  00000000  00000000  00027838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000058d3  00000000  00000000  0002b514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000731d2  00000000  00000000  00030de7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a3fb9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002da8  00000000  00000000  000a400c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080057a0 	.word	0x080057a0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	080057a0 	.word	0x080057a0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b089      	sub	sp, #36	; 0x24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	fa93 f3a3 	rbit	r3, r3
 8000bc2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000bc4:	693b      	ldr	r3, [r7, #16]
 8000bc6:	fab3 f383 	clz	r3, r3
 8000bca:	005b      	lsls	r3, r3, #1
 8000bcc:	2103      	movs	r1, #3
 8000bce:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd2:	43db      	mvns	r3, r3
 8000bd4:	401a      	ands	r2, r3
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bda:	69fb      	ldr	r3, [r7, #28]
 8000bdc:	fa93 f3a3 	rbit	r3, r3
 8000be0:	61bb      	str	r3, [r7, #24]
  return(result);
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	fab3 f383 	clz	r3, r3
 8000be8:	005b      	lsls	r3, r3, #1
 8000bea:	6879      	ldr	r1, [r7, #4]
 8000bec:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf0:	431a      	orrs	r2, r3
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	601a      	str	r2, [r3, #0]
}
 8000bf6:	bf00      	nop
 8000bf8:	3724      	adds	r7, #36	; 0x24
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr

08000c02 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8000c02:	b480      	push	{r7}
 8000c04:	b085      	sub	sp, #20
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	60f8      	str	r0, [r7, #12]
 8000c0a:	60b9      	str	r1, [r7, #8]
 8000c0c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	685a      	ldr	r2, [r3, #4]
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	43db      	mvns	r3, r3
 8000c16:	401a      	ands	r2, r3
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	6879      	ldr	r1, [r7, #4]
 8000c1c:	fb01 f303 	mul.w	r3, r1, r3
 8000c20:	431a      	orrs	r2, r3
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	605a      	str	r2, [r3, #4]
}
 8000c26:	bf00      	nop
 8000c28:	3714      	adds	r7, #20
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8000c32:	b480      	push	{r7}
 8000c34:	b089      	sub	sp, #36	; 0x24
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	60f8      	str	r0, [r7, #12]
 8000c3a:	60b9      	str	r1, [r7, #8]
 8000c3c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	689a      	ldr	r2, [r3, #8]
 8000c42:	68bb      	ldr	r3, [r7, #8]
 8000c44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	fa93 f3a3 	rbit	r3, r3
 8000c4c:	613b      	str	r3, [r7, #16]
  return(result);
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	fab3 f383 	clz	r3, r3
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	2103      	movs	r1, #3
 8000c58:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5c:	43db      	mvns	r3, r3
 8000c5e:	401a      	ands	r2, r3
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c64:	69fb      	ldr	r3, [r7, #28]
 8000c66:	fa93 f3a3 	rbit	r3, r3
 8000c6a:	61bb      	str	r3, [r7, #24]
  return(result);
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	fab3 f383 	clz	r3, r3
 8000c72:	005b      	lsls	r3, r3, #1
 8000c74:	6879      	ldr	r1, [r7, #4]
 8000c76:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7a:	431a      	orrs	r2, r3
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8000c80:	bf00      	nop
 8000c82:	3724      	adds	r7, #36	; 0x24
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b089      	sub	sp, #36	; 0x24
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	60f8      	str	r0, [r7, #12]
 8000c94:	60b9      	str	r1, [r7, #8]
 8000c96:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	68da      	ldr	r2, [r3, #12]
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	fa93 f3a3 	rbit	r3, r3
 8000ca6:	613b      	str	r3, [r7, #16]
  return(result);
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	fab3 f383 	clz	r3, r3
 8000cae:	005b      	lsls	r3, r3, #1
 8000cb0:	2103      	movs	r1, #3
 8000cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb6:	43db      	mvns	r3, r3
 8000cb8:	401a      	ands	r2, r3
 8000cba:	68bb      	ldr	r3, [r7, #8]
 8000cbc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	fa93 f3a3 	rbit	r3, r3
 8000cc4:	61bb      	str	r3, [r7, #24]
  return(result);
 8000cc6:	69bb      	ldr	r3, [r7, #24]
 8000cc8:	fab3 f383 	clz	r3, r3
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	6879      	ldr	r1, [r7, #4]
 8000cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd4:	431a      	orrs	r2, r3
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	60da      	str	r2, [r3, #12]
}
 8000cda:	bf00      	nop
 8000cdc:	3724      	adds	r7, #36	; 0x24
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr

08000ce6 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	b089      	sub	sp, #36	; 0x24
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	60f8      	str	r0, [r7, #12]
 8000cee:	60b9      	str	r1, [r7, #8]
 8000cf0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	6a1a      	ldr	r2, [r3, #32]
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	fa93 f3a3 	rbit	r3, r3
 8000d00:	613b      	str	r3, [r7, #16]
  return(result);
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	fab3 f383 	clz	r3, r3
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	210f      	movs	r1, #15
 8000d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d10:	43db      	mvns	r3, r3
 8000d12:	401a      	ands	r2, r3
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d18:	69fb      	ldr	r3, [r7, #28]
 8000d1a:	fa93 f3a3 	rbit	r3, r3
 8000d1e:	61bb      	str	r3, [r7, #24]
  return(result);
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	fab3 f383 	clz	r3, r3
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	6879      	ldr	r1, [r7, #4]
 8000d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2e:	431a      	orrs	r2, r3
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8000d34:	bf00      	nop
 8000d36:	3724      	adds	r7, #36	; 0x24
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr

08000d40 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b089      	sub	sp, #36	; 0x24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	0a1b      	lsrs	r3, r3, #8
 8000d54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	fa93 f3a3 	rbit	r3, r3
 8000d5c:	613b      	str	r3, [r7, #16]
  return(result);
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	fab3 f383 	clz	r3, r3
 8000d64:	009b      	lsls	r3, r3, #2
 8000d66:	210f      	movs	r1, #15
 8000d68:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6c:	43db      	mvns	r3, r3
 8000d6e:	401a      	ands	r2, r3
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	0a1b      	lsrs	r3, r3, #8
 8000d74:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	fa93 f3a3 	rbit	r3, r3
 8000d7c:	61bb      	str	r3, [r7, #24]
  return(result);
 8000d7e:	69bb      	ldr	r3, [r7, #24]
 8000d80:	fab3 f383 	clz	r3, r3
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	6879      	ldr	r1, [r7, #4]
 8000d88:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8c:	431a      	orrs	r2, r3
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8000d92:	bf00      	nop
 8000d94:	3724      	adds	r7, #36	; 0x24
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr

08000d9e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b088      	sub	sp, #32
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	6078      	str	r0, [r7, #4]
 8000da6:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8000da8:	2300      	movs	r3, #0
 8000daa:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8000dac:	2300      	movs	r3, #0
 8000dae:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	fa93 f3a3 	rbit	r3, r3
 8000dbc:	613b      	str	r3, [r7, #16]
  return(result);
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	fab3 f383 	clz	r3, r3
 8000dc4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000dc6:	e048      	b.n	8000e5a <LL_GPIO_Init+0xbc>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	2101      	movs	r1, #1
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d03a      	beq.n	8000e54 <LL_GPIO_Init+0xb6>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	461a      	mov	r2, r3
 8000de4:	69b9      	ldr	r1, [r7, #24]
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f7ff fede 	bl	8000ba8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d003      	beq.n	8000dfc <LL_GPIO_Init+0x5e>
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d106      	bne.n	8000e0a <LL_GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	461a      	mov	r2, r3
 8000e02:	69b9      	ldr	r1, [r7, #24]
 8000e04:	6878      	ldr	r0, [r7, #4]
 8000e06:	f7ff ff14 	bl	8000c32 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	691b      	ldr	r3, [r3, #16]
 8000e0e:	461a      	mov	r2, r3
 8000e10:	69b9      	ldr	r1, [r7, #24]
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	f7ff ff3a 	bl	8000c8c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	2b02      	cmp	r3, #2
 8000e1e:	d119      	bne.n	8000e54 <LL_GPIO_Init+0xb6>
 8000e20:	69bb      	ldr	r3, [r7, #24]
 8000e22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	fa93 f3a3 	rbit	r3, r3
 8000e2a:	60bb      	str	r3, [r7, #8]
  return(result);
 8000e2c:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8000e2e:	fab3 f383 	clz	r3, r3
 8000e32:	2b07      	cmp	r3, #7
 8000e34:	d807      	bhi.n	8000e46 <LL_GPIO_Init+0xa8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	695b      	ldr	r3, [r3, #20]
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	69b9      	ldr	r1, [r7, #24]
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff ff51 	bl	8000ce6 <LL_GPIO_SetAFPin_0_7>
 8000e44:	e006      	b.n	8000e54 <LL_GPIO_Init+0xb6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	695b      	ldr	r3, [r3, #20]
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	69b9      	ldr	r1, [r7, #24]
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	f7ff ff76 	bl	8000d40 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8000e54:	69fb      	ldr	r3, [r7, #28]
 8000e56:	3301      	adds	r3, #1
 8000e58:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	fa22 f303 	lsr.w	r3, r2, r3
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d1af      	bne.n	8000dc8 <LL_GPIO_Init+0x2a>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d003      	beq.n	8000e78 <LL_GPIO_Init+0xda>
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	2b02      	cmp	r3, #2
 8000e76:	d107      	bne.n	8000e88 <LL_GPIO_Init+0xea>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	6819      	ldr	r1, [r3, #0]
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	461a      	mov	r2, r3
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	f7ff febd 	bl	8000c02 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8000e88:	2300      	movs	r3, #0
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3720      	adds	r7, #32
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
	...

08000e94 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000e98:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <LL_RCC_HSI_IsReady+0x20>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f003 0302 	and.w	r3, r3, #2
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	bf0c      	ite	eq
 8000ea4:	2301      	moveq	r3, #1
 8000ea6:	2300      	movne	r3, #0
 8000ea8:	b2db      	uxtb	r3, r3
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr
 8000eb4:	40021000 	.word	0x40021000

08000eb8 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000ebc:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <LL_RCC_LSE_IsReady+0x20>)
 8000ebe:	6a1b      	ldr	r3, [r3, #32]
 8000ec0:	f003 0302 	and.w	r3, r3, #2
 8000ec4:	2b02      	cmp	r3, #2
 8000ec6:	bf0c      	ite	eq
 8000ec8:	2301      	moveq	r3, #1
 8000eca:	2300      	movne	r3, #0
 8000ecc:	b2db      	uxtb	r3, r3
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	40021000 	.word	0x40021000

08000edc <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000ee0:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <LL_RCC_GetSysClkSource+0x18>)
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f003 030c 	and.w	r3, r3, #12
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	40021000 	.word	0x40021000

08000ef8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000efc:	4b04      	ldr	r3, [pc, #16]	; (8000f10 <LL_RCC_GetAHBPrescaler+0x18>)
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	40021000 	.word	0x40021000

08000f14 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000f18:	4b04      	ldr	r3, [pc, #16]	; (8000f2c <LL_RCC_GetAPB1Prescaler+0x18>)
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	40021000 	.word	0x40021000

08000f30 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000f34:	4b04      	ldr	r3, [pc, #16]	; (8000f48 <LL_RCC_GetAPB2Prescaler+0x18>)
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	40021000 	.word	0x40021000

08000f4c <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8000f54:	4b07      	ldr	r3, [pc, #28]	; (8000f74 <LL_RCC_GetUSARTClockSource+0x28>)
 8000f56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f58:	2103      	movs	r1, #3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f60:	401a      	ands	r2, r3
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	061b      	lsls	r3, r3, #24
 8000f66:	4313      	orrs	r3, r2
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	40021000 	.word	0x40021000

08000f78 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8000f7c:	4b04      	ldr	r3, [pc, #16]	; (8000f90 <LL_RCC_PLL_GetMainSource+0x18>)
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	40021000 	.word	0x40021000

08000f94 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8000f98:	4b04      	ldr	r3, [pc, #16]	; (8000fac <LL_RCC_PLL_GetMultiplicator+0x18>)
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	40021000 	.word	0x40021000

08000fb0 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8000fb4:	4b04      	ldr	r3, [pc, #16]	; (8000fc8 <LL_RCC_PLL_GetPrediv+0x18>)
 8000fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fb8:	f003 030f 	and.w	r3, r3, #15
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	40021000 	.word	0x40021000

08000fcc <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8000fd4:	f000 f864 	bl	80010a0 <RCC_GetSystemClockFreq>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f000 f882 	bl	80010ec <RCC_GetHCLKClockFreq>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f890 	bl	8001118 <RCC_GetPCLK1ClockFreq>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	4618      	mov	r0, r3
 8001004:	f000 f89c 	bl	8001140 <RCC_GetPCLK2ClockFreq>
 8001008:	4602      	mov	r2, r0
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	60da      	str	r2, [r3, #12]
}
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d12d      	bne.n	8001086 <LL_RCC_GetUSARTClockFreq+0x6e>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f7ff ff8e 	bl	8000f4c <LL_RCC_GetUSARTClockSource>
 8001030:	4603      	mov	r3, r0
 8001032:	2b03      	cmp	r3, #3
 8001034:	d00a      	beq.n	800104c <LL_RCC_GetUSARTClockFreq+0x34>
 8001036:	2b03      	cmp	r3, #3
 8001038:	d819      	bhi.n	800106e <LL_RCC_GetUSARTClockFreq+0x56>
 800103a:	2b01      	cmp	r3, #1
 800103c:	d002      	beq.n	8001044 <LL_RCC_GetUSARTClockFreq+0x2c>
 800103e:	2b02      	cmp	r3, #2
 8001040:	d00c      	beq.n	800105c <LL_RCC_GetUSARTClockFreq+0x44>
 8001042:	e014      	b.n	800106e <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001044:	f000 f82c 	bl	80010a0 <RCC_GetSystemClockFreq>
 8001048:	60f8      	str	r0, [r7, #12]
        break;
 800104a:	e021      	b.n	8001090 <LL_RCC_GetUSARTClockFreq+0x78>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 800104c:	f7ff ff22 	bl	8000e94 <LL_RCC_HSI_IsReady>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d019      	beq.n	800108a <LL_RCC_GetUSARTClockFreq+0x72>
        {
          usart_frequency = HSI_VALUE;
 8001056:	4b11      	ldr	r3, [pc, #68]	; (800109c <LL_RCC_GetUSARTClockFreq+0x84>)
 8001058:	60fb      	str	r3, [r7, #12]
        }
        break;
 800105a:	e016      	b.n	800108a <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 800105c:	f7ff ff2c 	bl	8000eb8 <LL_RCC_LSE_IsReady>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d013      	beq.n	800108e <LL_RCC_GetUSARTClockFreq+0x76>
        {
          usart_frequency = LSE_VALUE;
 8001066:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800106a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800106c:	e00f      	b.n	800108e <LL_RCC_GetUSARTClockFreq+0x76>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800106e:	f000 f817 	bl	80010a0 <RCC_GetSystemClockFreq>
 8001072:	4603      	mov	r3, r0
 8001074:	4618      	mov	r0, r3
 8001076:	f000 f839 	bl	80010ec <RCC_GetHCLKClockFreq>
 800107a:	4603      	mov	r3, r0
 800107c:	4618      	mov	r0, r3
 800107e:	f000 f84b 	bl	8001118 <RCC_GetPCLK1ClockFreq>
 8001082:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 8001084:	e004      	b.n	8001090 <LL_RCC_GetUSARTClockFreq+0x78>
    }
  }
 8001086:	bf00      	nop
 8001088:	e002      	b.n	8001090 <LL_RCC_GetUSARTClockFreq+0x78>
        break;
 800108a:	bf00      	nop
 800108c:	e000      	b.n	8001090 <LL_RCC_GetUSARTClockFreq+0x78>
        break;
 800108e:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8001090:	68fb      	ldr	r3, [r7, #12]
}
 8001092:	4618      	mov	r0, r3
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	007a1200 	.word	0x007a1200

080010a0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80010a6:	2300      	movs	r3, #0
 80010a8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80010aa:	f7ff ff17 	bl	8000edc <LL_RCC_GetSysClkSource>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b08      	cmp	r3, #8
 80010b2:	d00c      	beq.n	80010ce <RCC_GetSystemClockFreq+0x2e>
 80010b4:	2b08      	cmp	r3, #8
 80010b6:	d80e      	bhi.n	80010d6 <RCC_GetSystemClockFreq+0x36>
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d002      	beq.n	80010c2 <RCC_GetSystemClockFreq+0x22>
 80010bc:	2b04      	cmp	r3, #4
 80010be:	d003      	beq.n	80010c8 <RCC_GetSystemClockFreq+0x28>
 80010c0:	e009      	b.n	80010d6 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80010c2:	4b09      	ldr	r3, [pc, #36]	; (80010e8 <RCC_GetSystemClockFreq+0x48>)
 80010c4:	607b      	str	r3, [r7, #4]
      break;
 80010c6:	e009      	b.n	80010dc <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80010c8:	4b07      	ldr	r3, [pc, #28]	; (80010e8 <RCC_GetSystemClockFreq+0x48>)
 80010ca:	607b      	str	r3, [r7, #4]
      break;
 80010cc:	e006      	b.n	80010dc <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80010ce:	f000 f84b 	bl	8001168 <RCC_PLL_GetFreqDomain_SYS>
 80010d2:	6078      	str	r0, [r7, #4]
      break;
 80010d4:	e002      	b.n	80010dc <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 80010d6:	4b04      	ldr	r3, [pc, #16]	; (80010e8 <RCC_GetSystemClockFreq+0x48>)
 80010d8:	607b      	str	r3, [r7, #4]
      break;
 80010da:	bf00      	nop
  }

  return frequency;
 80010dc:	687b      	ldr	r3, [r7, #4]
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	007a1200 	.word	0x007a1200

080010ec <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80010f4:	f7ff ff00 	bl	8000ef8 <LL_RCC_GetAHBPrescaler>
 80010f8:	4603      	mov	r3, r0
 80010fa:	091b      	lsrs	r3, r3, #4
 80010fc:	f003 030f 	and.w	r3, r3, #15
 8001100:	4a04      	ldr	r2, [pc, #16]	; (8001114 <RCC_GetHCLKClockFreq+0x28>)
 8001102:	5cd3      	ldrb	r3, [r2, r3]
 8001104:	461a      	mov	r2, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	40d3      	lsrs	r3, r2
}
 800110a:	4618      	mov	r0, r3
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	080057e0 	.word	0x080057e0

08001118 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001120:	f7ff fef8 	bl	8000f14 <LL_RCC_GetAPB1Prescaler>
 8001124:	4603      	mov	r3, r0
 8001126:	0a1b      	lsrs	r3, r3, #8
 8001128:	4a04      	ldr	r2, [pc, #16]	; (800113c <RCC_GetPCLK1ClockFreq+0x24>)
 800112a:	5cd3      	ldrb	r3, [r2, r3]
 800112c:	461a      	mov	r2, r3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	40d3      	lsrs	r3, r2
}
 8001132:	4618      	mov	r0, r3
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	080057f0 	.word	0x080057f0

08001140 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001148:	f7ff fef2 	bl	8000f30 <LL_RCC_GetAPB2Prescaler>
 800114c:	4603      	mov	r3, r0
 800114e:	0adb      	lsrs	r3, r3, #11
 8001150:	4a04      	ldr	r2, [pc, #16]	; (8001164 <RCC_GetPCLK2ClockFreq+0x24>)
 8001152:	5cd3      	ldrb	r3, [r2, r3]
 8001154:	461a      	mov	r2, r3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	40d3      	lsrs	r3, r2
}
 800115a:	4618      	mov	r0, r3
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	080057f0 	.word	0x080057f0

08001168 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001168:	b590      	push	{r4, r7, lr}
 800116a:	b085      	sub	sp, #20
 800116c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800116e:	2300      	movs	r3, #0
 8001170:	60fb      	str	r3, [r7, #12]
 8001172:	2300      	movs	r3, #0
 8001174:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001176:	f7ff feff 	bl	8000f78 <LL_RCC_PLL_GetMainSource>
 800117a:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d004      	beq.n	800118c <RCC_PLL_GetFreqDomain_SYS+0x24>
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001188:	d003      	beq.n	8001192 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 800118a:	e005      	b.n	8001198 <RCC_PLL_GetFreqDomain_SYS+0x30>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 800118c:	4b13      	ldr	r3, [pc, #76]	; (80011dc <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800118e:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8001190:	e005      	b.n	800119e <RCC_PLL_GetFreqDomain_SYS+0x36>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001192:	4b13      	ldr	r3, [pc, #76]	; (80011e0 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8001194:	60fb      	str	r3, [r7, #12]
      break;
 8001196:	e002      	b.n	800119e <RCC_PLL_GetFreqDomain_SYS+0x36>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 8001198:	4b10      	ldr	r3, [pc, #64]	; (80011dc <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800119a:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 800119c:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 800119e:	f7ff ff07 	bl	8000fb0 <LL_RCC_PLL_GetPrediv>
 80011a2:	4603      	mov	r3, r0
 80011a4:	3301      	adds	r3, #1
 80011a6:	68fa      	ldr	r2, [r7, #12]
 80011a8:	fbb2 f4f3 	udiv	r4, r2, r3
 80011ac:	f7ff fef2 	bl	8000f94 <LL_RCC_PLL_GetMultiplicator>
 80011b0:	4603      	mov	r3, r0
 80011b2:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80011b6:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80011ba:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011bc:	687a      	ldr	r2, [r7, #4]
 80011be:	fa92 f2a2 	rbit	r2, r2
 80011c2:	603a      	str	r2, [r7, #0]
  return(result);
 80011c4:	683a      	ldr	r2, [r7, #0]
 80011c6:	fab2 f282 	clz	r2, r2
 80011ca:	40d3      	lsrs	r3, r2
 80011cc:	3302      	adds	r3, #2
 80011ce:	fb04 f303 	mul.w	r3, r4, r3
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3714      	adds	r7, #20
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd90      	pop	{r4, r7, pc}
 80011da:	bf00      	nop
 80011dc:	003d0900 	.word	0x003d0900
 80011e0:	007a1200 	.word	0x007a1200

080011e4 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f003 0301 	and.w	r3, r3, #1
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	bf0c      	ite	eq
 80011f8:	2301      	moveq	r3, #1
 80011fa:	2300      	movne	r3, #0
 80011fc:	b2db      	uxtb	r3, r3
}
 80011fe:	4618      	mov	r0, r3
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr

0800120a <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 800120a:	b480      	push	{r7}
 800120c:	b083      	sub	sp, #12
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
 8001212:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	431a      	orrs	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	605a      	str	r2, [r3, #4]
}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	431a      	orrs	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	609a      	str	r2, [r3, #8]
}
 800124a:	bf00      	nop
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 8001256:	b4b0      	push	{r4, r5, r7}
 8001258:	b085      	sub	sp, #20
 800125a:	af00      	add	r7, sp, #0
 800125c:	60f8      	str	r0, [r7, #12]
 800125e:	60b9      	str	r1, [r7, #8]
 8001260:	607a      	str	r2, [r7, #4]
 8001262:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
  register uint32_t brrtemp = 0x0U;

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800126a:	d114      	bne.n	8001296 <LL_USART_SetBaudRate+0x40>
  {
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	005a      	lsls	r2, r3, #1
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	085b      	lsrs	r3, r3, #1
 8001274:	441a      	add	r2, r3
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	fbb2 f3f3 	udiv	r3, r2, r3
 800127c:	b29b      	uxth	r3, r3
 800127e:	461d      	mov	r5, r3
    brrtemp = usartdiv & 0xFFF0U;
 8001280:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8001284:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001286:	086b      	lsrs	r3, r5, #1
 8001288:	b29b      	uxth	r3, r3
 800128a:	f003 0307 	and.w	r3, r3, #7
 800128e:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	60dc      	str	r4, [r3, #12]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 8001294:	e00a      	b.n	80012ac <LL_USART_SetBaudRate+0x56>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	085a      	lsrs	r2, r3, #1
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	441a      	add	r2, r3
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	461a      	mov	r2, r3
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	60da      	str	r2, [r3, #12]
}
 80012ac:	bf00      	nop
 80012ae:	3714      	adds	r7, #20
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bcb0      	pop	{r4, r5, r7}
 80012b4:	4770      	bx	lr
	...

080012b8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b088      	sub	sp, #32
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80012c6:	2300      	movs	r3, #0
 80012c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff ff8a 	bl	80011e4 <LL_USART_IsEnabled>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d14e      	bne.n	8001374 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	4b29      	ldr	r3, [pc, #164]	; (8001380 <LL_USART_Init+0xc8>)
 80012dc:	4013      	ands	r3, r2
 80012de:	683a      	ldr	r2, [r7, #0]
 80012e0:	6851      	ldr	r1, [r2, #4]
 80012e2:	683a      	ldr	r2, [r7, #0]
 80012e4:	68d2      	ldr	r2, [r2, #12]
 80012e6:	4311      	orrs	r1, r2
 80012e8:	683a      	ldr	r2, [r7, #0]
 80012ea:	6912      	ldr	r2, [r2, #16]
 80012ec:	4311      	orrs	r1, r2
 80012ee:	683a      	ldr	r2, [r7, #0]
 80012f0:	6992      	ldr	r2, [r2, #24]
 80012f2:	430a      	orrs	r2, r1
 80012f4:	431a      	orrs	r2, r3
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	4619      	mov	r1, r3
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f7ff ff82 	bl	800120a <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	695b      	ldr	r3, [r3, #20]
 800130a:	4619      	mov	r1, r3
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff ff8f 	bl	8001230 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4a1b      	ldr	r2, [pc, #108]	; (8001384 <LL_USART_Init+0xcc>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d104      	bne.n	8001324 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800131a:	2000      	movs	r0, #0
 800131c:	f7ff fe7c 	bl	8001018 <LL_RCC_GetUSARTClockFreq>
 8001320:	61b8      	str	r0, [r7, #24]
 8001322:	e016      	b.n	8001352 <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	4a18      	ldr	r2, [pc, #96]	; (8001388 <LL_USART_Init+0xd0>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d107      	bne.n	800133c <LL_USART_Init+0x84>
    {
#if defined (RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800132c:	f107 0308 	add.w	r3, r7, #8
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff fe4b 	bl	8000fcc <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	61bb      	str	r3, [r7, #24]
 800133a:	e00a      	b.n	8001352 <LL_USART_Init+0x9a>
#endif
    }
    else if (USARTx == USART3)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	4a13      	ldr	r2, [pc, #76]	; (800138c <LL_USART_Init+0xd4>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d106      	bne.n	8001352 <LL_USART_Init+0x9a>
    {
#if defined (RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8001344:	f107 0308 	add.w	r3, r7, #8
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff fe3f 	bl	8000fcc <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d00d      	beq.n	8001374 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d009      	beq.n	8001374 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 8001360:	2300      	movs	r3, #0
 8001362:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	699a      	ldr	r2, [r3, #24]
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	69b9      	ldr	r1, [r7, #24]
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f7ff ff71 	bl	8001256 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001374:	7ffb      	ldrb	r3, [r7, #31]
}
 8001376:	4618      	mov	r0, r3
 8001378:	3720      	adds	r7, #32
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	efff69f3 	.word	0xefff69f3
 8001384:	40013800 	.word	0x40013800
 8001388:	40004400 	.word	0x40004400
 800138c:	40004800 	.word	0x40004800

08001390 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800139a:	687a      	ldr	r2, [r7, #4]
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	fbb2 f3f3 	udiv	r3, r2, r3
 80013a2:	4a07      	ldr	r2, [pc, #28]	; (80013c0 <LL_InitTick+0x30>)
 80013a4:	3b01      	subs	r3, #1
 80013a6:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80013a8:	4b05      	ldr	r3, [pc, #20]	; (80013c0 <LL_InitTick+0x30>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013ae:	4b04      	ldr	r3, [pc, #16]	; (80013c0 <LL_InitTick+0x30>)
 80013b0:	2205      	movs	r2, #5
 80013b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	e000e010 	.word	0xe000e010

080013c4 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80013cc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f7ff ffdd 	bl	8001390 <LL_InitTick>
}
 80013d6:	bf00      	nop
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
	...

080013e0 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 80013e8:	4b0f      	ldr	r3, [pc, #60]	; (8001428 <LL_mDelay+0x48>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80013ee:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013f6:	d00c      	beq.n	8001412 <LL_mDelay+0x32>
  {
    Delay++;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	3301      	adds	r3, #1
 80013fc:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 80013fe:	e008      	b.n	8001412 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001400:	4b09      	ldr	r3, [pc, #36]	; (8001428 <LL_mDelay+0x48>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001408:	2b00      	cmp	r3, #0
 800140a:	d002      	beq.n	8001412 <LL_mDelay+0x32>
    {
      Delay--;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	3b01      	subs	r3, #1
 8001410:	607b      	str	r3, [r7, #4]
  while (Delay)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d1f3      	bne.n	8001400 <LL_mDelay+0x20>
    }
  }
}
 8001418:	bf00      	nop
 800141a:	bf00      	nop
 800141c:	3714      	adds	r7, #20
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	e000e010 	.word	0xe000e010

0800142c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001434:	4a04      	ldr	r2, [pc, #16]	; (8001448 <LL_SetSystemCoreClock+0x1c>)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6013      	str	r3, [r2, #0]
}
 800143a:	bf00      	nop
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	20000000 	.word	0x20000000

0800144c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	4603      	mov	r3, r0
 8001454:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001456:	79fb      	ldrb	r3, [r7, #7]
 8001458:	f003 021f 	and.w	r2, r3, #31
 800145c:	4907      	ldr	r1, [pc, #28]	; (800147c <NVIC_EnableIRQ+0x30>)
 800145e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001462:	095b      	lsrs	r3, r3, #5
 8001464:	2001      	movs	r0, #1
 8001466:	fa00 f202 	lsl.w	r2, r0, r2
 800146a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800146e:	bf00      	nop
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	e000e100 	.word	0xe000e100

08001480 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	6039      	str	r1, [r7, #0]
 800148a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800148c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001490:	2b00      	cmp	r3, #0
 8001492:	da0b      	bge.n	80014ac <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	b2da      	uxtb	r2, r3
 8001498:	490c      	ldr	r1, [pc, #48]	; (80014cc <NVIC_SetPriority+0x4c>)
 800149a:	79fb      	ldrb	r3, [r7, #7]
 800149c:	f003 030f 	and.w	r3, r3, #15
 80014a0:	3b04      	subs	r3, #4
 80014a2:	0112      	lsls	r2, r2, #4
 80014a4:	b2d2      	uxtb	r2, r2
 80014a6:	440b      	add	r3, r1
 80014a8:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014aa:	e009      	b.n	80014c0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	b2da      	uxtb	r2, r3
 80014b0:	4907      	ldr	r1, [pc, #28]	; (80014d0 <NVIC_SetPriority+0x50>)
 80014b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b6:	0112      	lsls	r2, r2, #4
 80014b8:	b2d2      	uxtb	r2, r2
 80014ba:	440b      	add	r3, r1
 80014bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80014c0:	bf00      	nop
 80014c2:	370c      	adds	r7, #12
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr
 80014cc:	e000ed00 	.word	0xe000ed00
 80014d0:	e000e100 	.word	0xe000e100

080014d4 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80014dc:	4b08      	ldr	r3, [pc, #32]	; (8001500 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80014de:	695a      	ldr	r2, [r3, #20]
 80014e0:	4907      	ldr	r1, [pc, #28]	; (8001500 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4313      	orrs	r3, r2
 80014e6:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80014e8:	4b05      	ldr	r3, [pc, #20]	; (8001500 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80014ea:	695a      	ldr	r2, [r3, #20]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	4013      	ands	r3, r2
 80014f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80014f2:	68fb      	ldr	r3, [r7, #12]
}
 80014f4:	bf00      	nop
 80014f6:	3714      	adds	r7, #20
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr
 8001500:	40021000 	.word	0x40021000

08001504 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8001508:	2001      	movs	r0, #1
 800150a:	f7ff ffe3 	bl	80014d4 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, 0);
 800150e:	2100      	movs	r1, #0
 8001510:	2010      	movs	r0, #16
 8001512:	f7ff ffb5 	bl	8001480 <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001516:	2010      	movs	r0, #16
 8001518:	f7ff ff98 	bl	800144c <NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, 0);
 800151c:	2100      	movs	r1, #0
 800151e:	2011      	movs	r0, #17
 8001520:	f7ff ffae 	bl	8001480 <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001524:	2011      	movs	r0, #17
 8001526:	f7ff ff91 	bl	800144c <NVIC_EnableIRQ>

}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
	...

08001530 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001530:	b480      	push	{r7}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8001538:	4b08      	ldr	r3, [pc, #32]	; (800155c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800153a:	695a      	ldr	r2, [r3, #20]
 800153c:	4907      	ldr	r1, [pc, #28]	; (800155c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4313      	orrs	r3, r2
 8001542:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001544:	4b05      	ldr	r3, [pc, #20]	; (800155c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001546:	695a      	ldr	r2, [r3, #20]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4013      	ands	r3, r2
 800154c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800154e:	68fb      	ldr	r3, [r7, #12]
}
 8001550:	bf00      	nop
 8001552:	3714      	adds	r7, #20
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr
 800155c:	40021000 	.word	0x40021000

08001560 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	683a      	ldr	r2, [r7, #0]
 800156e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr

0800157c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001582:	463b      	mov	r3, r7
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
 800158a:	609a      	str	r2, [r3, #8]
 800158c:	60da      	str	r2, [r3, #12]
 800158e:	611a      	str	r2, [r3, #16]
 8001590:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001592:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001596:	f7ff ffcb 	bl	8001530 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800159a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800159e:	f7ff ffc7 	bl	8001530 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_3);
 80015a2:	2108      	movs	r1, #8
 80015a4:	480a      	ldr	r0, [pc, #40]	; (80015d0 <MX_GPIO_Init+0x54>)
 80015a6:	f7ff ffdb 	bl	8001560 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 80015aa:	2308      	movs	r3, #8
 80015ac:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80015ae:	2301      	movs	r3, #1
 80015b0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80015b2:	2300      	movs	r3, #0
 80015b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80015ba:	2300      	movs	r3, #0
 80015bc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015be:	463b      	mov	r3, r7
 80015c0:	4619      	mov	r1, r3
 80015c2:	4803      	ldr	r0, [pc, #12]	; (80015d0 <MX_GPIO_Init+0x54>)
 80015c4:	f7ff fbeb 	bl	8000d9e <LL_GPIO_Init>

}
 80015c8:	bf00      	nop
 80015ca:	3718      	adds	r7, #24
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	48000400 	.word	0x48000400

080015d4 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b085      	sub	sp, #20
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	f003 0307 	and.w	r3, r3, #7
 80015e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015e4:	4b0c      	ldr	r3, [pc, #48]	; (8001618 <NVIC_SetPriorityGrouping+0x44>)
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ea:	68ba      	ldr	r2, [r7, #8]
 80015ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015f0:	4013      	ands	r3, r2
 80015f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001600:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001604:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001606:	4a04      	ldr	r2, [pc, #16]	; (8001618 <NVIC_SetPriorityGrouping+0x44>)
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	60d3      	str	r3, [r2, #12]
}
 800160c:	bf00      	nop
 800160e:	3714      	adds	r7, #20
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	e000ed00 	.word	0xe000ed00

0800161c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001620:	4b05      	ldr	r3, [pc, #20]	; (8001638 <LL_RCC_HSI_Enable+0x1c>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a04      	ldr	r2, [pc, #16]	; (8001638 <LL_RCC_HSI_Enable+0x1c>)
 8001626:	f043 0301 	orr.w	r3, r3, #1
 800162a:	6013      	str	r3, [r2, #0]
}
 800162c:	bf00      	nop
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	40021000 	.word	0x40021000

0800163c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001640:	4b06      	ldr	r3, [pc, #24]	; (800165c <LL_RCC_HSI_IsReady+0x20>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 0302 	and.w	r3, r3, #2
 8001648:	2b02      	cmp	r3, #2
 800164a:	bf0c      	ite	eq
 800164c:	2301      	moveq	r3, #1
 800164e:	2300      	movne	r3, #0
 8001650:	b2db      	uxtb	r3, r3
}
 8001652:	4618      	mov	r0, r3
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr
 800165c:	40021000 	.word	0x40021000

08001660 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001668:	4b07      	ldr	r3, [pc, #28]	; (8001688 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	00db      	lsls	r3, r3, #3
 8001674:	4904      	ldr	r1, [pc, #16]	; (8001688 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001676:	4313      	orrs	r3, r2
 8001678:	600b      	str	r3, [r1, #0]
}
 800167a:	bf00      	nop
 800167c:	370c      	adds	r7, #12
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	40021000 	.word	0x40021000

0800168c <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001694:	4b06      	ldr	r3, [pc, #24]	; (80016b0 <LL_RCC_SetSysClkSource+0x24>)
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	f023 0203 	bic.w	r2, r3, #3
 800169c:	4904      	ldr	r1, [pc, #16]	; (80016b0 <LL_RCC_SetSysClkSource+0x24>)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	604b      	str	r3, [r1, #4]
}
 80016a4:	bf00      	nop
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr
 80016b0:	40021000 	.word	0x40021000

080016b4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80016b8:	4b04      	ldr	r3, [pc, #16]	; (80016cc <LL_RCC_GetSysClkSource+0x18>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f003 030c 	and.w	r3, r3, #12
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	40021000 	.word	0x40021000

080016d0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80016d8:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <LL_RCC_SetAHBPrescaler+0x24>)
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016e0:	4904      	ldr	r1, [pc, #16]	; (80016f4 <LL_RCC_SetAHBPrescaler+0x24>)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4313      	orrs	r3, r2
 80016e6:	604b      	str	r3, [r1, #4]
}
 80016e8:	bf00      	nop
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr
 80016f4:	40021000 	.word	0x40021000

080016f8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001700:	4b06      	ldr	r3, [pc, #24]	; (800171c <LL_RCC_SetAPB1Prescaler+0x24>)
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001708:	4904      	ldr	r1, [pc, #16]	; (800171c <LL_RCC_SetAPB1Prescaler+0x24>)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4313      	orrs	r3, r2
 800170e:	604b      	str	r3, [r1, #4]
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr
 800171c:	40021000 	.word	0x40021000

08001720 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001728:	4b06      	ldr	r3, [pc, #24]	; (8001744 <LL_RCC_SetAPB2Prescaler+0x24>)
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001730:	4904      	ldr	r1, [pc, #16]	; (8001744 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4313      	orrs	r3, r2
 8001736:	604b      	str	r3, [r1, #4]
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr
 8001744:	40021000 	.word	0x40021000

08001748 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001748:	b480      	push	{r7}
 800174a:	b085      	sub	sp, #20
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001750:	4b08      	ldr	r3, [pc, #32]	; (8001774 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001752:	69da      	ldr	r2, [r3, #28]
 8001754:	4907      	ldr	r1, [pc, #28]	; (8001774 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4313      	orrs	r3, r2
 800175a:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800175c:	4b05      	ldr	r3, [pc, #20]	; (8001774 <LL_APB1_GRP1_EnableClock+0x2c>)
 800175e:	69da      	ldr	r2, [r3, #28]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	4013      	ands	r3, r2
 8001764:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001766:	68fb      	ldr	r3, [r7, #12]
}
 8001768:	bf00      	nop
 800176a:	3714      	adds	r7, #20
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr
 8001774:	40021000 	.word	0x40021000

08001778 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001780:	4b08      	ldr	r3, [pc, #32]	; (80017a4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001782:	699a      	ldr	r2, [r3, #24]
 8001784:	4907      	ldr	r1, [pc, #28]	; (80017a4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4313      	orrs	r3, r2
 800178a:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800178c:	4b05      	ldr	r3, [pc, #20]	; (80017a4 <LL_APB2_GRP1_EnableClock+0x2c>)
 800178e:	699a      	ldr	r2, [r3, #24]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4013      	ands	r3, r2
 8001794:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001796:	68fb      	ldr	r3, [r7, #12]
}
 8001798:	bf00      	nop
 800179a:	3714      	adds	r7, #20
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr
 80017a4:	40021000 	.word	0x40021000

080017a8 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80017b0:	4b06      	ldr	r3, [pc, #24]	; (80017cc <LL_FLASH_SetLatency+0x24>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f023 0207 	bic.w	r2, r3, #7
 80017b8:	4904      	ldr	r1, [pc, #16]	; (80017cc <LL_FLASH_SetLatency+0x24>)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4313      	orrs	r3, r2
 80017be:	600b      	str	r3, [r1, #0]
}
 80017c0:	bf00      	nop
 80017c2:	370c      	adds	r7, #12
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr
 80017cc:	40022000 	.word	0x40022000

080017d0 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80017d4:	4b04      	ldr	r3, [pc, #16]	; (80017e8 <LL_FLASH_GetLatency+0x18>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0307 	and.w	r3, r3, #7
}
 80017dc:	4618      	mov	r0, r3
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	40022000 	.word	0x40022000

080017ec <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2b04      	cmp	r3, #4
 80017f8:	d106      	bne.n	8001808 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80017fa:	4b09      	ldr	r3, [pc, #36]	; (8001820 <LL_SYSTICK_SetClkSource+0x34>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a08      	ldr	r2, [pc, #32]	; (8001820 <LL_SYSTICK_SetClkSource+0x34>)
 8001800:	f043 0304 	orr.w	r3, r3, #4
 8001804:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 8001806:	e005      	b.n	8001814 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001808:	4b05      	ldr	r3, [pc, #20]	; (8001820 <LL_SYSTICK_SetClkSource+0x34>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a04      	ldr	r2, [pc, #16]	; (8001820 <LL_SYSTICK_SetClkSource+0x34>)
 800180e:	f023 0304 	bic.w	r3, r3, #4
 8001812:	6013      	str	r3, [r2, #0]
}
 8001814:	bf00      	nop
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr
 8001820:	e000e010 	.word	0xe000e010

08001824 <main>:

	// type your global variables here:


int main(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001828:	2001      	movs	r0, #1
 800182a:	f7ff ffa5 	bl	8001778 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 800182e:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001832:	f7ff ff89 	bl	8001748 <LL_APB1_GRP1_EnableClock>
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001836:	2003      	movs	r0, #3
 8001838:	f7ff fecc 	bl	80015d4 <NVIC_SetPriorityGrouping>

  /* Configure the system clock */
  SystemClock_Config();
 800183c:	f000 f852 	bl	80018e4 <SystemClock_Config>
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001840:	f7ff fe9c 	bl	800157c <MX_GPIO_Init>
  MX_DMA_Init();
 8001844:	f7ff fe5e 	bl	8001504 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001848:	f000 fec6 	bl	80025d8 <MX_USART2_UART_Init>

  /* Space for your local variables, callback registration ...*/
  	  //type your code here:
  USART2_RegisterCallback(proccesDmaData);
 800184c:	481c      	ldr	r0, [pc, #112]	; (80018c0 <main+0x9c>)
 800184e:	f000 feb1 	bl	80025b4 <USART2_RegisterCallback>
  *((volatile uint32_t *) (uint32_t)(0x40021000 + 0x00000014U)) |= (uint32_t)(1 << 18);
 8001852:	4b1c      	ldr	r3, [pc, #112]	; (80018c4 <main+0xa0>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a1b      	ldr	r2, [pc, #108]	; (80018c4 <main+0xa0>)
 8001858:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800185c:	6013      	str	r3, [r2, #0]

    *((volatile uint32_t *)((uint32_t)0x48000400)) &= ~(uint32_t)(0x3 << 6);
 800185e:	4b1a      	ldr	r3, [pc, #104]	; (80018c8 <main+0xa4>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a19      	ldr	r2, [pc, #100]	; (80018c8 <main+0xa4>)
 8001864:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001868:	6013      	str	r3, [r2, #0]
    *((volatile uint32_t *)((uint32_t)0x48000400)) |= (uint32_t)(1 << 6);
 800186a:	4b17      	ldr	r3, [pc, #92]	; (80018c8 <main+0xa4>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a16      	ldr	r2, [pc, #88]	; (80018c8 <main+0xa4>)
 8001870:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001874:	6013      	str	r3, [r2, #0]

    *((volatile uint32_t *)((uint32_t)(0x48000400 + 0x04U))) &= ~(1 << 3);
 8001876:	4b15      	ldr	r3, [pc, #84]	; (80018cc <main+0xa8>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a14      	ldr	r2, [pc, #80]	; (80018cc <main+0xa8>)
 800187c:	f023 0308 	bic.w	r3, r3, #8
 8001880:	6013      	str	r3, [r2, #0]

    *((volatile uint32_t *)((uint32_t)(0x48000400 + 0x08U))) &= ~(0x3 << 6);
 8001882:	4b13      	ldr	r3, [pc, #76]	; (80018d0 <main+0xac>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a12      	ldr	r2, [pc, #72]	; (80018d0 <main+0xac>)
 8001888:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800188c:	6013      	str	r3, [r2, #0]

    *((volatile uint32_t *)((uint32_t)(0x48000400 + 0x0CU))) &= ~(0x3 << 6);
 800188e:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <main+0xb0>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a10      	ldr	r2, [pc, #64]	; (80018d4 <main+0xb0>)
 8001894:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001898:	6013      	str	r3, [r2, #0]
	   * Example message (what I wish to see in terminal) - Valid string: Platn15uborZnakov, lower-case: 13, upper-case: 2
	   */

  	  	  	  //type your code here:

	  USART2_PutBuffer(tx_data, sprintf((char *)tx_data, "LED state: %d\n",led_state));
 800189a:	4b0f      	ldr	r3, [pc, #60]	; (80018d8 <main+0xb4>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	461a      	mov	r2, r3
 80018a0:	490e      	ldr	r1, [pc, #56]	; (80018dc <main+0xb8>)
 80018a2:	480f      	ldr	r0, [pc, #60]	; (80018e0 <main+0xbc>)
 80018a4:	f001 fcda 	bl	800325c <siprintf>
 80018a8:	4603      	mov	r3, r0
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	4619      	mov	r1, r3
 80018ae:	480c      	ldr	r0, [pc, #48]	; (80018e0 <main+0xbc>)
 80018b0:	f000 ff74 	bl	800279c <USART2_PutBuffer>
	  LL_mDelay(2000);
 80018b4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80018b8:	f7ff fd92 	bl	80013e0 <LL_mDelay>
  {
 80018bc:	e7ed      	b.n	800189a <main+0x76>
 80018be:	bf00      	nop
 80018c0:	08001951 	.word	0x08001951
 80018c4:	40021014 	.word	0x40021014
 80018c8:	48000400 	.word	0x48000400
 80018cc:	48000404 	.word	0x48000404
 80018d0:	48000408 	.word	0x48000408
 80018d4:	4800040c 	.word	0x4800040c
 80018d8:	200003f0 	.word	0x200003f0
 80018dc:	080057b8 	.word	0x080057b8
 80018e0:	200001f0 	.word	0x200001f0

080018e4 <SystemClock_Config>:
  /* USER CODE END 3 */
}


void SystemClock_Config(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 80018e8:	2000      	movs	r0, #0
 80018ea:	f7ff ff5d 	bl	80017a8 <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 80018ee:	f7ff ff6f 	bl	80017d0 <LL_FLASH_GetLatency>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <SystemClock_Config+0x18>
  {
  Error_Handler();  
 80018f8:	f000 f8ce 	bl	8001a98 <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 80018fc:	f7ff fe8e 	bl	800161c <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001900:	bf00      	nop
 8001902:	f7ff fe9b 	bl	800163c <LL_RCC_HSI_IsReady>
 8001906:	4603      	mov	r3, r0
 8001908:	2b01      	cmp	r3, #1
 800190a:	d1fa      	bne.n	8001902 <SystemClock_Config+0x1e>
  {
    
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 800190c:	2010      	movs	r0, #16
 800190e:	f7ff fea7 	bl	8001660 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001912:	2000      	movs	r0, #0
 8001914:	f7ff fedc 	bl	80016d0 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8001918:	2000      	movs	r0, #0
 800191a:	f7ff feed 	bl	80016f8 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 800191e:	2000      	movs	r0, #0
 8001920:	f7ff fefe 	bl	8001720 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8001924:	2000      	movs	r0, #0
 8001926:	f7ff feb1 	bl	800168c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 800192a:	bf00      	nop
 800192c:	f7ff fec2 	bl	80016b4 <LL_RCC_GetSysClkSource>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d1fa      	bne.n	800192c <SystemClock_Config+0x48>
  {
  
  }
  LL_Init1msTick(8000000);
 8001936:	4805      	ldr	r0, [pc, #20]	; (800194c <SystemClock_Config+0x68>)
 8001938:	f7ff fd44 	bl	80013c4 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 800193c:	2004      	movs	r0, #4
 800193e:	f7ff ff55 	bl	80017ec <LL_SYSTICK_SetClkSource>
  LL_SetSystemCoreClock(8000000);
 8001942:	4802      	ldr	r0, [pc, #8]	; (800194c <SystemClock_Config+0x68>)
 8001944:	f7ff fd72 	bl	800142c <LL_SetSystemCoreClock>
}
 8001948:	bf00      	nop
 800194a:	bd80      	pop	{r7, pc}
 800194c:	007a1200 	.word	0x007a1200

08001950 <proccesDmaData>:

/*
 * Implementation of function processing data received via USART.
 */
void proccesDmaData(const uint8_t* data,uint16_t len)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	460b      	mov	r3, r1
 800195a:	807b      	strh	r3, [r7, #2]
	/* Process received data */

		// type your algorithm here:
		if(!led_state){
 800195c:	4b1c      	ldr	r3, [pc, #112]	; (80019d0 <proccesDmaData+0x80>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d118      	bne.n	8001996 <proccesDmaData+0x46>
			searchForCommand(data,len);
 8001964:	887b      	ldrh	r3, [r7, #2]
 8001966:	4619      	mov	r1, r3
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f000 f83d 	bl	80019e8 <searchForCommand>
			if(strstr(tx_string, "ledON")){
 800196e:	4919      	ldr	r1, [pc, #100]	; (80019d4 <proccesDmaData+0x84>)
 8001970:	4819      	ldr	r0, [pc, #100]	; (80019d8 <proccesDmaData+0x88>)
 8001972:	f001 fca6 	bl	80032c2 <strstr>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d024      	beq.n	80019c6 <proccesDmaData+0x76>
				LED_ON;
 800197c:	4b17      	ldr	r3, [pc, #92]	; (80019dc <proccesDmaData+0x8c>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a16      	ldr	r2, [pc, #88]	; (80019dc <proccesDmaData+0x8c>)
 8001982:	f043 0308 	orr.w	r3, r3, #8
 8001986:	6013      	str	r3, [r2, #0]
				led_state=1;
 8001988:	4b11      	ldr	r3, [pc, #68]	; (80019d0 <proccesDmaData+0x80>)
 800198a:	2201      	movs	r2, #1
 800198c:	701a      	strb	r2, [r3, #0]
				strcpy(tx_string,"");
 800198e:	4b12      	ldr	r3, [pc, #72]	; (80019d8 <proccesDmaData+0x88>)
 8001990:	2200      	movs	r2, #0
 8001992:	701a      	strb	r2, [r3, #0]
			}
		}



		}
 8001994:	e017      	b.n	80019c6 <proccesDmaData+0x76>
			searchForCommand(data,len);
 8001996:	887b      	ldrh	r3, [r7, #2]
 8001998:	4619      	mov	r1, r3
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f000 f824 	bl	80019e8 <searchForCommand>
			if(strstr(tx_string, (uint8_t *)"ledOFF")){
 80019a0:	490f      	ldr	r1, [pc, #60]	; (80019e0 <proccesDmaData+0x90>)
 80019a2:	480d      	ldr	r0, [pc, #52]	; (80019d8 <proccesDmaData+0x88>)
 80019a4:	f001 fc8d 	bl	80032c2 <strstr>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d00b      	beq.n	80019c6 <proccesDmaData+0x76>
				LED_OFF;
 80019ae:	4b0d      	ldr	r3, [pc, #52]	; (80019e4 <proccesDmaData+0x94>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a0c      	ldr	r2, [pc, #48]	; (80019e4 <proccesDmaData+0x94>)
 80019b4:	f043 0308 	orr.w	r3, r3, #8
 80019b8:	6013      	str	r3, [r2, #0]
				led_state=0;
 80019ba:	4b05      	ldr	r3, [pc, #20]	; (80019d0 <proccesDmaData+0x80>)
 80019bc:	2200      	movs	r2, #0
 80019be:	701a      	strb	r2, [r3, #0]
				strcpy(tx_string,"");
 80019c0:	4b05      	ldr	r3, [pc, #20]	; (80019d8 <proccesDmaData+0x88>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	701a      	strb	r2, [r3, #0]
		}
 80019c6:	bf00      	nop
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	200003f0 	.word	0x200003f0
 80019d4:	080057c8 	.word	0x080057c8
 80019d8:	200002f0 	.word	0x200002f0
 80019dc:	48000418 	.word	0x48000418
 80019e0:	080057d0 	.word	0x080057d0
 80019e4:	48000428 	.word	0x48000428

080019e8 <searchForCommand>:
void searchForCommand(const uint8_t* data,uint16_t len){
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	460b      	mov	r3, r1
 80019f2:	807b      	strh	r3, [r7, #2]
	if(counter>=250){
 80019f4:	4b26      	ldr	r3, [pc, #152]	; (8001a90 <searchForCommand+0xa8>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2bf9      	cmp	r3, #249	; 0xf9
 80019fa:	d905      	bls.n	8001a08 <searchForCommand+0x20>
		strcpy(tx_string,"");
 80019fc:	4b25      	ldr	r3, [pc, #148]	; (8001a94 <searchForCommand+0xac>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	701a      	strb	r2, [r3, #0]
		counter=0;
 8001a02:	4b23      	ldr	r3, [pc, #140]	; (8001a90 <searchForCommand+0xa8>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	701a      	strb	r2, [r3, #0]
	}
	for(int i = 0; i< len; i++){
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	e036      	b.n	8001a7c <searchForCommand+0x94>


				if(*(data+i) >= 'a' && *(data+i) <= 'z'){
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	4413      	add	r3, r2
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	2b60      	cmp	r3, #96	; 0x60
 8001a18:	d913      	bls.n	8001a42 <searchForCommand+0x5a>
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	687a      	ldr	r2, [r7, #4]
 8001a1e:	4413      	add	r3, r2
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	2b7a      	cmp	r3, #122	; 0x7a
 8001a24:	d80d      	bhi.n	8001a42 <searchForCommand+0x5a>
						strncat(tx_string, &(*(data+i)), 1);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4818      	ldr	r0, [pc, #96]	; (8001a94 <searchForCommand+0xac>)
 8001a32:	f001 fc33 	bl	800329c <strncat>
						counter++;
 8001a36:	4b16      	ldr	r3, [pc, #88]	; (8001a90 <searchForCommand+0xa8>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	b2da      	uxtb	r2, r3
 8001a3e:	4b14      	ldr	r3, [pc, #80]	; (8001a90 <searchForCommand+0xa8>)
 8001a40:	701a      	strb	r2, [r3, #0]
					}

				if(*(data+i) >= 'A' && *(data+i) <= 'Z'){
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	4413      	add	r3, r2
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	2b40      	cmp	r3, #64	; 0x40
 8001a4c:	d913      	bls.n	8001a76 <searchForCommand+0x8e>
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	687a      	ldr	r2, [r7, #4]
 8001a52:	4413      	add	r3, r2
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	2b5a      	cmp	r3, #90	; 0x5a
 8001a58:	d80d      	bhi.n	8001a76 <searchForCommand+0x8e>
						strncat(tx_string, &(*(data+i)), 1);
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	687a      	ldr	r2, [r7, #4]
 8001a5e:	4413      	add	r3, r2
 8001a60:	2201      	movs	r2, #1
 8001a62:	4619      	mov	r1, r3
 8001a64:	480b      	ldr	r0, [pc, #44]	; (8001a94 <searchForCommand+0xac>)
 8001a66:	f001 fc19 	bl	800329c <strncat>
						counter++;
 8001a6a:	4b09      	ldr	r3, [pc, #36]	; (8001a90 <searchForCommand+0xa8>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	b2da      	uxtb	r2, r3
 8001a72:	4b07      	ldr	r3, [pc, #28]	; (8001a90 <searchForCommand+0xa8>)
 8001a74:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i< len; i++){
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	3301      	adds	r3, #1
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	887b      	ldrh	r3, [r7, #2]
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	dbc4      	blt.n	8001a0e <searchForCommand+0x26>
					}

				}
}
 8001a84:	bf00      	nop
 8001a86:	bf00      	nop
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	200003f1 	.word	0x200003f1
 8001a94:	200002f0 	.word	0x200002f0

08001a98 <Error_Handler>:

void Error_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0

}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
	...

08001aa8 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	3b01      	subs	r3, #1
 8001ab6:	4a0b      	ldr	r2, [pc, #44]	; (8001ae4 <LL_DMA_DisableChannel+0x3c>)
 8001ab8:	5cd3      	ldrb	r3, [r2, r3]
 8001aba:	461a      	mov	r2, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	4413      	add	r3, r2
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	683a      	ldr	r2, [r7, #0]
 8001ac4:	3a01      	subs	r2, #1
 8001ac6:	4907      	ldr	r1, [pc, #28]	; (8001ae4 <LL_DMA_DisableChannel+0x3c>)
 8001ac8:	5c8a      	ldrb	r2, [r1, r2]
 8001aca:	4611      	mov	r1, r2
 8001acc:	687a      	ldr	r2, [r7, #4]
 8001ace:	440a      	add	r2, r1
 8001ad0:	f023 0301 	bic.w	r3, r3, #1
 8001ad4:	6013      	str	r3, [r2, #0]
}
 8001ad6:	bf00      	nop
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	080057d8 	.word	0x080057d8

08001ae8 <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001af8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001afc:	bf0c      	ite	eq
 8001afe:	2301      	moveq	r3, #1
 8001b00:	2300      	movne	r3, #0
 8001b02:	b2db      	uxtb	r3, r3
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <LL_DMA_IsActiveFlag_TC7>:
  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b20:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001b24:	bf0c      	ite	eq
 8001b26:	2301      	moveq	r3, #1
 8001b28:	2300      	movne	r3, #0
 8001b2a:	b2db      	uxtb	r3, r3
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <LL_DMA_IsActiveFlag_HT6>:
  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b48:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b4c:	bf0c      	ite	eq
 8001b4e:	2301      	moveq	r3, #1
 8001b50:	2300      	movne	r3, #0
 8001b52:	b2db      	uxtb	r3, r3
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001b6e:	605a      	str	r2, [r3, #4]
}
 8001b70:	bf00      	nop
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <LL_DMA_ClearFlag_TC7>:
  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b8a:	605a      	str	r2, [r3, #4]
}
 8001b8c:	bf00      	nop
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr

08001b98 <LL_DMA_ClearFlag_HT6>:
  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001ba6:	605a      	str	r2, [r3, #4]
}
 8001ba8:	bf00      	nop
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE));
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	69db      	ldr	r3, [r3, #28]
 8001bc0:	f003 0310 	and.w	r3, r3, #16
 8001bc4:	2b10      	cmp	r3, #16
 8001bc6:	bf0c      	ite	eq
 8001bc8:	2301      	moveq	r3, #1
 8001bca:	2300      	movne	r3, #0
 8001bcc:	b2db      	uxtb	r3, r3
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	370c      	adds	r7, #12
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr

08001bda <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	b083      	sub	sp, #12
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC));
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	69db      	ldr	r3, [r3, #28]
 8001be6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bea:	2b40      	cmp	r3, #64	; 0x40
 8001bec:	bf0c      	ite	eq
 8001bee:	2301      	moveq	r3, #1
 8001bf0:	2300      	movne	r3, #0
 8001bf2:	b2db      	uxtb	r3, r3
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr

08001c00 <LL_USART_ClearFlag_IDLE>:
  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2210      	movs	r2, #16
 8001c0c:	621a      	str	r2, [r3, #32]
}
 8001c0e:	bf00      	nop
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c2c:	e7fe      	b.n	8001c2c <HardFault_Handler+0x4>

08001c2e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c2e:	b480      	push	{r7}
 8001c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c32:	e7fe      	b.n	8001c32 <MemManage_Handler+0x4>

08001c34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c38:	e7fe      	b.n	8001c38 <BusFault_Handler+0x4>

08001c3a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c3e:	e7fe      	b.n	8001c3e <UsageFault_Handler+0x4>

08001c40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr

08001c4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c52:	bf00      	nop
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c60:	bf00      	nop
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr

08001c6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c6a:	b480      	push	{r7}
 8001c6c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr

08001c78 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
//transfer complete
	if(LL_DMA_IsActiveFlag_TC6(DMA1) == SET)
 8001c7c:	480c      	ldr	r0, [pc, #48]	; (8001cb0 <DMA1_Channel6_IRQHandler+0x38>)
 8001c7e:	f7ff ff33 	bl	8001ae8 <LL_DMA_IsActiveFlag_TC6>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d105      	bne.n	8001c94 <DMA1_Channel6_IRQHandler+0x1c>
	{
		USART2_CheckDmaReception();
 8001c88:	f000 fda8 	bl	80027dc <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_TC6(DMA1);
 8001c8c:	4808      	ldr	r0, [pc, #32]	; (8001cb0 <DMA1_Channel6_IRQHandler+0x38>)
 8001c8e:	f7ff ff67 	bl	8001b60 <LL_DMA_ClearFlag_TC6>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
	{
		USART2_CheckDmaReception();
		LL_DMA_ClearFlag_HT6(DMA1);
	}
}
 8001c92:	e00a      	b.n	8001caa <DMA1_Channel6_IRQHandler+0x32>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
 8001c94:	4806      	ldr	r0, [pc, #24]	; (8001cb0 <DMA1_Channel6_IRQHandler+0x38>)
 8001c96:	f7ff ff4f 	bl	8001b38 <LL_DMA_IsActiveFlag_HT6>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d104      	bne.n	8001caa <DMA1_Channel6_IRQHandler+0x32>
		USART2_CheckDmaReception();
 8001ca0:	f000 fd9c 	bl	80027dc <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_HT6(DMA1);
 8001ca4:	4802      	ldr	r0, [pc, #8]	; (8001cb0 <DMA1_Channel6_IRQHandler+0x38>)
 8001ca6:	f7ff ff77 	bl	8001b98 <LL_DMA_ClearFlag_HT6>
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40020000 	.word	0x40020000

08001cb4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC7(DMA1) == SET)
 8001cb8:	480a      	ldr	r0, [pc, #40]	; (8001ce4 <DMA1_Channel7_IRQHandler+0x30>)
 8001cba:	f7ff ff29 	bl	8001b10 <LL_DMA_IsActiveFlag_TC7>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d10d      	bne.n	8001ce0 <DMA1_Channel7_IRQHandler+0x2c>
	{
		LL_DMA_ClearFlag_TC7(DMA1);
 8001cc4:	4807      	ldr	r0, [pc, #28]	; (8001ce4 <DMA1_Channel7_IRQHandler+0x30>)
 8001cc6:	f7ff ff59 	bl	8001b7c <LL_DMA_ClearFlag_TC7>

		while(LL_USART_IsActiveFlag_TC(USART2) == RESET);
 8001cca:	bf00      	nop
 8001ccc:	4806      	ldr	r0, [pc, #24]	; (8001ce8 <DMA1_Channel7_IRQHandler+0x34>)
 8001cce:	f7ff ff84 	bl	8001bda <LL_USART_IsActiveFlag_TC>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d0f9      	beq.n	8001ccc <DMA1_Channel7_IRQHandler+0x18>
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_7);
 8001cd8:	2107      	movs	r1, #7
 8001cda:	4802      	ldr	r0, [pc, #8]	; (8001ce4 <DMA1_Channel7_IRQHandler+0x30>)
 8001cdc:	f7ff fee4 	bl	8001aa8 <LL_DMA_DisableChannel>
	}
}
 8001ce0:	bf00      	nop
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	40020000 	.word	0x40020000
 8001ce8:	40004400 	.word	0x40004400

08001cec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_IDLE(USART2))
 8001cf0:	4806      	ldr	r0, [pc, #24]	; (8001d0c <USART2_IRQHandler+0x20>)
 8001cf2:	f7ff ff5f 	bl	8001bb4 <LL_USART_IsActiveFlag_IDLE>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d004      	beq.n	8001d06 <USART2_IRQHandler+0x1a>
	{
		USART2_CheckDmaReception();
 8001cfc:	f000 fd6e 	bl	80027dc <USART2_CheckDmaReception>
		LL_USART_ClearFlag_IDLE(USART2);
 8001d00:	4802      	ldr	r0, [pc, #8]	; (8001d0c <USART2_IRQHandler+0x20>)
 8001d02:	f7ff ff7d 	bl	8001c00 <LL_USART_ClearFlag_IDLE>
	}
}
 8001d06:	bf00      	nop
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	40004400 	.word	0x40004400

08001d10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
	return 1;
 8001d14:	2301      	movs	r3, #1
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr

08001d20 <_kill>:

int _kill(int pid, int sig)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d2a:	f000 fdfb 	bl	8002924 <__errno>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2216      	movs	r2, #22
 8001d32:	601a      	str	r2, [r3, #0]
	return -1;
 8001d34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3708      	adds	r7, #8
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <_exit>:

void _exit (int status)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d48:	f04f 31ff 	mov.w	r1, #4294967295
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f7ff ffe7 	bl	8001d20 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d52:	e7fe      	b.n	8001d52 <_exit+0x12>

08001d54 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b086      	sub	sp, #24
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	60f8      	str	r0, [r7, #12]
 8001d5c:	60b9      	str	r1, [r7, #8]
 8001d5e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d60:	2300      	movs	r3, #0
 8001d62:	617b      	str	r3, [r7, #20]
 8001d64:	e00a      	b.n	8001d7c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d66:	f3af 8000 	nop.w
 8001d6a:	4601      	mov	r1, r0
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	1c5a      	adds	r2, r3, #1
 8001d70:	60ba      	str	r2, [r7, #8]
 8001d72:	b2ca      	uxtb	r2, r1
 8001d74:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	617b      	str	r3, [r7, #20]
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	dbf0      	blt.n	8001d66 <_read+0x12>
	}

return len;
 8001d84:	687b      	ldr	r3, [r7, #4]
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3718      	adds	r7, #24
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b086      	sub	sp, #24
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	60f8      	str	r0, [r7, #12]
 8001d96:	60b9      	str	r1, [r7, #8]
 8001d98:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	617b      	str	r3, [r7, #20]
 8001d9e:	e009      	b.n	8001db4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	1c5a      	adds	r2, r3, #1
 8001da4:	60ba      	str	r2, [r7, #8]
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	3301      	adds	r3, #1
 8001db2:	617b      	str	r3, [r7, #20]
 8001db4:	697a      	ldr	r2, [r7, #20]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	dbf1      	blt.n	8001da0 <_write+0x12>
	}
	return len;
 8001dbc:	687b      	ldr	r3, [r7, #4]
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3718      	adds	r7, #24
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}

08001dc6 <_close>:

int _close(int file)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	b083      	sub	sp, #12
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
	return -1;
 8001dce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	370c      	adds	r7, #12
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr

08001dde <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dde:	b480      	push	{r7}
 8001de0:	b083      	sub	sp, #12
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
 8001de6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dee:	605a      	str	r2, [r3, #4]
	return 0;
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	370c      	adds	r7, #12
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr

08001dfe <_isatty>:

int _isatty(int file)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	b083      	sub	sp, #12
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
	return 1;
 8001e06:	2301      	movs	r3, #1
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
	return 0;
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3714      	adds	r7, #20
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
	...

08001e30 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001e38:	4b11      	ldr	r3, [pc, #68]	; (8001e80 <_sbrk+0x50>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d102      	bne.n	8001e46 <_sbrk+0x16>
		heap_end = &end;
 8001e40:	4b0f      	ldr	r3, [pc, #60]	; (8001e80 <_sbrk+0x50>)
 8001e42:	4a10      	ldr	r2, [pc, #64]	; (8001e84 <_sbrk+0x54>)
 8001e44:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001e46:	4b0e      	ldr	r3, [pc, #56]	; (8001e80 <_sbrk+0x50>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	; (8001e80 <_sbrk+0x50>)
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4413      	add	r3, r2
 8001e54:	466a      	mov	r2, sp
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d907      	bls.n	8001e6a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001e5a:	f000 fd63 	bl	8002924 <__errno>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	220c      	movs	r2, #12
 8001e62:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001e64:	f04f 33ff 	mov.w	r3, #4294967295
 8001e68:	e006      	b.n	8001e78 <_sbrk+0x48>
	}

	heap_end += incr;
 8001e6a:	4b05      	ldr	r3, [pc, #20]	; (8001e80 <_sbrk+0x50>)
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4413      	add	r3, r2
 8001e72:	4a03      	ldr	r2, [pc, #12]	; (8001e80 <_sbrk+0x50>)
 8001e74:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001e76:	68fb      	ldr	r3, [r7, #12]
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3710      	adds	r7, #16
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	200003f4 	.word	0x200003f4
 8001e84:	20000490 	.word	0x20000490

08001e88 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e8c:	4b1f      	ldr	r3, [pc, #124]	; (8001f0c <SystemInit+0x84>)
 8001e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e92:	4a1e      	ldr	r2, [pc, #120]	; (8001f0c <SystemInit+0x84>)
 8001e94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001e9c:	4b1c      	ldr	r3, [pc, #112]	; (8001f10 <SystemInit+0x88>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a1b      	ldr	r2, [pc, #108]	; (8001f10 <SystemInit+0x88>)
 8001ea2:	f043 0301 	orr.w	r3, r3, #1
 8001ea6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8001ea8:	4b19      	ldr	r3, [pc, #100]	; (8001f10 <SystemInit+0x88>)
 8001eaa:	685a      	ldr	r2, [r3, #4]
 8001eac:	4918      	ldr	r1, [pc, #96]	; (8001f10 <SystemInit+0x88>)
 8001eae:	4b19      	ldr	r3, [pc, #100]	; (8001f14 <SystemInit+0x8c>)
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001eb4:	4b16      	ldr	r3, [pc, #88]	; (8001f10 <SystemInit+0x88>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a15      	ldr	r2, [pc, #84]	; (8001f10 <SystemInit+0x88>)
 8001eba:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001ebe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ec2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001ec4:	4b12      	ldr	r3, [pc, #72]	; (8001f10 <SystemInit+0x88>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a11      	ldr	r2, [pc, #68]	; (8001f10 <SystemInit+0x88>)
 8001eca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ece:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001ed0:	4b0f      	ldr	r3, [pc, #60]	; (8001f10 <SystemInit+0x88>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	4a0e      	ldr	r2, [pc, #56]	; (8001f10 <SystemInit+0x88>)
 8001ed6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001eda:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8001edc:	4b0c      	ldr	r3, [pc, #48]	; (8001f10 <SystemInit+0x88>)
 8001ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ee0:	4a0b      	ldr	r2, [pc, #44]	; (8001f10 <SystemInit+0x88>)
 8001ee2:	f023 030f 	bic.w	r3, r3, #15
 8001ee6:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8001ee8:	4b09      	ldr	r3, [pc, #36]	; (8001f10 <SystemInit+0x88>)
 8001eea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001eec:	4908      	ldr	r1, [pc, #32]	; (8001f10 <SystemInit+0x88>)
 8001eee:	4b0a      	ldr	r3, [pc, #40]	; (8001f18 <SystemInit+0x90>)
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001ef4:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <SystemInit+0x88>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001efa:	4b04      	ldr	r3, [pc, #16]	; (8001f0c <SystemInit+0x84>)
 8001efc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f00:	609a      	str	r2, [r3, #8]
#endif
}
 8001f02:	bf00      	nop
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	e000ed00 	.word	0xe000ed00
 8001f10:	40021000 	.word	0x40021000
 8001f14:	f87fc00c 	.word	0xf87fc00c
 8001f18:	ff00fccc 	.word	0xff00fccc

08001f1c <NVIC_EnableIRQ>:
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	4603      	mov	r3, r0
 8001f24:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001f26:	79fb      	ldrb	r3, [r7, #7]
 8001f28:	f003 021f 	and.w	r2, r3, #31
 8001f2c:	4907      	ldr	r1, [pc, #28]	; (8001f4c <NVIC_EnableIRQ+0x30>)
 8001f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f32:	095b      	lsrs	r3, r3, #5
 8001f34:	2001      	movs	r0, #1
 8001f36:	fa00 f202 	lsl.w	r2, r0, r2
 8001f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	e000e100 	.word	0xe000e100

08001f50 <NVIC_SetPriority>:
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	4603      	mov	r3, r0
 8001f58:	6039      	str	r1, [r7, #0]
 8001f5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	da0b      	bge.n	8001f7c <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	b2da      	uxtb	r2, r3
 8001f68:	490c      	ldr	r1, [pc, #48]	; (8001f9c <NVIC_SetPriority+0x4c>)
 8001f6a:	79fb      	ldrb	r3, [r7, #7]
 8001f6c:	f003 030f 	and.w	r3, r3, #15
 8001f70:	3b04      	subs	r3, #4
 8001f72:	0112      	lsls	r2, r2, #4
 8001f74:	b2d2      	uxtb	r2, r2
 8001f76:	440b      	add	r3, r1
 8001f78:	761a      	strb	r2, [r3, #24]
}
 8001f7a:	e009      	b.n	8001f90 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	b2da      	uxtb	r2, r3
 8001f80:	4907      	ldr	r1, [pc, #28]	; (8001fa0 <NVIC_SetPriority+0x50>)
 8001f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f86:	0112      	lsls	r2, r2, #4
 8001f88:	b2d2      	uxtb	r2, r2
 8001f8a:	440b      	add	r3, r1
 8001f8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001f90:	bf00      	nop
 8001f92:	370c      	adds	r7, #12
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr
 8001f9c:	e000ed00 	.word	0xe000ed00
 8001fa0:	e000e100 	.word	0xe000e100

08001fa4 <LL_DMA_EnableChannel>:
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	3b01      	subs	r3, #1
 8001fb2:	4a0b      	ldr	r2, [pc, #44]	; (8001fe0 <LL_DMA_EnableChannel+0x3c>)
 8001fb4:	5cd3      	ldrb	r3, [r2, r3]
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	4413      	add	r3, r2
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	683a      	ldr	r2, [r7, #0]
 8001fc0:	3a01      	subs	r2, #1
 8001fc2:	4907      	ldr	r1, [pc, #28]	; (8001fe0 <LL_DMA_EnableChannel+0x3c>)
 8001fc4:	5c8a      	ldrb	r2, [r1, r2]
 8001fc6:	4611      	mov	r1, r2
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	440a      	add	r2, r1
 8001fcc:	f043 0301 	orr.w	r3, r3, #1
 8001fd0:	6013      	str	r3, [r2, #0]
}
 8001fd2:	bf00      	nop
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	080057f8 	.word	0x080057f8

08001fe4 <LL_DMA_DisableChannel>:
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	3b01      	subs	r3, #1
 8001ff2:	4a0b      	ldr	r2, [pc, #44]	; (8002020 <LL_DMA_DisableChannel+0x3c>)
 8001ff4:	5cd3      	ldrb	r3, [r2, r3]
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	683a      	ldr	r2, [r7, #0]
 8002000:	3a01      	subs	r2, #1
 8002002:	4907      	ldr	r1, [pc, #28]	; (8002020 <LL_DMA_DisableChannel+0x3c>)
 8002004:	5c8a      	ldrb	r2, [r1, r2]
 8002006:	4611      	mov	r1, r2
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	440a      	add	r2, r1
 800200c:	f023 0301 	bic.w	r3, r3, #1
 8002010:	6013      	str	r3, [r2, #0]
}
 8002012:	bf00      	nop
 8002014:	370c      	adds	r7, #12
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	080057f8 	.word	0x080057f8

08002024 <LL_DMA_SetDataTransferDirection>:
{
 8002024:	b480      	push	{r7}
 8002026:	b085      	sub	sp, #20
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	3b01      	subs	r3, #1
 8002034:	4a0d      	ldr	r2, [pc, #52]	; (800206c <LL_DMA_SetDataTransferDirection+0x48>)
 8002036:	5cd3      	ldrb	r3, [r2, r3]
 8002038:	461a      	mov	r2, r3
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	4413      	add	r3, r2
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002044:	f023 0310 	bic.w	r3, r3, #16
 8002048:	68ba      	ldr	r2, [r7, #8]
 800204a:	3a01      	subs	r2, #1
 800204c:	4907      	ldr	r1, [pc, #28]	; (800206c <LL_DMA_SetDataTransferDirection+0x48>)
 800204e:	5c8a      	ldrb	r2, [r1, r2]
 8002050:	4611      	mov	r1, r2
 8002052:	68fa      	ldr	r2, [r7, #12]
 8002054:	440a      	add	r2, r1
 8002056:	4611      	mov	r1, r2
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	4313      	orrs	r3, r2
 800205c:	600b      	str	r3, [r1, #0]
}
 800205e:	bf00      	nop
 8002060:	3714      	adds	r7, #20
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	080057f8 	.word	0x080057f8

08002070 <LL_DMA_GetDataTransferDirection>:
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	3b01      	subs	r3, #1
 800207e:	4a07      	ldr	r2, [pc, #28]	; (800209c <LL_DMA_GetDataTransferDirection+0x2c>)
 8002080:	5cd3      	ldrb	r3, [r2, r3]
 8002082:	461a      	mov	r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4413      	add	r3, r2
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	f244 0310 	movw	r3, #16400	; 0x4010
 800208e:	4013      	ands	r3, r2
}
 8002090:	4618      	mov	r0, r3
 8002092:	370c      	adds	r7, #12
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr
 800209c:	080057f8 	.word	0x080057f8

080020a0 <LL_DMA_SetMode>:
{
 80020a0:	b480      	push	{r7}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	60b9      	str	r1, [r7, #8]
 80020aa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	3b01      	subs	r3, #1
 80020b0:	4a0c      	ldr	r2, [pc, #48]	; (80020e4 <LL_DMA_SetMode+0x44>)
 80020b2:	5cd3      	ldrb	r3, [r2, r3]
 80020b4:	461a      	mov	r2, r3
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	4413      	add	r3, r2
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f023 0220 	bic.w	r2, r3, #32
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	3b01      	subs	r3, #1
 80020c4:	4907      	ldr	r1, [pc, #28]	; (80020e4 <LL_DMA_SetMode+0x44>)
 80020c6:	5ccb      	ldrb	r3, [r1, r3]
 80020c8:	4619      	mov	r1, r3
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	440b      	add	r3, r1
 80020ce:	4619      	mov	r1, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	600b      	str	r3, [r1, #0]
}
 80020d6:	bf00      	nop
 80020d8:	3714      	adds	r7, #20
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	080057f8 	.word	0x080057f8

080020e8 <LL_DMA_SetPeriphIncMode>:
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	3b01      	subs	r3, #1
 80020f8:	4a0c      	ldr	r2, [pc, #48]	; (800212c <LL_DMA_SetPeriphIncMode+0x44>)
 80020fa:	5cd3      	ldrb	r3, [r2, r3]
 80020fc:	461a      	mov	r2, r3
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	4413      	add	r3, r2
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	3b01      	subs	r3, #1
 800210c:	4907      	ldr	r1, [pc, #28]	; (800212c <LL_DMA_SetPeriphIncMode+0x44>)
 800210e:	5ccb      	ldrb	r3, [r1, r3]
 8002110:	4619      	mov	r1, r3
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	440b      	add	r3, r1
 8002116:	4619      	mov	r1, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4313      	orrs	r3, r2
 800211c:	600b      	str	r3, [r1, #0]
}
 800211e:	bf00      	nop
 8002120:	3714      	adds	r7, #20
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	080057f8 	.word	0x080057f8

08002130 <LL_DMA_SetMemoryIncMode>:
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	3b01      	subs	r3, #1
 8002140:	4a0c      	ldr	r2, [pc, #48]	; (8002174 <LL_DMA_SetMemoryIncMode+0x44>)
 8002142:	5cd3      	ldrb	r3, [r2, r3]
 8002144:	461a      	mov	r2, r3
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	4413      	add	r3, r2
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	3b01      	subs	r3, #1
 8002154:	4907      	ldr	r1, [pc, #28]	; (8002174 <LL_DMA_SetMemoryIncMode+0x44>)
 8002156:	5ccb      	ldrb	r3, [r1, r3]
 8002158:	4619      	mov	r1, r3
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	440b      	add	r3, r1
 800215e:	4619      	mov	r1, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	4313      	orrs	r3, r2
 8002164:	600b      	str	r3, [r1, #0]
}
 8002166:	bf00      	nop
 8002168:	3714      	adds	r7, #20
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	080057f8 	.word	0x080057f8

08002178 <LL_DMA_SetPeriphSize>:
{
 8002178:	b480      	push	{r7}
 800217a:	b085      	sub	sp, #20
 800217c:	af00      	add	r7, sp, #0
 800217e:	60f8      	str	r0, [r7, #12]
 8002180:	60b9      	str	r1, [r7, #8]
 8002182:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	3b01      	subs	r3, #1
 8002188:	4a0c      	ldr	r2, [pc, #48]	; (80021bc <LL_DMA_SetPeriphSize+0x44>)
 800218a:	5cd3      	ldrb	r3, [r2, r3]
 800218c:	461a      	mov	r2, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	4413      	add	r3, r2
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	3b01      	subs	r3, #1
 800219c:	4907      	ldr	r1, [pc, #28]	; (80021bc <LL_DMA_SetPeriphSize+0x44>)
 800219e:	5ccb      	ldrb	r3, [r1, r3]
 80021a0:	4619      	mov	r1, r3
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	440b      	add	r3, r1
 80021a6:	4619      	mov	r1, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	600b      	str	r3, [r1, #0]
}
 80021ae:	bf00      	nop
 80021b0:	3714      	adds	r7, #20
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	080057f8 	.word	0x080057f8

080021c0 <LL_DMA_SetMemorySize>:
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	60b9      	str	r1, [r7, #8]
 80021ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	3b01      	subs	r3, #1
 80021d0:	4a0c      	ldr	r2, [pc, #48]	; (8002204 <LL_DMA_SetMemorySize+0x44>)
 80021d2:	5cd3      	ldrb	r3, [r2, r3]
 80021d4:	461a      	mov	r2, r3
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	4413      	add	r3, r2
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	3b01      	subs	r3, #1
 80021e4:	4907      	ldr	r1, [pc, #28]	; (8002204 <LL_DMA_SetMemorySize+0x44>)
 80021e6:	5ccb      	ldrb	r3, [r1, r3]
 80021e8:	4619      	mov	r1, r3
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	440b      	add	r3, r1
 80021ee:	4619      	mov	r1, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	600b      	str	r3, [r1, #0]
}
 80021f6:	bf00      	nop
 80021f8:	3714      	adds	r7, #20
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	080057f8 	.word	0x080057f8

08002208 <LL_DMA_SetChannelPriorityLevel>:
{
 8002208:	b480      	push	{r7}
 800220a:	b085      	sub	sp, #20
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	3b01      	subs	r3, #1
 8002218:	4a0c      	ldr	r2, [pc, #48]	; (800224c <LL_DMA_SetChannelPriorityLevel+0x44>)
 800221a:	5cd3      	ldrb	r3, [r2, r3]
 800221c:	461a      	mov	r2, r3
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	4413      	add	r3, r2
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	3b01      	subs	r3, #1
 800222c:	4907      	ldr	r1, [pc, #28]	; (800224c <LL_DMA_SetChannelPriorityLevel+0x44>)
 800222e:	5ccb      	ldrb	r3, [r1, r3]
 8002230:	4619      	mov	r1, r3
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	440b      	add	r3, r1
 8002236:	4619      	mov	r1, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	4313      	orrs	r3, r2
 800223c:	600b      	str	r3, [r1, #0]
}
 800223e:	bf00      	nop
 8002240:	3714      	adds	r7, #20
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	080057f8 	.word	0x080057f8

08002250 <LL_DMA_SetDataLength>:
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	60f8      	str	r0, [r7, #12]
 8002258:	60b9      	str	r1, [r7, #8]
 800225a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	3b01      	subs	r3, #1
 8002260:	4a0c      	ldr	r2, [pc, #48]	; (8002294 <LL_DMA_SetDataLength+0x44>)
 8002262:	5cd3      	ldrb	r3, [r2, r3]
 8002264:	461a      	mov	r2, r3
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	4413      	add	r3, r2
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	0c1b      	lsrs	r3, r3, #16
 800226e:	041b      	lsls	r3, r3, #16
 8002270:	68ba      	ldr	r2, [r7, #8]
 8002272:	3a01      	subs	r2, #1
 8002274:	4907      	ldr	r1, [pc, #28]	; (8002294 <LL_DMA_SetDataLength+0x44>)
 8002276:	5c8a      	ldrb	r2, [r1, r2]
 8002278:	4611      	mov	r1, r2
 800227a:	68fa      	ldr	r2, [r7, #12]
 800227c:	440a      	add	r2, r1
 800227e:	4611      	mov	r1, r2
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	4313      	orrs	r3, r2
 8002284:	604b      	str	r3, [r1, #4]
}
 8002286:	bf00      	nop
 8002288:	3714      	adds	r7, #20
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	080057f8 	.word	0x080057f8

08002298 <LL_DMA_GetDataLength>:
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	3b01      	subs	r3, #1
 80022a6:	4a06      	ldr	r2, [pc, #24]	; (80022c0 <LL_DMA_GetDataLength+0x28>)
 80022a8:	5cd3      	ldrb	r3, [r2, r3]
 80022aa:	461a      	mov	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	4413      	add	r3, r2
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	b29b      	uxth	r3, r3
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	370c      	adds	r7, #12
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr
 80022c0:	080057f8 	.word	0x080057f8

080022c4 <LL_DMA_ConfigAddresses>:
{
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	607a      	str	r2, [r7, #4]
 80022d0:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	2b10      	cmp	r3, #16
 80022d6:	d114      	bne.n	8002302 <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	3b01      	subs	r3, #1
 80022dc:	4a16      	ldr	r2, [pc, #88]	; (8002338 <LL_DMA_ConfigAddresses+0x74>)
 80022de:	5cd3      	ldrb	r3, [r2, r3]
 80022e0:	461a      	mov	r2, r3
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	4413      	add	r3, r2
 80022e6:	461a      	mov	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	3b01      	subs	r3, #1
 80022f0:	4a11      	ldr	r2, [pc, #68]	; (8002338 <LL_DMA_ConfigAddresses+0x74>)
 80022f2:	5cd3      	ldrb	r3, [r2, r3]
 80022f4:	461a      	mov	r2, r3
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	4413      	add	r3, r2
 80022fa:	461a      	mov	r2, r3
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	6093      	str	r3, [r2, #8]
}
 8002300:	e013      	b.n	800232a <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	3b01      	subs	r3, #1
 8002306:	4a0c      	ldr	r2, [pc, #48]	; (8002338 <LL_DMA_ConfigAddresses+0x74>)
 8002308:	5cd3      	ldrb	r3, [r2, r3]
 800230a:	461a      	mov	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	4413      	add	r3, r2
 8002310:	461a      	mov	r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	3b01      	subs	r3, #1
 800231a:	4a07      	ldr	r2, [pc, #28]	; (8002338 <LL_DMA_ConfigAddresses+0x74>)
 800231c:	5cd3      	ldrb	r3, [r2, r3]
 800231e:	461a      	mov	r2, r3
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4413      	add	r3, r2
 8002324:	461a      	mov	r2, r3
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	60d3      	str	r3, [r2, #12]
}
 800232a:	bf00      	nop
 800232c:	3714      	adds	r7, #20
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	080057f8 	.word	0x080057f8

0800233c <LL_DMA_SetMemoryAddress>:
{
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	60f8      	str	r0, [r7, #12]
 8002344:	60b9      	str	r1, [r7, #8]
 8002346:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	3b01      	subs	r3, #1
 800234c:	4a06      	ldr	r2, [pc, #24]	; (8002368 <LL_DMA_SetMemoryAddress+0x2c>)
 800234e:	5cd3      	ldrb	r3, [r2, r3]
 8002350:	461a      	mov	r2, r3
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	4413      	add	r3, r2
 8002356:	461a      	mov	r2, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	60d3      	str	r3, [r2, #12]
}
 800235c:	bf00      	nop
 800235e:	3714      	adds	r7, #20
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr
 8002368:	080057f8 	.word	0x080057f8

0800236c <LL_DMA_SetPeriphAddress>:
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	3b01      	subs	r3, #1
 800237c:	4a06      	ldr	r2, [pc, #24]	; (8002398 <LL_DMA_SetPeriphAddress+0x2c>)
 800237e:	5cd3      	ldrb	r3, [r2, r3]
 8002380:	461a      	mov	r2, r3
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	4413      	add	r3, r2
 8002386:	461a      	mov	r2, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6093      	str	r3, [r2, #8]
}
 800238c:	bf00      	nop
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	080057f8 	.word	0x080057f8

0800239c <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	3b01      	subs	r3, #1
 80023aa:	4a0b      	ldr	r2, [pc, #44]	; (80023d8 <LL_DMA_EnableIT_TC+0x3c>)
 80023ac:	5cd3      	ldrb	r3, [r2, r3]
 80023ae:	461a      	mov	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	4413      	add	r3, r2
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	683a      	ldr	r2, [r7, #0]
 80023b8:	3a01      	subs	r2, #1
 80023ba:	4907      	ldr	r1, [pc, #28]	; (80023d8 <LL_DMA_EnableIT_TC+0x3c>)
 80023bc:	5c8a      	ldrb	r2, [r1, r2]
 80023be:	4611      	mov	r1, r2
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	440a      	add	r2, r1
 80023c4:	f043 0302 	orr.w	r3, r3, #2
 80023c8:	6013      	str	r3, [r2, #0]
}
 80023ca:	bf00      	nop
 80023cc:	370c      	adds	r7, #12
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	080057f8 	.word	0x080057f8

080023dc <LL_DMA_EnableIT_HT>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE);
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	3b01      	subs	r3, #1
 80023ea:	4a0b      	ldr	r2, [pc, #44]	; (8002418 <LL_DMA_EnableIT_HT+0x3c>)
 80023ec:	5cd3      	ldrb	r3, [r2, r3]
 80023ee:	461a      	mov	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	4413      	add	r3, r2
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	683a      	ldr	r2, [r7, #0]
 80023f8:	3a01      	subs	r2, #1
 80023fa:	4907      	ldr	r1, [pc, #28]	; (8002418 <LL_DMA_EnableIT_HT+0x3c>)
 80023fc:	5c8a      	ldrb	r2, [r1, r2]
 80023fe:	4611      	mov	r1, r2
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	440a      	add	r2, r1
 8002404:	f043 0304 	orr.w	r3, r3, #4
 8002408:	6013      	str	r3, [r2, #0]
}
 800240a:	bf00      	nop
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	080057f8 	.word	0x080057f8

0800241c <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	3b01      	subs	r3, #1
 800242a:	4a0b      	ldr	r2, [pc, #44]	; (8002458 <LL_DMA_EnableIT_TE+0x3c>)
 800242c:	5cd3      	ldrb	r3, [r2, r3]
 800242e:	461a      	mov	r2, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	4413      	add	r3, r2
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	683a      	ldr	r2, [r7, #0]
 8002438:	3a01      	subs	r2, #1
 800243a:	4907      	ldr	r1, [pc, #28]	; (8002458 <LL_DMA_EnableIT_TE+0x3c>)
 800243c:	5c8a      	ldrb	r2, [r1, r2]
 800243e:	4611      	mov	r1, r2
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	440a      	add	r2, r1
 8002444:	f043 0308 	orr.w	r3, r3, #8
 8002448:	6013      	str	r3, [r2, #0]
}
 800244a:	bf00      	nop
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	080057f8 	.word	0x080057f8

0800245c <LL_AHB1_GRP1_EnableClock>:
{
 800245c:	b480      	push	{r7}
 800245e:	b085      	sub	sp, #20
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8002464:	4b08      	ldr	r3, [pc, #32]	; (8002488 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002466:	695a      	ldr	r2, [r3, #20]
 8002468:	4907      	ldr	r1, [pc, #28]	; (8002488 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4313      	orrs	r3, r2
 800246e:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002470:	4b05      	ldr	r3, [pc, #20]	; (8002488 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002472:	695a      	ldr	r2, [r3, #20]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4013      	ands	r3, r2
 8002478:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800247a:	68fb      	ldr	r3, [r7, #12]
}
 800247c:	bf00      	nop
 800247e:	3714      	adds	r7, #20
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr
 8002488:	40021000 	.word	0x40021000

0800248c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8002494:	4b08      	ldr	r3, [pc, #32]	; (80024b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002496:	69da      	ldr	r2, [r3, #28]
 8002498:	4907      	ldr	r1, [pc, #28]	; (80024b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4313      	orrs	r3, r2
 800249e:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80024a0:	4b05      	ldr	r3, [pc, #20]	; (80024b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80024a2:	69da      	ldr	r2, [r3, #28]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4013      	ands	r3, r2
 80024a8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80024aa:	68fb      	ldr	r3, [r7, #12]
}
 80024ac:	bf00      	nop
 80024ae:	3714      	adds	r7, #20
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr
 80024b8:	40021000 	.word	0x40021000

080024bc <LL_USART_Enable>:
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f043 0201 	orr.w	r2, r3, #1
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	601a      	str	r2, [r3, #0]
}
 80024d0:	bf00      	nop
 80024d2:	370c      	adds	r7, #12
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <LL_USART_ConfigAsyncMode>:
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	609a      	str	r2, [r3, #8]
}
 80024fc:	bf00      	nop
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f043 0210 	orr.w	r2, r3, #16
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	601a      	str	r2, [r3, #0]
}
 800251c:	bf00      	nop
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	609a      	str	r2, [r3, #8]
}
 800253c:	bf00      	nop
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	609a      	str	r2, [r3, #8]
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	609a      	str	r2, [r3, #8]
}
 800257c:	bf00      	nop
 800257e:	370c      	adds	r7, #12
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx, uint32_t Direction)
{
 8002588:	b490      	push	{r4, r7}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
  register uint32_t data_reg_addr = 0U;

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d103      	bne.n	80025a0 <LL_USART_DMA_GetRegAddr+0x18>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	3328      	adds	r3, #40	; 0x28
 800259c:	461c      	mov	r4, r3
 800259e:	e002      	b.n	80025a6 <LL_USART_DMA_GetRegAddr+0x1e>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	3324      	adds	r3, #36	; 0x24
 80025a4:	461c      	mov	r4, r3
  }

  return data_reg_addr;
 80025a6:	4623      	mov	r3, r4
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3708      	adds	r7, #8
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bc90      	pop	{r4, r7}
 80025b0:	4770      	bx	lr
	...

080025b4 <USART2_RegisterCallback>:
/* Declaration and initialization of callback function */
static void (* USART2_ProcessData)(const uint8_t* data, uint16_t len) = 0;

/* Register callback */
void USART2_RegisterCallback(void *callback)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
	if(callback != 0)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d002      	beq.n	80025c8 <USART2_RegisterCallback+0x14>
	{
		USART2_ProcessData = callback;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a03      	ldr	r2, [pc, #12]	; (80025d4 <USART2_RegisterCallback+0x20>)
 80025c6:	6013      	str	r3, [r2, #0]
	}
}
 80025c8:	bf00      	nop
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	20000478 	.word	0x20000478

080025d8 <MX_USART2_UART_Init>:
	// type global variables here


/* USART2 init function */
void MX_USART2_UART_Init(void)
{
 80025d8:	b5b0      	push	{r4, r5, r7, lr}
 80025da:	b090      	sub	sp, #64	; 0x40
 80025dc:	af02      	add	r7, sp, #8
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80025de:	f107 031c 	add.w	r3, r7, #28
 80025e2:	2200      	movs	r2, #0
 80025e4:	601a      	str	r2, [r3, #0]
 80025e6:	605a      	str	r2, [r3, #4]
 80025e8:	609a      	str	r2, [r3, #8]
 80025ea:	60da      	str	r2, [r3, #12]
 80025ec:	611a      	str	r2, [r3, #16]
 80025ee:	615a      	str	r2, [r3, #20]
 80025f0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f2:	1d3b      	adds	r3, r7, #4
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	605a      	str	r2, [r3, #4]
 80025fa:	609a      	str	r2, [r3, #8]
 80025fc:	60da      	str	r2, [r3, #12]
 80025fe:	611a      	str	r2, [r3, #16]
 8002600:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002602:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002606:	f7ff ff41 	bl	800248c <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800260a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800260e:	f7ff ff25 	bl	800245c <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration  
  PA2   ------> USART2_TX
  PA15   ------> USART2_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_15;
 8002612:	f248 0304 	movw	r3, #32772	; 0x8004
 8002616:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002618:	2302      	movs	r3, #2
 800261a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 800261c:	2303      	movs	r3, #3
 800261e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002620:	2300      	movs	r3, #0
 8002622:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002624:	2300      	movs	r3, #0
 8002626:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002628:	2307      	movs	r3, #7
 800262a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800262c:	1d3b      	adds	r3, r7, #4
 800262e:	4619      	mov	r1, r3
 8002630:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002634:	f7fe fbb3 	bl	8000d9e <LL_GPIO_Init>
   * You can use configuration from example program and modify it.
   * For more information about DMA registers, refer to reference manual.
   */
  
  /* USART2_RX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8002638:	2200      	movs	r2, #0
 800263a:	2106      	movs	r1, #6
 800263c:	4854      	ldr	r0, [pc, #336]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 800263e:	f7ff fcf1 	bl	8002024 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_MEDIUM);
 8002642:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002646:	2106      	movs	r1, #6
 8002648:	4851      	ldr	r0, [pc, #324]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 800264a:	f7ff fddd 	bl	8002208 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 800264e:	2200      	movs	r2, #0
 8002650:	2106      	movs	r1, #6
 8002652:	484f      	ldr	r0, [pc, #316]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 8002654:	f7ff fd24 	bl	80020a0 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 8002658:	2200      	movs	r2, #0
 800265a:	2106      	movs	r1, #6
 800265c:	484c      	ldr	r0, [pc, #304]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 800265e:	f7ff fd43 	bl	80020e8 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8002662:	2280      	movs	r2, #128	; 0x80
 8002664:	2106      	movs	r1, #6
 8002666:	484a      	ldr	r0, [pc, #296]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 8002668:	f7ff fd62 	bl	8002130 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 800266c:	2200      	movs	r2, #0
 800266e:	2106      	movs	r1, #6
 8002670:	4847      	ldr	r0, [pc, #284]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 8002672:	f7ff fd81 	bl	8002178 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8002676:	2200      	movs	r2, #0
 8002678:	2106      	movs	r1, #6
 800267a:	4845      	ldr	r0, [pc, #276]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 800267c:	f7ff fda0 	bl	80021c0 <LL_DMA_SetMemorySize>

  	  // type DMA USART Rx configuration here
  LL_DMA_ConfigAddresses(	DMA1, LL_DMA_CHANNEL_6,
 8002680:	2101      	movs	r1, #1
 8002682:	4844      	ldr	r0, [pc, #272]	; (8002794 <MX_USART2_UART_Init+0x1bc>)
 8002684:	f7ff ff80 	bl	8002588 <LL_USART_DMA_GetRegAddr>
 8002688:	4604      	mov	r4, r0
 800268a:	4d43      	ldr	r5, [pc, #268]	; (8002798 <MX_USART2_UART_Init+0x1c0>)
 800268c:	2106      	movs	r1, #6
 800268e:	4840      	ldr	r0, [pc, #256]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 8002690:	f7ff fcee 	bl	8002070 <LL_DMA_GetDataTransferDirection>
 8002694:	4603      	mov	r3, r0
 8002696:	9300      	str	r3, [sp, #0]
 8002698:	462b      	mov	r3, r5
 800269a:	4622      	mov	r2, r4
 800269c:	2106      	movs	r1, #6
 800269e:	483c      	ldr	r0, [pc, #240]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 80026a0:	f7ff fe10 	bl	80022c4 <LL_DMA_ConfigAddresses>
    						 	LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
    							(uint32_t)bufferUSART2dma,
    							LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 80026a4:	2280      	movs	r2, #128	; 0x80
 80026a6:	2106      	movs	r1, #6
 80026a8:	4839      	ldr	r0, [pc, #228]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 80026aa:	f7ff fdd1 	bl	8002250 <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 80026ae:	2106      	movs	r1, #6
 80026b0:	4837      	ldr	r0, [pc, #220]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 80026b2:	f7ff fc77 	bl	8001fa4 <LL_DMA_EnableChannel>
  LL_USART_EnableDMAReq_RX(USART2);
 80026b6:	4837      	ldr	r0, [pc, #220]	; (8002794 <MX_USART2_UART_Init+0x1bc>)
 80026b8:	f7ff ff46 	bl	8002548 <LL_USART_EnableDMAReq_RX>

  LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 80026bc:	2106      	movs	r1, #6
 80026be:	4834      	ldr	r0, [pc, #208]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 80026c0:	f7ff fe6c 	bl	800239c <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_HT(DMA1, LL_DMA_CHANNEL_6);
 80026c4:	2106      	movs	r1, #6
 80026c6:	4832      	ldr	r0, [pc, #200]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 80026c8:	f7ff fe88 	bl	80023dc <LL_DMA_EnableIT_HT>
  /* USART2_TX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80026cc:	2210      	movs	r2, #16
 80026ce:	2107      	movs	r1, #7
 80026d0:	482f      	ldr	r0, [pc, #188]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 80026d2:	f7ff fca7 	bl	8002024 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PRIORITY_MEDIUM);
 80026d6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80026da:	2107      	movs	r1, #7
 80026dc:	482c      	ldr	r0, [pc, #176]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 80026de:	f7ff fd93 	bl	8002208 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 80026e2:	2200      	movs	r2, #0
 80026e4:	2107      	movs	r1, #7
 80026e6:	482a      	ldr	r0, [pc, #168]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 80026e8:	f7ff fcda 	bl	80020a0 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 80026ec:	2200      	movs	r2, #0
 80026ee:	2107      	movs	r1, #7
 80026f0:	4827      	ldr	r0, [pc, #156]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 80026f2:	f7ff fcf9 	bl	80020e8 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 80026f6:	2280      	movs	r2, #128	; 0x80
 80026f8:	2107      	movs	r1, #7
 80026fa:	4825      	ldr	r0, [pc, #148]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 80026fc:	f7ff fd18 	bl	8002130 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 8002700:	2200      	movs	r2, #0
 8002702:	2107      	movs	r1, #7
 8002704:	4822      	ldr	r0, [pc, #136]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 8002706:	f7ff fd37 	bl	8002178 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 800270a:	2200      	movs	r2, #0
 800270c:	2107      	movs	r1, #7
 800270e:	4820      	ldr	r0, [pc, #128]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 8002710:	f7ff fd56 	bl	80021c0 <LL_DMA_SetMemorySize>

	  // type DMA USART Tx configuration here
  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_CHANNEL_7, LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
 8002714:	2100      	movs	r1, #0
 8002716:	481f      	ldr	r0, [pc, #124]	; (8002794 <MX_USART2_UART_Init+0x1bc>)
 8002718:	f7ff ff36 	bl	8002588 <LL_USART_DMA_GetRegAddr>
 800271c:	4603      	mov	r3, r0
 800271e:	461a      	mov	r2, r3
 8002720:	2107      	movs	r1, #7
 8002722:	481b      	ldr	r0, [pc, #108]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 8002724:	f7ff fe22 	bl	800236c <LL_DMA_SetPeriphAddress>
  LL_USART_EnableDMAReq_TX(USART2);
 8002728:	481a      	ldr	r0, [pc, #104]	; (8002794 <MX_USART2_UART_Init+0x1bc>)
 800272a:	f7ff ff1d 	bl	8002568 <LL_USART_EnableDMAReq_TX>

  LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_7);
 800272e:	2107      	movs	r1, #7
 8002730:	4817      	ldr	r0, [pc, #92]	; (8002790 <MX_USART2_UART_Init+0x1b8>)
 8002732:	f7ff fe73 	bl	800241c <LL_DMA_EnableIT_TE>


  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8002736:	2100      	movs	r1, #0
 8002738:	2026      	movs	r0, #38	; 0x26
 800273a:	f7ff fc09 	bl	8001f50 <NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 800273e:	2026      	movs	r0, #38	; 0x26
 8002740:	f7ff fbec 	bl	8001f1c <NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8002744:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002748:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800274a:	2300      	movs	r3, #0
 800274c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800274e:	2300      	movs	r3, #0
 8002750:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002752:	2300      	movs	r3, #0
 8002754:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002756:	230c      	movs	r3, #12
 8002758:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800275a:	2300      	movs	r3, #0
 800275c:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800275e:	2300      	movs	r3, #0
 8002760:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8002762:	f107 031c 	add.w	r3, r7, #28
 8002766:	4619      	mov	r1, r3
 8002768:	480a      	ldr	r0, [pc, #40]	; (8002794 <MX_USART2_UART_Init+0x1bc>)
 800276a:	f7fe fda5 	bl	80012b8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 800276e:	4809      	ldr	r0, [pc, #36]	; (8002794 <MX_USART2_UART_Init+0x1bc>)
 8002770:	f7ff feb4 	bl	80024dc <LL_USART_ConfigAsyncMode>
  LL_USART_DisableIT_CTS(USART2);
 8002774:	4807      	ldr	r0, [pc, #28]	; (8002794 <MX_USART2_UART_Init+0x1bc>)
 8002776:	f7ff fed7 	bl	8002528 <LL_USART_DisableIT_CTS>

  /* Enable USART2 peripheral and interrupts*/

  	  //type your code here:
  LL_USART_EnableIT_IDLE(USART2);
 800277a:	4806      	ldr	r0, [pc, #24]	; (8002794 <MX_USART2_UART_Init+0x1bc>)
 800277c:	f7ff fec4 	bl	8002508 <LL_USART_EnableIT_IDLE>
  LL_USART_Enable(USART2);
 8002780:	4804      	ldr	r0, [pc, #16]	; (8002794 <MX_USART2_UART_Init+0x1bc>)
 8002782:	f7ff fe9b 	bl	80024bc <LL_USART_Enable>
}
 8002786:	bf00      	nop
 8002788:	3738      	adds	r7, #56	; 0x38
 800278a:	46bd      	mov	sp, r7
 800278c:	bdb0      	pop	{r4, r5, r7, pc}
 800278e:	bf00      	nop
 8002790:	40020000 	.word	0x40020000
 8002794:	40004400 	.word	0x40004400
 8002798:	200003f8 	.word	0x200003f8

0800279c <USART2_PutBuffer>:


// Send data stored in buffer with DMA
void USART2_PutBuffer(uint8_t *buffer, uint8_t length)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	460b      	mov	r3, r1
 80027a6:	70fb      	strb	r3, [r7, #3]
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_7, (uint32_t)buffer);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	461a      	mov	r2, r3
 80027ac:	2107      	movs	r1, #7
 80027ae:	480a      	ldr	r0, [pc, #40]	; (80027d8 <USART2_PutBuffer+0x3c>)
 80027b0:	f7ff fdc4 	bl	800233c <LL_DMA_SetMemoryAddress>

	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_7, length);
 80027b4:	78fb      	ldrb	r3, [r7, #3]
 80027b6:	461a      	mov	r2, r3
 80027b8:	2107      	movs	r1, #7
 80027ba:	4807      	ldr	r0, [pc, #28]	; (80027d8 <USART2_PutBuffer+0x3c>)
 80027bc:	f7ff fd48 	bl	8002250 <LL_DMA_SetDataLength>

	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_7);
 80027c0:	2107      	movs	r1, #7
 80027c2:	4805      	ldr	r0, [pc, #20]	; (80027d8 <USART2_PutBuffer+0x3c>)
 80027c4:	f7ff fdea 	bl	800239c <LL_DMA_EnableIT_TC>

	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_7);
 80027c8:	2107      	movs	r1, #7
 80027ca:	4803      	ldr	r0, [pc, #12]	; (80027d8 <USART2_PutBuffer+0x3c>)
 80027cc:	f7ff fbea 	bl	8001fa4 <LL_DMA_EnableChannel>
}
 80027d0:	bf00      	nop
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	40020000 	.word	0x40020000

080027dc <USART2_CheckDmaReception>:
 *	Forwards data to callback function.
 *	Keeps track of pointer pointing to Rx memory buffer and resets the pointer if overflow is possible in next Rx.
 *	Refer to reference manual - "normal memory mode" and "increment memory mode".
 */
void USART2_CheckDmaReception(void)
{
 80027dc:	b5b0      	push	{r4, r5, r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af02      	add	r7, sp, #8
	//type your implementation here
	if(USART2_ProcessData == 0) return;
 80027e2:	4b36      	ldr	r3, [pc, #216]	; (80028bc <USART2_CheckDmaReception+0xe0>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d063      	beq.n	80028b2 <USART2_CheckDmaReception+0xd6>

	static uint16_t old_pos = 0;
	uint8_t lenOfRxBuf = LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 80027ea:	2106      	movs	r1, #6
 80027ec:	4834      	ldr	r0, [pc, #208]	; (80028c0 <USART2_CheckDmaReception+0xe4>)
 80027ee:	f7ff fd53 	bl	8002298 <LL_DMA_GetDataLength>
 80027f2:	4603      	mov	r3, r0
 80027f4:	71fb      	strb	r3, [r7, #7]
	uint16_t pos = DMA_USART2_BUFFER_SIZE - lenOfRxBuf;
 80027f6:	79fb      	ldrb	r3, [r7, #7]
 80027f8:	b29b      	uxth	r3, r3
 80027fa:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80027fe:	80bb      	strh	r3, [r7, #4]

	if (pos != old_pos)
 8002800:	4b30      	ldr	r3, [pc, #192]	; (80028c4 <USART2_CheckDmaReception+0xe8>)
 8002802:	881b      	ldrh	r3, [r3, #0]
 8002804:	88ba      	ldrh	r2, [r7, #4]
 8002806:	429a      	cmp	r2, r3
 8002808:	d02a      	beq.n	8002860 <USART2_CheckDmaReception+0x84>
	{

		if (pos > old_pos)
 800280a:	4b2e      	ldr	r3, [pc, #184]	; (80028c4 <USART2_CheckDmaReception+0xe8>)
 800280c:	881b      	ldrh	r3, [r3, #0]
 800280e:	88ba      	ldrh	r2, [r7, #4]
 8002810:	429a      	cmp	r2, r3
 8002812:	d90e      	bls.n	8002832 <USART2_CheckDmaReception+0x56>
		{
			USART2_ProcessData(&bufferUSART2dma[old_pos], pos - old_pos);
 8002814:	4b29      	ldr	r3, [pc, #164]	; (80028bc <USART2_CheckDmaReception+0xe0>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a2a      	ldr	r2, [pc, #168]	; (80028c4 <USART2_CheckDmaReception+0xe8>)
 800281a:	8812      	ldrh	r2, [r2, #0]
 800281c:	4611      	mov	r1, r2
 800281e:	4a2a      	ldr	r2, [pc, #168]	; (80028c8 <USART2_CheckDmaReception+0xec>)
 8002820:	1888      	adds	r0, r1, r2
 8002822:	4a28      	ldr	r2, [pc, #160]	; (80028c4 <USART2_CheckDmaReception+0xe8>)
 8002824:	8812      	ldrh	r2, [r2, #0]
 8002826:	88b9      	ldrh	r1, [r7, #4]
 8002828:	1a8a      	subs	r2, r1, r2
 800282a:	b292      	uxth	r2, r2
 800282c:	4611      	mov	r1, r2
 800282e:	4798      	blx	r3
 8002830:	e016      	b.n	8002860 <USART2_CheckDmaReception+0x84>
		}
		else
		{
			USART2_ProcessData(&bufferUSART2dma[old_pos], DMA_USART2_BUFFER_SIZE - old_pos);
 8002832:	4b22      	ldr	r3, [pc, #136]	; (80028bc <USART2_CheckDmaReception+0xe0>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a23      	ldr	r2, [pc, #140]	; (80028c4 <USART2_CheckDmaReception+0xe8>)
 8002838:	8812      	ldrh	r2, [r2, #0]
 800283a:	4611      	mov	r1, r2
 800283c:	4a22      	ldr	r2, [pc, #136]	; (80028c8 <USART2_CheckDmaReception+0xec>)
 800283e:	1888      	adds	r0, r1, r2
 8002840:	4a20      	ldr	r2, [pc, #128]	; (80028c4 <USART2_CheckDmaReception+0xe8>)
 8002842:	8812      	ldrh	r2, [r2, #0]
 8002844:	f1c2 0280 	rsb	r2, r2, #128	; 0x80
 8002848:	b292      	uxth	r2, r2
 800284a:	4611      	mov	r1, r2
 800284c:	4798      	blx	r3

			if (pos > 0)
 800284e:	88bb      	ldrh	r3, [r7, #4]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d005      	beq.n	8002860 <USART2_CheckDmaReception+0x84>
			{
				USART2_ProcessData(&bufferUSART2dma[0], pos);
 8002854:	4b19      	ldr	r3, [pc, #100]	; (80028bc <USART2_CheckDmaReception+0xe0>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	88ba      	ldrh	r2, [r7, #4]
 800285a:	4611      	mov	r1, r2
 800285c:	481a      	ldr	r0, [pc, #104]	; (80028c8 <USART2_CheckDmaReception+0xec>)
 800285e:	4798      	blx	r3
			}
		}

	}

	old_pos = pos;
 8002860:	4a18      	ldr	r2, [pc, #96]	; (80028c4 <USART2_CheckDmaReception+0xe8>)
 8002862:	88bb      	ldrh	r3, [r7, #4]
 8002864:	8013      	strh	r3, [r2, #0]

	if ((pos+21) >= DMA_USART2_BUFFER_SIZE){
 8002866:	88bb      	ldrh	r3, [r7, #4]
 8002868:	2b6a      	cmp	r3, #106	; 0x6a
 800286a:	d923      	bls.n	80028b4 <USART2_CheckDmaReception+0xd8>
			LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
 800286c:	2106      	movs	r1, #6
 800286e:	4814      	ldr	r0, [pc, #80]	; (80028c0 <USART2_CheckDmaReception+0xe4>)
 8002870:	f7ff fbb8 	bl	8001fe4 <LL_DMA_DisableChannel>
			LL_DMA_ConfigAddresses(	DMA1, LL_DMA_CHANNEL_6,
 8002874:	2101      	movs	r1, #1
 8002876:	4815      	ldr	r0, [pc, #84]	; (80028cc <USART2_CheckDmaReception+0xf0>)
 8002878:	f7ff fe86 	bl	8002588 <LL_USART_DMA_GetRegAddr>
 800287c:	4604      	mov	r4, r0
 800287e:	4d12      	ldr	r5, [pc, #72]	; (80028c8 <USART2_CheckDmaReception+0xec>)
 8002880:	2106      	movs	r1, #6
 8002882:	480f      	ldr	r0, [pc, #60]	; (80028c0 <USART2_CheckDmaReception+0xe4>)
 8002884:	f7ff fbf4 	bl	8002070 <LL_DMA_GetDataTransferDirection>
 8002888:	4603      	mov	r3, r0
 800288a:	9300      	str	r3, [sp, #0]
 800288c:	462b      	mov	r3, r5
 800288e:	4622      	mov	r2, r4
 8002890:	2106      	movs	r1, #6
 8002892:	480b      	ldr	r0, [pc, #44]	; (80028c0 <USART2_CheckDmaReception+0xe4>)
 8002894:	f7ff fd16 	bl	80022c4 <LL_DMA_ConfigAddresses>
					 LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
					 (uint32_t)bufferUSART2dma,
					 LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));
			LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 8002898:	2280      	movs	r2, #128	; 0x80
 800289a:	2106      	movs	r1, #6
 800289c:	4808      	ldr	r0, [pc, #32]	; (80028c0 <USART2_CheckDmaReception+0xe4>)
 800289e:	f7ff fcd7 	bl	8002250 <LL_DMA_SetDataLength>
			LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 80028a2:	2106      	movs	r1, #6
 80028a4:	4806      	ldr	r0, [pc, #24]	; (80028c0 <USART2_CheckDmaReception+0xe4>)
 80028a6:	f7ff fb7d 	bl	8001fa4 <LL_DMA_EnableChannel>

		    old_pos = 0;
 80028aa:	4b06      	ldr	r3, [pc, #24]	; (80028c4 <USART2_CheckDmaReception+0xe8>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	801a      	strh	r2, [r3, #0]
 80028b0:	e000      	b.n	80028b4 <USART2_CheckDmaReception+0xd8>
	if(USART2_ProcessData == 0) return;
 80028b2:	bf00      	nop
		}


}
 80028b4:	3708      	adds	r7, #8
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bdb0      	pop	{r4, r5, r7, pc}
 80028ba:	bf00      	nop
 80028bc:	20000478 	.word	0x20000478
 80028c0:	40020000 	.word	0x40020000
 80028c4:	2000047c 	.word	0x2000047c
 80028c8:	200003f8 	.word	0x200003f8
 80028cc:	40004400 	.word	0x40004400

080028d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80028d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002908 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80028d4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80028d6:	e003      	b.n	80028e0 <LoopCopyDataInit>

080028d8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80028d8:	4b0c      	ldr	r3, [pc, #48]	; (800290c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80028da:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80028dc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80028de:	3104      	adds	r1, #4

080028e0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80028e0:	480b      	ldr	r0, [pc, #44]	; (8002910 <LoopForever+0xa>)
	ldr	r3, =_edata
 80028e2:	4b0c      	ldr	r3, [pc, #48]	; (8002914 <LoopForever+0xe>)
	adds	r2, r0, r1
 80028e4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80028e6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80028e8:	d3f6      	bcc.n	80028d8 <CopyDataInit>
	ldr	r2, =_sbss
 80028ea:	4a0b      	ldr	r2, [pc, #44]	; (8002918 <LoopForever+0x12>)
	b	LoopFillZerobss
 80028ec:	e002      	b.n	80028f4 <LoopFillZerobss>

080028ee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80028ee:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80028f0:	f842 3b04 	str.w	r3, [r2], #4

080028f4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80028f4:	4b09      	ldr	r3, [pc, #36]	; (800291c <LoopForever+0x16>)
	cmp	r2, r3
 80028f6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80028f8:	d3f9      	bcc.n	80028ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80028fa:	f7ff fac5 	bl	8001e88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028fe:	f000 f817 	bl	8002930 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002902:	f7fe ff8f 	bl	8001824 <main>

08002906 <LoopForever>:

LoopForever:
    b LoopForever
 8002906:	e7fe      	b.n	8002906 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002908:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 800290c:	08005be4 	.word	0x08005be4
	ldr	r0, =_sdata
 8002910:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002914:	200001d4 	.word	0x200001d4
	ldr	r2, =_sbss
 8002918:	200001d4 	.word	0x200001d4
	ldr	r3, = _ebss
 800291c:	20000490 	.word	0x20000490

08002920 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002920:	e7fe      	b.n	8002920 <ADC1_2_IRQHandler>
	...

08002924 <__errno>:
 8002924:	4b01      	ldr	r3, [pc, #4]	; (800292c <__errno+0x8>)
 8002926:	6818      	ldr	r0, [r3, #0]
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	20000004 	.word	0x20000004

08002930 <__libc_init_array>:
 8002930:	b570      	push	{r4, r5, r6, lr}
 8002932:	4d0d      	ldr	r5, [pc, #52]	; (8002968 <__libc_init_array+0x38>)
 8002934:	4c0d      	ldr	r4, [pc, #52]	; (800296c <__libc_init_array+0x3c>)
 8002936:	1b64      	subs	r4, r4, r5
 8002938:	10a4      	asrs	r4, r4, #2
 800293a:	2600      	movs	r6, #0
 800293c:	42a6      	cmp	r6, r4
 800293e:	d109      	bne.n	8002954 <__libc_init_array+0x24>
 8002940:	4d0b      	ldr	r5, [pc, #44]	; (8002970 <__libc_init_array+0x40>)
 8002942:	4c0c      	ldr	r4, [pc, #48]	; (8002974 <__libc_init_array+0x44>)
 8002944:	f002 ff2c 	bl	80057a0 <_init>
 8002948:	1b64      	subs	r4, r4, r5
 800294a:	10a4      	asrs	r4, r4, #2
 800294c:	2600      	movs	r6, #0
 800294e:	42a6      	cmp	r6, r4
 8002950:	d105      	bne.n	800295e <__libc_init_array+0x2e>
 8002952:	bd70      	pop	{r4, r5, r6, pc}
 8002954:	f855 3b04 	ldr.w	r3, [r5], #4
 8002958:	4798      	blx	r3
 800295a:	3601      	adds	r6, #1
 800295c:	e7ee      	b.n	800293c <__libc_init_array+0xc>
 800295e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002962:	4798      	blx	r3
 8002964:	3601      	adds	r6, #1
 8002966:	e7f2      	b.n	800294e <__libc_init_array+0x1e>
 8002968:	08005bdc 	.word	0x08005bdc
 800296c:	08005bdc 	.word	0x08005bdc
 8002970:	08005bdc 	.word	0x08005bdc
 8002974:	08005be0 	.word	0x08005be0

08002978 <memset>:
 8002978:	4402      	add	r2, r0
 800297a:	4603      	mov	r3, r0
 800297c:	4293      	cmp	r3, r2
 800297e:	d100      	bne.n	8002982 <memset+0xa>
 8002980:	4770      	bx	lr
 8002982:	f803 1b01 	strb.w	r1, [r3], #1
 8002986:	e7f9      	b.n	800297c <memset+0x4>

08002988 <__cvt>:
 8002988:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800298c:	ec55 4b10 	vmov	r4, r5, d0
 8002990:	2d00      	cmp	r5, #0
 8002992:	460e      	mov	r6, r1
 8002994:	4619      	mov	r1, r3
 8002996:	462b      	mov	r3, r5
 8002998:	bfbb      	ittet	lt
 800299a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800299e:	461d      	movlt	r5, r3
 80029a0:	2300      	movge	r3, #0
 80029a2:	232d      	movlt	r3, #45	; 0x2d
 80029a4:	700b      	strb	r3, [r1, #0]
 80029a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80029a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80029ac:	4691      	mov	r9, r2
 80029ae:	f023 0820 	bic.w	r8, r3, #32
 80029b2:	bfbc      	itt	lt
 80029b4:	4622      	movlt	r2, r4
 80029b6:	4614      	movlt	r4, r2
 80029b8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80029bc:	d005      	beq.n	80029ca <__cvt+0x42>
 80029be:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80029c2:	d100      	bne.n	80029c6 <__cvt+0x3e>
 80029c4:	3601      	adds	r6, #1
 80029c6:	2102      	movs	r1, #2
 80029c8:	e000      	b.n	80029cc <__cvt+0x44>
 80029ca:	2103      	movs	r1, #3
 80029cc:	ab03      	add	r3, sp, #12
 80029ce:	9301      	str	r3, [sp, #4]
 80029d0:	ab02      	add	r3, sp, #8
 80029d2:	9300      	str	r3, [sp, #0]
 80029d4:	ec45 4b10 	vmov	d0, r4, r5
 80029d8:	4653      	mov	r3, sl
 80029da:	4632      	mov	r2, r6
 80029dc:	f000 fd14 	bl	8003408 <_dtoa_r>
 80029e0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80029e4:	4607      	mov	r7, r0
 80029e6:	d102      	bne.n	80029ee <__cvt+0x66>
 80029e8:	f019 0f01 	tst.w	r9, #1
 80029ec:	d022      	beq.n	8002a34 <__cvt+0xac>
 80029ee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80029f2:	eb07 0906 	add.w	r9, r7, r6
 80029f6:	d110      	bne.n	8002a1a <__cvt+0x92>
 80029f8:	783b      	ldrb	r3, [r7, #0]
 80029fa:	2b30      	cmp	r3, #48	; 0x30
 80029fc:	d10a      	bne.n	8002a14 <__cvt+0x8c>
 80029fe:	2200      	movs	r2, #0
 8002a00:	2300      	movs	r3, #0
 8002a02:	4620      	mov	r0, r4
 8002a04:	4629      	mov	r1, r5
 8002a06:	f7fe f85f 	bl	8000ac8 <__aeabi_dcmpeq>
 8002a0a:	b918      	cbnz	r0, 8002a14 <__cvt+0x8c>
 8002a0c:	f1c6 0601 	rsb	r6, r6, #1
 8002a10:	f8ca 6000 	str.w	r6, [sl]
 8002a14:	f8da 3000 	ldr.w	r3, [sl]
 8002a18:	4499      	add	r9, r3
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	4620      	mov	r0, r4
 8002a20:	4629      	mov	r1, r5
 8002a22:	f7fe f851 	bl	8000ac8 <__aeabi_dcmpeq>
 8002a26:	b108      	cbz	r0, 8002a2c <__cvt+0xa4>
 8002a28:	f8cd 900c 	str.w	r9, [sp, #12]
 8002a2c:	2230      	movs	r2, #48	; 0x30
 8002a2e:	9b03      	ldr	r3, [sp, #12]
 8002a30:	454b      	cmp	r3, r9
 8002a32:	d307      	bcc.n	8002a44 <__cvt+0xbc>
 8002a34:	9b03      	ldr	r3, [sp, #12]
 8002a36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002a38:	1bdb      	subs	r3, r3, r7
 8002a3a:	4638      	mov	r0, r7
 8002a3c:	6013      	str	r3, [r2, #0]
 8002a3e:	b004      	add	sp, #16
 8002a40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a44:	1c59      	adds	r1, r3, #1
 8002a46:	9103      	str	r1, [sp, #12]
 8002a48:	701a      	strb	r2, [r3, #0]
 8002a4a:	e7f0      	b.n	8002a2e <__cvt+0xa6>

08002a4c <__exponent>:
 8002a4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2900      	cmp	r1, #0
 8002a52:	bfb8      	it	lt
 8002a54:	4249      	neglt	r1, r1
 8002a56:	f803 2b02 	strb.w	r2, [r3], #2
 8002a5a:	bfb4      	ite	lt
 8002a5c:	222d      	movlt	r2, #45	; 0x2d
 8002a5e:	222b      	movge	r2, #43	; 0x2b
 8002a60:	2909      	cmp	r1, #9
 8002a62:	7042      	strb	r2, [r0, #1]
 8002a64:	dd2a      	ble.n	8002abc <__exponent+0x70>
 8002a66:	f10d 0407 	add.w	r4, sp, #7
 8002a6a:	46a4      	mov	ip, r4
 8002a6c:	270a      	movs	r7, #10
 8002a6e:	46a6      	mov	lr, r4
 8002a70:	460a      	mov	r2, r1
 8002a72:	fb91 f6f7 	sdiv	r6, r1, r7
 8002a76:	fb07 1516 	mls	r5, r7, r6, r1
 8002a7a:	3530      	adds	r5, #48	; 0x30
 8002a7c:	2a63      	cmp	r2, #99	; 0x63
 8002a7e:	f104 34ff 	add.w	r4, r4, #4294967295
 8002a82:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8002a86:	4631      	mov	r1, r6
 8002a88:	dcf1      	bgt.n	8002a6e <__exponent+0x22>
 8002a8a:	3130      	adds	r1, #48	; 0x30
 8002a8c:	f1ae 0502 	sub.w	r5, lr, #2
 8002a90:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002a94:	1c44      	adds	r4, r0, #1
 8002a96:	4629      	mov	r1, r5
 8002a98:	4561      	cmp	r1, ip
 8002a9a:	d30a      	bcc.n	8002ab2 <__exponent+0x66>
 8002a9c:	f10d 0209 	add.w	r2, sp, #9
 8002aa0:	eba2 020e 	sub.w	r2, r2, lr
 8002aa4:	4565      	cmp	r5, ip
 8002aa6:	bf88      	it	hi
 8002aa8:	2200      	movhi	r2, #0
 8002aaa:	4413      	add	r3, r2
 8002aac:	1a18      	subs	r0, r3, r0
 8002aae:	b003      	add	sp, #12
 8002ab0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ab2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002ab6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002aba:	e7ed      	b.n	8002a98 <__exponent+0x4c>
 8002abc:	2330      	movs	r3, #48	; 0x30
 8002abe:	3130      	adds	r1, #48	; 0x30
 8002ac0:	7083      	strb	r3, [r0, #2]
 8002ac2:	70c1      	strb	r1, [r0, #3]
 8002ac4:	1d03      	adds	r3, r0, #4
 8002ac6:	e7f1      	b.n	8002aac <__exponent+0x60>

08002ac8 <_printf_float>:
 8002ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002acc:	ed2d 8b02 	vpush	{d8}
 8002ad0:	b08d      	sub	sp, #52	; 0x34
 8002ad2:	460c      	mov	r4, r1
 8002ad4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8002ad8:	4616      	mov	r6, r2
 8002ada:	461f      	mov	r7, r3
 8002adc:	4605      	mov	r5, r0
 8002ade:	f001 fa81 	bl	8003fe4 <_localeconv_r>
 8002ae2:	f8d0 a000 	ldr.w	sl, [r0]
 8002ae6:	4650      	mov	r0, sl
 8002ae8:	f7fd fb72 	bl	80001d0 <strlen>
 8002aec:	2300      	movs	r3, #0
 8002aee:	930a      	str	r3, [sp, #40]	; 0x28
 8002af0:	6823      	ldr	r3, [r4, #0]
 8002af2:	9305      	str	r3, [sp, #20]
 8002af4:	f8d8 3000 	ldr.w	r3, [r8]
 8002af8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8002afc:	3307      	adds	r3, #7
 8002afe:	f023 0307 	bic.w	r3, r3, #7
 8002b02:	f103 0208 	add.w	r2, r3, #8
 8002b06:	f8c8 2000 	str.w	r2, [r8]
 8002b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b0e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002b12:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8002b16:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002b1a:	9307      	str	r3, [sp, #28]
 8002b1c:	f8cd 8018 	str.w	r8, [sp, #24]
 8002b20:	ee08 0a10 	vmov	s16, r0
 8002b24:	4b9f      	ldr	r3, [pc, #636]	; (8002da4 <_printf_float+0x2dc>)
 8002b26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002b2a:	f04f 32ff 	mov.w	r2, #4294967295
 8002b2e:	f7fd fffd 	bl	8000b2c <__aeabi_dcmpun>
 8002b32:	bb88      	cbnz	r0, 8002b98 <_printf_float+0xd0>
 8002b34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002b38:	4b9a      	ldr	r3, [pc, #616]	; (8002da4 <_printf_float+0x2dc>)
 8002b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8002b3e:	f7fd ffd7 	bl	8000af0 <__aeabi_dcmple>
 8002b42:	bb48      	cbnz	r0, 8002b98 <_printf_float+0xd0>
 8002b44:	2200      	movs	r2, #0
 8002b46:	2300      	movs	r3, #0
 8002b48:	4640      	mov	r0, r8
 8002b4a:	4649      	mov	r1, r9
 8002b4c:	f7fd ffc6 	bl	8000adc <__aeabi_dcmplt>
 8002b50:	b110      	cbz	r0, 8002b58 <_printf_float+0x90>
 8002b52:	232d      	movs	r3, #45	; 0x2d
 8002b54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b58:	4b93      	ldr	r3, [pc, #588]	; (8002da8 <_printf_float+0x2e0>)
 8002b5a:	4894      	ldr	r0, [pc, #592]	; (8002dac <_printf_float+0x2e4>)
 8002b5c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8002b60:	bf94      	ite	ls
 8002b62:	4698      	movls	r8, r3
 8002b64:	4680      	movhi	r8, r0
 8002b66:	2303      	movs	r3, #3
 8002b68:	6123      	str	r3, [r4, #16]
 8002b6a:	9b05      	ldr	r3, [sp, #20]
 8002b6c:	f023 0204 	bic.w	r2, r3, #4
 8002b70:	6022      	str	r2, [r4, #0]
 8002b72:	f04f 0900 	mov.w	r9, #0
 8002b76:	9700      	str	r7, [sp, #0]
 8002b78:	4633      	mov	r3, r6
 8002b7a:	aa0b      	add	r2, sp, #44	; 0x2c
 8002b7c:	4621      	mov	r1, r4
 8002b7e:	4628      	mov	r0, r5
 8002b80:	f000 f9d8 	bl	8002f34 <_printf_common>
 8002b84:	3001      	adds	r0, #1
 8002b86:	f040 8090 	bne.w	8002caa <_printf_float+0x1e2>
 8002b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8002b8e:	b00d      	add	sp, #52	; 0x34
 8002b90:	ecbd 8b02 	vpop	{d8}
 8002b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b98:	4642      	mov	r2, r8
 8002b9a:	464b      	mov	r3, r9
 8002b9c:	4640      	mov	r0, r8
 8002b9e:	4649      	mov	r1, r9
 8002ba0:	f7fd ffc4 	bl	8000b2c <__aeabi_dcmpun>
 8002ba4:	b140      	cbz	r0, 8002bb8 <_printf_float+0xf0>
 8002ba6:	464b      	mov	r3, r9
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	bfbc      	itt	lt
 8002bac:	232d      	movlt	r3, #45	; 0x2d
 8002bae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002bb2:	487f      	ldr	r0, [pc, #508]	; (8002db0 <_printf_float+0x2e8>)
 8002bb4:	4b7f      	ldr	r3, [pc, #508]	; (8002db4 <_printf_float+0x2ec>)
 8002bb6:	e7d1      	b.n	8002b5c <_printf_float+0x94>
 8002bb8:	6863      	ldr	r3, [r4, #4]
 8002bba:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8002bbe:	9206      	str	r2, [sp, #24]
 8002bc0:	1c5a      	adds	r2, r3, #1
 8002bc2:	d13f      	bne.n	8002c44 <_printf_float+0x17c>
 8002bc4:	2306      	movs	r3, #6
 8002bc6:	6063      	str	r3, [r4, #4]
 8002bc8:	9b05      	ldr	r3, [sp, #20]
 8002bca:	6861      	ldr	r1, [r4, #4]
 8002bcc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	9303      	str	r3, [sp, #12]
 8002bd4:	ab0a      	add	r3, sp, #40	; 0x28
 8002bd6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8002bda:	ab09      	add	r3, sp, #36	; 0x24
 8002bdc:	ec49 8b10 	vmov	d0, r8, r9
 8002be0:	9300      	str	r3, [sp, #0]
 8002be2:	6022      	str	r2, [r4, #0]
 8002be4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8002be8:	4628      	mov	r0, r5
 8002bea:	f7ff fecd 	bl	8002988 <__cvt>
 8002bee:	9b06      	ldr	r3, [sp, #24]
 8002bf0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002bf2:	2b47      	cmp	r3, #71	; 0x47
 8002bf4:	4680      	mov	r8, r0
 8002bf6:	d108      	bne.n	8002c0a <_printf_float+0x142>
 8002bf8:	1cc8      	adds	r0, r1, #3
 8002bfa:	db02      	blt.n	8002c02 <_printf_float+0x13a>
 8002bfc:	6863      	ldr	r3, [r4, #4]
 8002bfe:	4299      	cmp	r1, r3
 8002c00:	dd41      	ble.n	8002c86 <_printf_float+0x1be>
 8002c02:	f1ab 0b02 	sub.w	fp, fp, #2
 8002c06:	fa5f fb8b 	uxtb.w	fp, fp
 8002c0a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002c0e:	d820      	bhi.n	8002c52 <_printf_float+0x18a>
 8002c10:	3901      	subs	r1, #1
 8002c12:	465a      	mov	r2, fp
 8002c14:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002c18:	9109      	str	r1, [sp, #36]	; 0x24
 8002c1a:	f7ff ff17 	bl	8002a4c <__exponent>
 8002c1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002c20:	1813      	adds	r3, r2, r0
 8002c22:	2a01      	cmp	r2, #1
 8002c24:	4681      	mov	r9, r0
 8002c26:	6123      	str	r3, [r4, #16]
 8002c28:	dc02      	bgt.n	8002c30 <_printf_float+0x168>
 8002c2a:	6822      	ldr	r2, [r4, #0]
 8002c2c:	07d2      	lsls	r2, r2, #31
 8002c2e:	d501      	bpl.n	8002c34 <_printf_float+0x16c>
 8002c30:	3301      	adds	r3, #1
 8002c32:	6123      	str	r3, [r4, #16]
 8002c34:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d09c      	beq.n	8002b76 <_printf_float+0xae>
 8002c3c:	232d      	movs	r3, #45	; 0x2d
 8002c3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c42:	e798      	b.n	8002b76 <_printf_float+0xae>
 8002c44:	9a06      	ldr	r2, [sp, #24]
 8002c46:	2a47      	cmp	r2, #71	; 0x47
 8002c48:	d1be      	bne.n	8002bc8 <_printf_float+0x100>
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d1bc      	bne.n	8002bc8 <_printf_float+0x100>
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e7b9      	b.n	8002bc6 <_printf_float+0xfe>
 8002c52:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8002c56:	d118      	bne.n	8002c8a <_printf_float+0x1c2>
 8002c58:	2900      	cmp	r1, #0
 8002c5a:	6863      	ldr	r3, [r4, #4]
 8002c5c:	dd0b      	ble.n	8002c76 <_printf_float+0x1ae>
 8002c5e:	6121      	str	r1, [r4, #16]
 8002c60:	b913      	cbnz	r3, 8002c68 <_printf_float+0x1a0>
 8002c62:	6822      	ldr	r2, [r4, #0]
 8002c64:	07d0      	lsls	r0, r2, #31
 8002c66:	d502      	bpl.n	8002c6e <_printf_float+0x1a6>
 8002c68:	3301      	adds	r3, #1
 8002c6a:	440b      	add	r3, r1
 8002c6c:	6123      	str	r3, [r4, #16]
 8002c6e:	65a1      	str	r1, [r4, #88]	; 0x58
 8002c70:	f04f 0900 	mov.w	r9, #0
 8002c74:	e7de      	b.n	8002c34 <_printf_float+0x16c>
 8002c76:	b913      	cbnz	r3, 8002c7e <_printf_float+0x1b6>
 8002c78:	6822      	ldr	r2, [r4, #0]
 8002c7a:	07d2      	lsls	r2, r2, #31
 8002c7c:	d501      	bpl.n	8002c82 <_printf_float+0x1ba>
 8002c7e:	3302      	adds	r3, #2
 8002c80:	e7f4      	b.n	8002c6c <_printf_float+0x1a4>
 8002c82:	2301      	movs	r3, #1
 8002c84:	e7f2      	b.n	8002c6c <_printf_float+0x1a4>
 8002c86:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8002c8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002c8c:	4299      	cmp	r1, r3
 8002c8e:	db05      	blt.n	8002c9c <_printf_float+0x1d4>
 8002c90:	6823      	ldr	r3, [r4, #0]
 8002c92:	6121      	str	r1, [r4, #16]
 8002c94:	07d8      	lsls	r0, r3, #31
 8002c96:	d5ea      	bpl.n	8002c6e <_printf_float+0x1a6>
 8002c98:	1c4b      	adds	r3, r1, #1
 8002c9a:	e7e7      	b.n	8002c6c <_printf_float+0x1a4>
 8002c9c:	2900      	cmp	r1, #0
 8002c9e:	bfd4      	ite	le
 8002ca0:	f1c1 0202 	rsble	r2, r1, #2
 8002ca4:	2201      	movgt	r2, #1
 8002ca6:	4413      	add	r3, r2
 8002ca8:	e7e0      	b.n	8002c6c <_printf_float+0x1a4>
 8002caa:	6823      	ldr	r3, [r4, #0]
 8002cac:	055a      	lsls	r2, r3, #21
 8002cae:	d407      	bmi.n	8002cc0 <_printf_float+0x1f8>
 8002cb0:	6923      	ldr	r3, [r4, #16]
 8002cb2:	4642      	mov	r2, r8
 8002cb4:	4631      	mov	r1, r6
 8002cb6:	4628      	mov	r0, r5
 8002cb8:	47b8      	blx	r7
 8002cba:	3001      	adds	r0, #1
 8002cbc:	d12c      	bne.n	8002d18 <_printf_float+0x250>
 8002cbe:	e764      	b.n	8002b8a <_printf_float+0xc2>
 8002cc0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002cc4:	f240 80e0 	bls.w	8002e88 <_printf_float+0x3c0>
 8002cc8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002ccc:	2200      	movs	r2, #0
 8002cce:	2300      	movs	r3, #0
 8002cd0:	f7fd fefa 	bl	8000ac8 <__aeabi_dcmpeq>
 8002cd4:	2800      	cmp	r0, #0
 8002cd6:	d034      	beq.n	8002d42 <_printf_float+0x27a>
 8002cd8:	4a37      	ldr	r2, [pc, #220]	; (8002db8 <_printf_float+0x2f0>)
 8002cda:	2301      	movs	r3, #1
 8002cdc:	4631      	mov	r1, r6
 8002cde:	4628      	mov	r0, r5
 8002ce0:	47b8      	blx	r7
 8002ce2:	3001      	adds	r0, #1
 8002ce4:	f43f af51 	beq.w	8002b8a <_printf_float+0xc2>
 8002ce8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002cec:	429a      	cmp	r2, r3
 8002cee:	db02      	blt.n	8002cf6 <_printf_float+0x22e>
 8002cf0:	6823      	ldr	r3, [r4, #0]
 8002cf2:	07d8      	lsls	r0, r3, #31
 8002cf4:	d510      	bpl.n	8002d18 <_printf_float+0x250>
 8002cf6:	ee18 3a10 	vmov	r3, s16
 8002cfa:	4652      	mov	r2, sl
 8002cfc:	4631      	mov	r1, r6
 8002cfe:	4628      	mov	r0, r5
 8002d00:	47b8      	blx	r7
 8002d02:	3001      	adds	r0, #1
 8002d04:	f43f af41 	beq.w	8002b8a <_printf_float+0xc2>
 8002d08:	f04f 0800 	mov.w	r8, #0
 8002d0c:	f104 091a 	add.w	r9, r4, #26
 8002d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002d12:	3b01      	subs	r3, #1
 8002d14:	4543      	cmp	r3, r8
 8002d16:	dc09      	bgt.n	8002d2c <_printf_float+0x264>
 8002d18:	6823      	ldr	r3, [r4, #0]
 8002d1a:	079b      	lsls	r3, r3, #30
 8002d1c:	f100 8105 	bmi.w	8002f2a <_printf_float+0x462>
 8002d20:	68e0      	ldr	r0, [r4, #12]
 8002d22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002d24:	4298      	cmp	r0, r3
 8002d26:	bfb8      	it	lt
 8002d28:	4618      	movlt	r0, r3
 8002d2a:	e730      	b.n	8002b8e <_printf_float+0xc6>
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	464a      	mov	r2, r9
 8002d30:	4631      	mov	r1, r6
 8002d32:	4628      	mov	r0, r5
 8002d34:	47b8      	blx	r7
 8002d36:	3001      	adds	r0, #1
 8002d38:	f43f af27 	beq.w	8002b8a <_printf_float+0xc2>
 8002d3c:	f108 0801 	add.w	r8, r8, #1
 8002d40:	e7e6      	b.n	8002d10 <_printf_float+0x248>
 8002d42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	dc39      	bgt.n	8002dbc <_printf_float+0x2f4>
 8002d48:	4a1b      	ldr	r2, [pc, #108]	; (8002db8 <_printf_float+0x2f0>)
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	4631      	mov	r1, r6
 8002d4e:	4628      	mov	r0, r5
 8002d50:	47b8      	blx	r7
 8002d52:	3001      	adds	r0, #1
 8002d54:	f43f af19 	beq.w	8002b8a <_printf_float+0xc2>
 8002d58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	d102      	bne.n	8002d66 <_printf_float+0x29e>
 8002d60:	6823      	ldr	r3, [r4, #0]
 8002d62:	07d9      	lsls	r1, r3, #31
 8002d64:	d5d8      	bpl.n	8002d18 <_printf_float+0x250>
 8002d66:	ee18 3a10 	vmov	r3, s16
 8002d6a:	4652      	mov	r2, sl
 8002d6c:	4631      	mov	r1, r6
 8002d6e:	4628      	mov	r0, r5
 8002d70:	47b8      	blx	r7
 8002d72:	3001      	adds	r0, #1
 8002d74:	f43f af09 	beq.w	8002b8a <_printf_float+0xc2>
 8002d78:	f04f 0900 	mov.w	r9, #0
 8002d7c:	f104 0a1a 	add.w	sl, r4, #26
 8002d80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d82:	425b      	negs	r3, r3
 8002d84:	454b      	cmp	r3, r9
 8002d86:	dc01      	bgt.n	8002d8c <_printf_float+0x2c4>
 8002d88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002d8a:	e792      	b.n	8002cb2 <_printf_float+0x1ea>
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	4652      	mov	r2, sl
 8002d90:	4631      	mov	r1, r6
 8002d92:	4628      	mov	r0, r5
 8002d94:	47b8      	blx	r7
 8002d96:	3001      	adds	r0, #1
 8002d98:	f43f aef7 	beq.w	8002b8a <_printf_float+0xc2>
 8002d9c:	f109 0901 	add.w	r9, r9, #1
 8002da0:	e7ee      	b.n	8002d80 <_printf_float+0x2b8>
 8002da2:	bf00      	nop
 8002da4:	7fefffff 	.word	0x7fefffff
 8002da8:	08005804 	.word	0x08005804
 8002dac:	08005808 	.word	0x08005808
 8002db0:	08005810 	.word	0x08005810
 8002db4:	0800580c 	.word	0x0800580c
 8002db8:	08005814 	.word	0x08005814
 8002dbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002dbe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	bfa8      	it	ge
 8002dc4:	461a      	movge	r2, r3
 8002dc6:	2a00      	cmp	r2, #0
 8002dc8:	4691      	mov	r9, r2
 8002dca:	dc37      	bgt.n	8002e3c <_printf_float+0x374>
 8002dcc:	f04f 0b00 	mov.w	fp, #0
 8002dd0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002dd4:	f104 021a 	add.w	r2, r4, #26
 8002dd8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002dda:	9305      	str	r3, [sp, #20]
 8002ddc:	eba3 0309 	sub.w	r3, r3, r9
 8002de0:	455b      	cmp	r3, fp
 8002de2:	dc33      	bgt.n	8002e4c <_printf_float+0x384>
 8002de4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002de8:	429a      	cmp	r2, r3
 8002dea:	db3b      	blt.n	8002e64 <_printf_float+0x39c>
 8002dec:	6823      	ldr	r3, [r4, #0]
 8002dee:	07da      	lsls	r2, r3, #31
 8002df0:	d438      	bmi.n	8002e64 <_printf_float+0x39c>
 8002df2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002df4:	9a05      	ldr	r2, [sp, #20]
 8002df6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002df8:	1a9a      	subs	r2, r3, r2
 8002dfa:	eba3 0901 	sub.w	r9, r3, r1
 8002dfe:	4591      	cmp	r9, r2
 8002e00:	bfa8      	it	ge
 8002e02:	4691      	movge	r9, r2
 8002e04:	f1b9 0f00 	cmp.w	r9, #0
 8002e08:	dc35      	bgt.n	8002e76 <_printf_float+0x3ae>
 8002e0a:	f04f 0800 	mov.w	r8, #0
 8002e0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002e12:	f104 0a1a 	add.w	sl, r4, #26
 8002e16:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002e1a:	1a9b      	subs	r3, r3, r2
 8002e1c:	eba3 0309 	sub.w	r3, r3, r9
 8002e20:	4543      	cmp	r3, r8
 8002e22:	f77f af79 	ble.w	8002d18 <_printf_float+0x250>
 8002e26:	2301      	movs	r3, #1
 8002e28:	4652      	mov	r2, sl
 8002e2a:	4631      	mov	r1, r6
 8002e2c:	4628      	mov	r0, r5
 8002e2e:	47b8      	blx	r7
 8002e30:	3001      	adds	r0, #1
 8002e32:	f43f aeaa 	beq.w	8002b8a <_printf_float+0xc2>
 8002e36:	f108 0801 	add.w	r8, r8, #1
 8002e3a:	e7ec      	b.n	8002e16 <_printf_float+0x34e>
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	4631      	mov	r1, r6
 8002e40:	4642      	mov	r2, r8
 8002e42:	4628      	mov	r0, r5
 8002e44:	47b8      	blx	r7
 8002e46:	3001      	adds	r0, #1
 8002e48:	d1c0      	bne.n	8002dcc <_printf_float+0x304>
 8002e4a:	e69e      	b.n	8002b8a <_printf_float+0xc2>
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	4631      	mov	r1, r6
 8002e50:	4628      	mov	r0, r5
 8002e52:	9205      	str	r2, [sp, #20]
 8002e54:	47b8      	blx	r7
 8002e56:	3001      	adds	r0, #1
 8002e58:	f43f ae97 	beq.w	8002b8a <_printf_float+0xc2>
 8002e5c:	9a05      	ldr	r2, [sp, #20]
 8002e5e:	f10b 0b01 	add.w	fp, fp, #1
 8002e62:	e7b9      	b.n	8002dd8 <_printf_float+0x310>
 8002e64:	ee18 3a10 	vmov	r3, s16
 8002e68:	4652      	mov	r2, sl
 8002e6a:	4631      	mov	r1, r6
 8002e6c:	4628      	mov	r0, r5
 8002e6e:	47b8      	blx	r7
 8002e70:	3001      	adds	r0, #1
 8002e72:	d1be      	bne.n	8002df2 <_printf_float+0x32a>
 8002e74:	e689      	b.n	8002b8a <_printf_float+0xc2>
 8002e76:	9a05      	ldr	r2, [sp, #20]
 8002e78:	464b      	mov	r3, r9
 8002e7a:	4442      	add	r2, r8
 8002e7c:	4631      	mov	r1, r6
 8002e7e:	4628      	mov	r0, r5
 8002e80:	47b8      	blx	r7
 8002e82:	3001      	adds	r0, #1
 8002e84:	d1c1      	bne.n	8002e0a <_printf_float+0x342>
 8002e86:	e680      	b.n	8002b8a <_printf_float+0xc2>
 8002e88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002e8a:	2a01      	cmp	r2, #1
 8002e8c:	dc01      	bgt.n	8002e92 <_printf_float+0x3ca>
 8002e8e:	07db      	lsls	r3, r3, #31
 8002e90:	d538      	bpl.n	8002f04 <_printf_float+0x43c>
 8002e92:	2301      	movs	r3, #1
 8002e94:	4642      	mov	r2, r8
 8002e96:	4631      	mov	r1, r6
 8002e98:	4628      	mov	r0, r5
 8002e9a:	47b8      	blx	r7
 8002e9c:	3001      	adds	r0, #1
 8002e9e:	f43f ae74 	beq.w	8002b8a <_printf_float+0xc2>
 8002ea2:	ee18 3a10 	vmov	r3, s16
 8002ea6:	4652      	mov	r2, sl
 8002ea8:	4631      	mov	r1, r6
 8002eaa:	4628      	mov	r0, r5
 8002eac:	47b8      	blx	r7
 8002eae:	3001      	adds	r0, #1
 8002eb0:	f43f ae6b 	beq.w	8002b8a <_printf_float+0xc2>
 8002eb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002eb8:	2200      	movs	r2, #0
 8002eba:	2300      	movs	r3, #0
 8002ebc:	f7fd fe04 	bl	8000ac8 <__aeabi_dcmpeq>
 8002ec0:	b9d8      	cbnz	r0, 8002efa <_printf_float+0x432>
 8002ec2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002ec4:	f108 0201 	add.w	r2, r8, #1
 8002ec8:	3b01      	subs	r3, #1
 8002eca:	4631      	mov	r1, r6
 8002ecc:	4628      	mov	r0, r5
 8002ece:	47b8      	blx	r7
 8002ed0:	3001      	adds	r0, #1
 8002ed2:	d10e      	bne.n	8002ef2 <_printf_float+0x42a>
 8002ed4:	e659      	b.n	8002b8a <_printf_float+0xc2>
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	4652      	mov	r2, sl
 8002eda:	4631      	mov	r1, r6
 8002edc:	4628      	mov	r0, r5
 8002ede:	47b8      	blx	r7
 8002ee0:	3001      	adds	r0, #1
 8002ee2:	f43f ae52 	beq.w	8002b8a <_printf_float+0xc2>
 8002ee6:	f108 0801 	add.w	r8, r8, #1
 8002eea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002eec:	3b01      	subs	r3, #1
 8002eee:	4543      	cmp	r3, r8
 8002ef0:	dcf1      	bgt.n	8002ed6 <_printf_float+0x40e>
 8002ef2:	464b      	mov	r3, r9
 8002ef4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002ef8:	e6dc      	b.n	8002cb4 <_printf_float+0x1ec>
 8002efa:	f04f 0800 	mov.w	r8, #0
 8002efe:	f104 0a1a 	add.w	sl, r4, #26
 8002f02:	e7f2      	b.n	8002eea <_printf_float+0x422>
 8002f04:	2301      	movs	r3, #1
 8002f06:	4642      	mov	r2, r8
 8002f08:	e7df      	b.n	8002eca <_printf_float+0x402>
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	464a      	mov	r2, r9
 8002f0e:	4631      	mov	r1, r6
 8002f10:	4628      	mov	r0, r5
 8002f12:	47b8      	blx	r7
 8002f14:	3001      	adds	r0, #1
 8002f16:	f43f ae38 	beq.w	8002b8a <_printf_float+0xc2>
 8002f1a:	f108 0801 	add.w	r8, r8, #1
 8002f1e:	68e3      	ldr	r3, [r4, #12]
 8002f20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002f22:	1a5b      	subs	r3, r3, r1
 8002f24:	4543      	cmp	r3, r8
 8002f26:	dcf0      	bgt.n	8002f0a <_printf_float+0x442>
 8002f28:	e6fa      	b.n	8002d20 <_printf_float+0x258>
 8002f2a:	f04f 0800 	mov.w	r8, #0
 8002f2e:	f104 0919 	add.w	r9, r4, #25
 8002f32:	e7f4      	b.n	8002f1e <_printf_float+0x456>

08002f34 <_printf_common>:
 8002f34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f38:	4616      	mov	r6, r2
 8002f3a:	4699      	mov	r9, r3
 8002f3c:	688a      	ldr	r2, [r1, #8]
 8002f3e:	690b      	ldr	r3, [r1, #16]
 8002f40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002f44:	4293      	cmp	r3, r2
 8002f46:	bfb8      	it	lt
 8002f48:	4613      	movlt	r3, r2
 8002f4a:	6033      	str	r3, [r6, #0]
 8002f4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002f50:	4607      	mov	r7, r0
 8002f52:	460c      	mov	r4, r1
 8002f54:	b10a      	cbz	r2, 8002f5a <_printf_common+0x26>
 8002f56:	3301      	adds	r3, #1
 8002f58:	6033      	str	r3, [r6, #0]
 8002f5a:	6823      	ldr	r3, [r4, #0]
 8002f5c:	0699      	lsls	r1, r3, #26
 8002f5e:	bf42      	ittt	mi
 8002f60:	6833      	ldrmi	r3, [r6, #0]
 8002f62:	3302      	addmi	r3, #2
 8002f64:	6033      	strmi	r3, [r6, #0]
 8002f66:	6825      	ldr	r5, [r4, #0]
 8002f68:	f015 0506 	ands.w	r5, r5, #6
 8002f6c:	d106      	bne.n	8002f7c <_printf_common+0x48>
 8002f6e:	f104 0a19 	add.w	sl, r4, #25
 8002f72:	68e3      	ldr	r3, [r4, #12]
 8002f74:	6832      	ldr	r2, [r6, #0]
 8002f76:	1a9b      	subs	r3, r3, r2
 8002f78:	42ab      	cmp	r3, r5
 8002f7a:	dc26      	bgt.n	8002fca <_printf_common+0x96>
 8002f7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002f80:	1e13      	subs	r3, r2, #0
 8002f82:	6822      	ldr	r2, [r4, #0]
 8002f84:	bf18      	it	ne
 8002f86:	2301      	movne	r3, #1
 8002f88:	0692      	lsls	r2, r2, #26
 8002f8a:	d42b      	bmi.n	8002fe4 <_printf_common+0xb0>
 8002f8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002f90:	4649      	mov	r1, r9
 8002f92:	4638      	mov	r0, r7
 8002f94:	47c0      	blx	r8
 8002f96:	3001      	adds	r0, #1
 8002f98:	d01e      	beq.n	8002fd8 <_printf_common+0xa4>
 8002f9a:	6823      	ldr	r3, [r4, #0]
 8002f9c:	68e5      	ldr	r5, [r4, #12]
 8002f9e:	6832      	ldr	r2, [r6, #0]
 8002fa0:	f003 0306 	and.w	r3, r3, #6
 8002fa4:	2b04      	cmp	r3, #4
 8002fa6:	bf08      	it	eq
 8002fa8:	1aad      	subeq	r5, r5, r2
 8002faa:	68a3      	ldr	r3, [r4, #8]
 8002fac:	6922      	ldr	r2, [r4, #16]
 8002fae:	bf0c      	ite	eq
 8002fb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002fb4:	2500      	movne	r5, #0
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	bfc4      	itt	gt
 8002fba:	1a9b      	subgt	r3, r3, r2
 8002fbc:	18ed      	addgt	r5, r5, r3
 8002fbe:	2600      	movs	r6, #0
 8002fc0:	341a      	adds	r4, #26
 8002fc2:	42b5      	cmp	r5, r6
 8002fc4:	d11a      	bne.n	8002ffc <_printf_common+0xc8>
 8002fc6:	2000      	movs	r0, #0
 8002fc8:	e008      	b.n	8002fdc <_printf_common+0xa8>
 8002fca:	2301      	movs	r3, #1
 8002fcc:	4652      	mov	r2, sl
 8002fce:	4649      	mov	r1, r9
 8002fd0:	4638      	mov	r0, r7
 8002fd2:	47c0      	blx	r8
 8002fd4:	3001      	adds	r0, #1
 8002fd6:	d103      	bne.n	8002fe0 <_printf_common+0xac>
 8002fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8002fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fe0:	3501      	adds	r5, #1
 8002fe2:	e7c6      	b.n	8002f72 <_printf_common+0x3e>
 8002fe4:	18e1      	adds	r1, r4, r3
 8002fe6:	1c5a      	adds	r2, r3, #1
 8002fe8:	2030      	movs	r0, #48	; 0x30
 8002fea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002fee:	4422      	add	r2, r4
 8002ff0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002ff4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002ff8:	3302      	adds	r3, #2
 8002ffa:	e7c7      	b.n	8002f8c <_printf_common+0x58>
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	4622      	mov	r2, r4
 8003000:	4649      	mov	r1, r9
 8003002:	4638      	mov	r0, r7
 8003004:	47c0      	blx	r8
 8003006:	3001      	adds	r0, #1
 8003008:	d0e6      	beq.n	8002fd8 <_printf_common+0xa4>
 800300a:	3601      	adds	r6, #1
 800300c:	e7d9      	b.n	8002fc2 <_printf_common+0x8e>
	...

08003010 <_printf_i>:
 8003010:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003014:	7e0f      	ldrb	r7, [r1, #24]
 8003016:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003018:	2f78      	cmp	r7, #120	; 0x78
 800301a:	4691      	mov	r9, r2
 800301c:	4680      	mov	r8, r0
 800301e:	460c      	mov	r4, r1
 8003020:	469a      	mov	sl, r3
 8003022:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003026:	d807      	bhi.n	8003038 <_printf_i+0x28>
 8003028:	2f62      	cmp	r7, #98	; 0x62
 800302a:	d80a      	bhi.n	8003042 <_printf_i+0x32>
 800302c:	2f00      	cmp	r7, #0
 800302e:	f000 80d8 	beq.w	80031e2 <_printf_i+0x1d2>
 8003032:	2f58      	cmp	r7, #88	; 0x58
 8003034:	f000 80a3 	beq.w	800317e <_printf_i+0x16e>
 8003038:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800303c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003040:	e03a      	b.n	80030b8 <_printf_i+0xa8>
 8003042:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003046:	2b15      	cmp	r3, #21
 8003048:	d8f6      	bhi.n	8003038 <_printf_i+0x28>
 800304a:	a101      	add	r1, pc, #4	; (adr r1, 8003050 <_printf_i+0x40>)
 800304c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003050:	080030a9 	.word	0x080030a9
 8003054:	080030bd 	.word	0x080030bd
 8003058:	08003039 	.word	0x08003039
 800305c:	08003039 	.word	0x08003039
 8003060:	08003039 	.word	0x08003039
 8003064:	08003039 	.word	0x08003039
 8003068:	080030bd 	.word	0x080030bd
 800306c:	08003039 	.word	0x08003039
 8003070:	08003039 	.word	0x08003039
 8003074:	08003039 	.word	0x08003039
 8003078:	08003039 	.word	0x08003039
 800307c:	080031c9 	.word	0x080031c9
 8003080:	080030ed 	.word	0x080030ed
 8003084:	080031ab 	.word	0x080031ab
 8003088:	08003039 	.word	0x08003039
 800308c:	08003039 	.word	0x08003039
 8003090:	080031eb 	.word	0x080031eb
 8003094:	08003039 	.word	0x08003039
 8003098:	080030ed 	.word	0x080030ed
 800309c:	08003039 	.word	0x08003039
 80030a0:	08003039 	.word	0x08003039
 80030a4:	080031b3 	.word	0x080031b3
 80030a8:	682b      	ldr	r3, [r5, #0]
 80030aa:	1d1a      	adds	r2, r3, #4
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	602a      	str	r2, [r5, #0]
 80030b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80030b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80030b8:	2301      	movs	r3, #1
 80030ba:	e0a3      	b.n	8003204 <_printf_i+0x1f4>
 80030bc:	6820      	ldr	r0, [r4, #0]
 80030be:	6829      	ldr	r1, [r5, #0]
 80030c0:	0606      	lsls	r6, r0, #24
 80030c2:	f101 0304 	add.w	r3, r1, #4
 80030c6:	d50a      	bpl.n	80030de <_printf_i+0xce>
 80030c8:	680e      	ldr	r6, [r1, #0]
 80030ca:	602b      	str	r3, [r5, #0]
 80030cc:	2e00      	cmp	r6, #0
 80030ce:	da03      	bge.n	80030d8 <_printf_i+0xc8>
 80030d0:	232d      	movs	r3, #45	; 0x2d
 80030d2:	4276      	negs	r6, r6
 80030d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80030d8:	485e      	ldr	r0, [pc, #376]	; (8003254 <_printf_i+0x244>)
 80030da:	230a      	movs	r3, #10
 80030dc:	e019      	b.n	8003112 <_printf_i+0x102>
 80030de:	680e      	ldr	r6, [r1, #0]
 80030e0:	602b      	str	r3, [r5, #0]
 80030e2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80030e6:	bf18      	it	ne
 80030e8:	b236      	sxthne	r6, r6
 80030ea:	e7ef      	b.n	80030cc <_printf_i+0xbc>
 80030ec:	682b      	ldr	r3, [r5, #0]
 80030ee:	6820      	ldr	r0, [r4, #0]
 80030f0:	1d19      	adds	r1, r3, #4
 80030f2:	6029      	str	r1, [r5, #0]
 80030f4:	0601      	lsls	r1, r0, #24
 80030f6:	d501      	bpl.n	80030fc <_printf_i+0xec>
 80030f8:	681e      	ldr	r6, [r3, #0]
 80030fa:	e002      	b.n	8003102 <_printf_i+0xf2>
 80030fc:	0646      	lsls	r6, r0, #25
 80030fe:	d5fb      	bpl.n	80030f8 <_printf_i+0xe8>
 8003100:	881e      	ldrh	r6, [r3, #0]
 8003102:	4854      	ldr	r0, [pc, #336]	; (8003254 <_printf_i+0x244>)
 8003104:	2f6f      	cmp	r7, #111	; 0x6f
 8003106:	bf0c      	ite	eq
 8003108:	2308      	moveq	r3, #8
 800310a:	230a      	movne	r3, #10
 800310c:	2100      	movs	r1, #0
 800310e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003112:	6865      	ldr	r5, [r4, #4]
 8003114:	60a5      	str	r5, [r4, #8]
 8003116:	2d00      	cmp	r5, #0
 8003118:	bfa2      	ittt	ge
 800311a:	6821      	ldrge	r1, [r4, #0]
 800311c:	f021 0104 	bicge.w	r1, r1, #4
 8003120:	6021      	strge	r1, [r4, #0]
 8003122:	b90e      	cbnz	r6, 8003128 <_printf_i+0x118>
 8003124:	2d00      	cmp	r5, #0
 8003126:	d04d      	beq.n	80031c4 <_printf_i+0x1b4>
 8003128:	4615      	mov	r5, r2
 800312a:	fbb6 f1f3 	udiv	r1, r6, r3
 800312e:	fb03 6711 	mls	r7, r3, r1, r6
 8003132:	5dc7      	ldrb	r7, [r0, r7]
 8003134:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003138:	4637      	mov	r7, r6
 800313a:	42bb      	cmp	r3, r7
 800313c:	460e      	mov	r6, r1
 800313e:	d9f4      	bls.n	800312a <_printf_i+0x11a>
 8003140:	2b08      	cmp	r3, #8
 8003142:	d10b      	bne.n	800315c <_printf_i+0x14c>
 8003144:	6823      	ldr	r3, [r4, #0]
 8003146:	07de      	lsls	r6, r3, #31
 8003148:	d508      	bpl.n	800315c <_printf_i+0x14c>
 800314a:	6923      	ldr	r3, [r4, #16]
 800314c:	6861      	ldr	r1, [r4, #4]
 800314e:	4299      	cmp	r1, r3
 8003150:	bfde      	ittt	le
 8003152:	2330      	movle	r3, #48	; 0x30
 8003154:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003158:	f105 35ff 	addle.w	r5, r5, #4294967295
 800315c:	1b52      	subs	r2, r2, r5
 800315e:	6122      	str	r2, [r4, #16]
 8003160:	f8cd a000 	str.w	sl, [sp]
 8003164:	464b      	mov	r3, r9
 8003166:	aa03      	add	r2, sp, #12
 8003168:	4621      	mov	r1, r4
 800316a:	4640      	mov	r0, r8
 800316c:	f7ff fee2 	bl	8002f34 <_printf_common>
 8003170:	3001      	adds	r0, #1
 8003172:	d14c      	bne.n	800320e <_printf_i+0x1fe>
 8003174:	f04f 30ff 	mov.w	r0, #4294967295
 8003178:	b004      	add	sp, #16
 800317a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800317e:	4835      	ldr	r0, [pc, #212]	; (8003254 <_printf_i+0x244>)
 8003180:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003184:	6829      	ldr	r1, [r5, #0]
 8003186:	6823      	ldr	r3, [r4, #0]
 8003188:	f851 6b04 	ldr.w	r6, [r1], #4
 800318c:	6029      	str	r1, [r5, #0]
 800318e:	061d      	lsls	r5, r3, #24
 8003190:	d514      	bpl.n	80031bc <_printf_i+0x1ac>
 8003192:	07df      	lsls	r7, r3, #31
 8003194:	bf44      	itt	mi
 8003196:	f043 0320 	orrmi.w	r3, r3, #32
 800319a:	6023      	strmi	r3, [r4, #0]
 800319c:	b91e      	cbnz	r6, 80031a6 <_printf_i+0x196>
 800319e:	6823      	ldr	r3, [r4, #0]
 80031a0:	f023 0320 	bic.w	r3, r3, #32
 80031a4:	6023      	str	r3, [r4, #0]
 80031a6:	2310      	movs	r3, #16
 80031a8:	e7b0      	b.n	800310c <_printf_i+0xfc>
 80031aa:	6823      	ldr	r3, [r4, #0]
 80031ac:	f043 0320 	orr.w	r3, r3, #32
 80031b0:	6023      	str	r3, [r4, #0]
 80031b2:	2378      	movs	r3, #120	; 0x78
 80031b4:	4828      	ldr	r0, [pc, #160]	; (8003258 <_printf_i+0x248>)
 80031b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80031ba:	e7e3      	b.n	8003184 <_printf_i+0x174>
 80031bc:	0659      	lsls	r1, r3, #25
 80031be:	bf48      	it	mi
 80031c0:	b2b6      	uxthmi	r6, r6
 80031c2:	e7e6      	b.n	8003192 <_printf_i+0x182>
 80031c4:	4615      	mov	r5, r2
 80031c6:	e7bb      	b.n	8003140 <_printf_i+0x130>
 80031c8:	682b      	ldr	r3, [r5, #0]
 80031ca:	6826      	ldr	r6, [r4, #0]
 80031cc:	6961      	ldr	r1, [r4, #20]
 80031ce:	1d18      	adds	r0, r3, #4
 80031d0:	6028      	str	r0, [r5, #0]
 80031d2:	0635      	lsls	r5, r6, #24
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	d501      	bpl.n	80031dc <_printf_i+0x1cc>
 80031d8:	6019      	str	r1, [r3, #0]
 80031da:	e002      	b.n	80031e2 <_printf_i+0x1d2>
 80031dc:	0670      	lsls	r0, r6, #25
 80031de:	d5fb      	bpl.n	80031d8 <_printf_i+0x1c8>
 80031e0:	8019      	strh	r1, [r3, #0]
 80031e2:	2300      	movs	r3, #0
 80031e4:	6123      	str	r3, [r4, #16]
 80031e6:	4615      	mov	r5, r2
 80031e8:	e7ba      	b.n	8003160 <_printf_i+0x150>
 80031ea:	682b      	ldr	r3, [r5, #0]
 80031ec:	1d1a      	adds	r2, r3, #4
 80031ee:	602a      	str	r2, [r5, #0]
 80031f0:	681d      	ldr	r5, [r3, #0]
 80031f2:	6862      	ldr	r2, [r4, #4]
 80031f4:	2100      	movs	r1, #0
 80031f6:	4628      	mov	r0, r5
 80031f8:	f7fc fff2 	bl	80001e0 <memchr>
 80031fc:	b108      	cbz	r0, 8003202 <_printf_i+0x1f2>
 80031fe:	1b40      	subs	r0, r0, r5
 8003200:	6060      	str	r0, [r4, #4]
 8003202:	6863      	ldr	r3, [r4, #4]
 8003204:	6123      	str	r3, [r4, #16]
 8003206:	2300      	movs	r3, #0
 8003208:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800320c:	e7a8      	b.n	8003160 <_printf_i+0x150>
 800320e:	6923      	ldr	r3, [r4, #16]
 8003210:	462a      	mov	r2, r5
 8003212:	4649      	mov	r1, r9
 8003214:	4640      	mov	r0, r8
 8003216:	47d0      	blx	sl
 8003218:	3001      	adds	r0, #1
 800321a:	d0ab      	beq.n	8003174 <_printf_i+0x164>
 800321c:	6823      	ldr	r3, [r4, #0]
 800321e:	079b      	lsls	r3, r3, #30
 8003220:	d413      	bmi.n	800324a <_printf_i+0x23a>
 8003222:	68e0      	ldr	r0, [r4, #12]
 8003224:	9b03      	ldr	r3, [sp, #12]
 8003226:	4298      	cmp	r0, r3
 8003228:	bfb8      	it	lt
 800322a:	4618      	movlt	r0, r3
 800322c:	e7a4      	b.n	8003178 <_printf_i+0x168>
 800322e:	2301      	movs	r3, #1
 8003230:	4632      	mov	r2, r6
 8003232:	4649      	mov	r1, r9
 8003234:	4640      	mov	r0, r8
 8003236:	47d0      	blx	sl
 8003238:	3001      	adds	r0, #1
 800323a:	d09b      	beq.n	8003174 <_printf_i+0x164>
 800323c:	3501      	adds	r5, #1
 800323e:	68e3      	ldr	r3, [r4, #12]
 8003240:	9903      	ldr	r1, [sp, #12]
 8003242:	1a5b      	subs	r3, r3, r1
 8003244:	42ab      	cmp	r3, r5
 8003246:	dcf2      	bgt.n	800322e <_printf_i+0x21e>
 8003248:	e7eb      	b.n	8003222 <_printf_i+0x212>
 800324a:	2500      	movs	r5, #0
 800324c:	f104 0619 	add.w	r6, r4, #25
 8003250:	e7f5      	b.n	800323e <_printf_i+0x22e>
 8003252:	bf00      	nop
 8003254:	08005816 	.word	0x08005816
 8003258:	08005827 	.word	0x08005827

0800325c <siprintf>:
 800325c:	b40e      	push	{r1, r2, r3}
 800325e:	b500      	push	{lr}
 8003260:	b09c      	sub	sp, #112	; 0x70
 8003262:	ab1d      	add	r3, sp, #116	; 0x74
 8003264:	9002      	str	r0, [sp, #8]
 8003266:	9006      	str	r0, [sp, #24]
 8003268:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800326c:	4809      	ldr	r0, [pc, #36]	; (8003294 <siprintf+0x38>)
 800326e:	9107      	str	r1, [sp, #28]
 8003270:	9104      	str	r1, [sp, #16]
 8003272:	4909      	ldr	r1, [pc, #36]	; (8003298 <siprintf+0x3c>)
 8003274:	f853 2b04 	ldr.w	r2, [r3], #4
 8003278:	9105      	str	r1, [sp, #20]
 800327a:	6800      	ldr	r0, [r0, #0]
 800327c:	9301      	str	r3, [sp, #4]
 800327e:	a902      	add	r1, sp, #8
 8003280:	f001 fba0 	bl	80049c4 <_svfiprintf_r>
 8003284:	9b02      	ldr	r3, [sp, #8]
 8003286:	2200      	movs	r2, #0
 8003288:	701a      	strb	r2, [r3, #0]
 800328a:	b01c      	add	sp, #112	; 0x70
 800328c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003290:	b003      	add	sp, #12
 8003292:	4770      	bx	lr
 8003294:	20000004 	.word	0x20000004
 8003298:	ffff0208 	.word	0xffff0208

0800329c <strncat>:
 800329c:	b530      	push	{r4, r5, lr}
 800329e:	4604      	mov	r4, r0
 80032a0:	7825      	ldrb	r5, [r4, #0]
 80032a2:	4623      	mov	r3, r4
 80032a4:	3401      	adds	r4, #1
 80032a6:	2d00      	cmp	r5, #0
 80032a8:	d1fa      	bne.n	80032a0 <strncat+0x4>
 80032aa:	3a01      	subs	r2, #1
 80032ac:	d304      	bcc.n	80032b8 <strncat+0x1c>
 80032ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80032b2:	f803 4b01 	strb.w	r4, [r3], #1
 80032b6:	b904      	cbnz	r4, 80032ba <strncat+0x1e>
 80032b8:	bd30      	pop	{r4, r5, pc}
 80032ba:	2a00      	cmp	r2, #0
 80032bc:	d1f5      	bne.n	80032aa <strncat+0xe>
 80032be:	701a      	strb	r2, [r3, #0]
 80032c0:	e7f3      	b.n	80032aa <strncat+0xe>

080032c2 <strstr>:
 80032c2:	780a      	ldrb	r2, [r1, #0]
 80032c4:	b570      	push	{r4, r5, r6, lr}
 80032c6:	b96a      	cbnz	r2, 80032e4 <strstr+0x22>
 80032c8:	bd70      	pop	{r4, r5, r6, pc}
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d109      	bne.n	80032e2 <strstr+0x20>
 80032ce:	460c      	mov	r4, r1
 80032d0:	4605      	mov	r5, r0
 80032d2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d0f6      	beq.n	80032c8 <strstr+0x6>
 80032da:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80032de:	429e      	cmp	r6, r3
 80032e0:	d0f7      	beq.n	80032d2 <strstr+0x10>
 80032e2:	3001      	adds	r0, #1
 80032e4:	7803      	ldrb	r3, [r0, #0]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d1ef      	bne.n	80032ca <strstr+0x8>
 80032ea:	4618      	mov	r0, r3
 80032ec:	e7ec      	b.n	80032c8 <strstr+0x6>

080032ee <quorem>:
 80032ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032f2:	6903      	ldr	r3, [r0, #16]
 80032f4:	690c      	ldr	r4, [r1, #16]
 80032f6:	42a3      	cmp	r3, r4
 80032f8:	4607      	mov	r7, r0
 80032fa:	f2c0 8081 	blt.w	8003400 <quorem+0x112>
 80032fe:	3c01      	subs	r4, #1
 8003300:	f101 0814 	add.w	r8, r1, #20
 8003304:	f100 0514 	add.w	r5, r0, #20
 8003308:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800330c:	9301      	str	r3, [sp, #4]
 800330e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003312:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003316:	3301      	adds	r3, #1
 8003318:	429a      	cmp	r2, r3
 800331a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800331e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003322:	fbb2 f6f3 	udiv	r6, r2, r3
 8003326:	d331      	bcc.n	800338c <quorem+0x9e>
 8003328:	f04f 0e00 	mov.w	lr, #0
 800332c:	4640      	mov	r0, r8
 800332e:	46ac      	mov	ip, r5
 8003330:	46f2      	mov	sl, lr
 8003332:	f850 2b04 	ldr.w	r2, [r0], #4
 8003336:	b293      	uxth	r3, r2
 8003338:	fb06 e303 	mla	r3, r6, r3, lr
 800333c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003340:	b29b      	uxth	r3, r3
 8003342:	ebaa 0303 	sub.w	r3, sl, r3
 8003346:	f8dc a000 	ldr.w	sl, [ip]
 800334a:	0c12      	lsrs	r2, r2, #16
 800334c:	fa13 f38a 	uxtah	r3, r3, sl
 8003350:	fb06 e202 	mla	r2, r6, r2, lr
 8003354:	9300      	str	r3, [sp, #0]
 8003356:	9b00      	ldr	r3, [sp, #0]
 8003358:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800335c:	b292      	uxth	r2, r2
 800335e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003362:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003366:	f8bd 3000 	ldrh.w	r3, [sp]
 800336a:	4581      	cmp	r9, r0
 800336c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003370:	f84c 3b04 	str.w	r3, [ip], #4
 8003374:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003378:	d2db      	bcs.n	8003332 <quorem+0x44>
 800337a:	f855 300b 	ldr.w	r3, [r5, fp]
 800337e:	b92b      	cbnz	r3, 800338c <quorem+0x9e>
 8003380:	9b01      	ldr	r3, [sp, #4]
 8003382:	3b04      	subs	r3, #4
 8003384:	429d      	cmp	r5, r3
 8003386:	461a      	mov	r2, r3
 8003388:	d32e      	bcc.n	80033e8 <quorem+0xfa>
 800338a:	613c      	str	r4, [r7, #16]
 800338c:	4638      	mov	r0, r7
 800338e:	f001 f8c5 	bl	800451c <__mcmp>
 8003392:	2800      	cmp	r0, #0
 8003394:	db24      	blt.n	80033e0 <quorem+0xf2>
 8003396:	3601      	adds	r6, #1
 8003398:	4628      	mov	r0, r5
 800339a:	f04f 0c00 	mov.w	ip, #0
 800339e:	f858 2b04 	ldr.w	r2, [r8], #4
 80033a2:	f8d0 e000 	ldr.w	lr, [r0]
 80033a6:	b293      	uxth	r3, r2
 80033a8:	ebac 0303 	sub.w	r3, ip, r3
 80033ac:	0c12      	lsrs	r2, r2, #16
 80033ae:	fa13 f38e 	uxtah	r3, r3, lr
 80033b2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80033b6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80033c0:	45c1      	cmp	r9, r8
 80033c2:	f840 3b04 	str.w	r3, [r0], #4
 80033c6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80033ca:	d2e8      	bcs.n	800339e <quorem+0xb0>
 80033cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80033d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80033d4:	b922      	cbnz	r2, 80033e0 <quorem+0xf2>
 80033d6:	3b04      	subs	r3, #4
 80033d8:	429d      	cmp	r5, r3
 80033da:	461a      	mov	r2, r3
 80033dc:	d30a      	bcc.n	80033f4 <quorem+0x106>
 80033de:	613c      	str	r4, [r7, #16]
 80033e0:	4630      	mov	r0, r6
 80033e2:	b003      	add	sp, #12
 80033e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033e8:	6812      	ldr	r2, [r2, #0]
 80033ea:	3b04      	subs	r3, #4
 80033ec:	2a00      	cmp	r2, #0
 80033ee:	d1cc      	bne.n	800338a <quorem+0x9c>
 80033f0:	3c01      	subs	r4, #1
 80033f2:	e7c7      	b.n	8003384 <quorem+0x96>
 80033f4:	6812      	ldr	r2, [r2, #0]
 80033f6:	3b04      	subs	r3, #4
 80033f8:	2a00      	cmp	r2, #0
 80033fa:	d1f0      	bne.n	80033de <quorem+0xf0>
 80033fc:	3c01      	subs	r4, #1
 80033fe:	e7eb      	b.n	80033d8 <quorem+0xea>
 8003400:	2000      	movs	r0, #0
 8003402:	e7ee      	b.n	80033e2 <quorem+0xf4>
 8003404:	0000      	movs	r0, r0
	...

08003408 <_dtoa_r>:
 8003408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800340c:	ed2d 8b04 	vpush	{d8-d9}
 8003410:	ec57 6b10 	vmov	r6, r7, d0
 8003414:	b093      	sub	sp, #76	; 0x4c
 8003416:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003418:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800341c:	9106      	str	r1, [sp, #24]
 800341e:	ee10 aa10 	vmov	sl, s0
 8003422:	4604      	mov	r4, r0
 8003424:	9209      	str	r2, [sp, #36]	; 0x24
 8003426:	930c      	str	r3, [sp, #48]	; 0x30
 8003428:	46bb      	mov	fp, r7
 800342a:	b975      	cbnz	r5, 800344a <_dtoa_r+0x42>
 800342c:	2010      	movs	r0, #16
 800342e:	f000 fddd 	bl	8003fec <malloc>
 8003432:	4602      	mov	r2, r0
 8003434:	6260      	str	r0, [r4, #36]	; 0x24
 8003436:	b920      	cbnz	r0, 8003442 <_dtoa_r+0x3a>
 8003438:	4ba7      	ldr	r3, [pc, #668]	; (80036d8 <_dtoa_r+0x2d0>)
 800343a:	21ea      	movs	r1, #234	; 0xea
 800343c:	48a7      	ldr	r0, [pc, #668]	; (80036dc <_dtoa_r+0x2d4>)
 800343e:	f001 fbd1 	bl	8004be4 <__assert_func>
 8003442:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003446:	6005      	str	r5, [r0, #0]
 8003448:	60c5      	str	r5, [r0, #12]
 800344a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800344c:	6819      	ldr	r1, [r3, #0]
 800344e:	b151      	cbz	r1, 8003466 <_dtoa_r+0x5e>
 8003450:	685a      	ldr	r2, [r3, #4]
 8003452:	604a      	str	r2, [r1, #4]
 8003454:	2301      	movs	r3, #1
 8003456:	4093      	lsls	r3, r2
 8003458:	608b      	str	r3, [r1, #8]
 800345a:	4620      	mov	r0, r4
 800345c:	f000 fe1c 	bl	8004098 <_Bfree>
 8003460:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003462:	2200      	movs	r2, #0
 8003464:	601a      	str	r2, [r3, #0]
 8003466:	1e3b      	subs	r3, r7, #0
 8003468:	bfaa      	itet	ge
 800346a:	2300      	movge	r3, #0
 800346c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8003470:	f8c8 3000 	strge.w	r3, [r8]
 8003474:	4b9a      	ldr	r3, [pc, #616]	; (80036e0 <_dtoa_r+0x2d8>)
 8003476:	bfbc      	itt	lt
 8003478:	2201      	movlt	r2, #1
 800347a:	f8c8 2000 	strlt.w	r2, [r8]
 800347e:	ea33 030b 	bics.w	r3, r3, fp
 8003482:	d11b      	bne.n	80034bc <_dtoa_r+0xb4>
 8003484:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003486:	f242 730f 	movw	r3, #9999	; 0x270f
 800348a:	6013      	str	r3, [r2, #0]
 800348c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8003490:	4333      	orrs	r3, r6
 8003492:	f000 8592 	beq.w	8003fba <_dtoa_r+0xbb2>
 8003496:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003498:	b963      	cbnz	r3, 80034b4 <_dtoa_r+0xac>
 800349a:	4b92      	ldr	r3, [pc, #584]	; (80036e4 <_dtoa_r+0x2dc>)
 800349c:	e022      	b.n	80034e4 <_dtoa_r+0xdc>
 800349e:	4b92      	ldr	r3, [pc, #584]	; (80036e8 <_dtoa_r+0x2e0>)
 80034a0:	9301      	str	r3, [sp, #4]
 80034a2:	3308      	adds	r3, #8
 80034a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80034a6:	6013      	str	r3, [r2, #0]
 80034a8:	9801      	ldr	r0, [sp, #4]
 80034aa:	b013      	add	sp, #76	; 0x4c
 80034ac:	ecbd 8b04 	vpop	{d8-d9}
 80034b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034b4:	4b8b      	ldr	r3, [pc, #556]	; (80036e4 <_dtoa_r+0x2dc>)
 80034b6:	9301      	str	r3, [sp, #4]
 80034b8:	3303      	adds	r3, #3
 80034ba:	e7f3      	b.n	80034a4 <_dtoa_r+0x9c>
 80034bc:	2200      	movs	r2, #0
 80034be:	2300      	movs	r3, #0
 80034c0:	4650      	mov	r0, sl
 80034c2:	4659      	mov	r1, fp
 80034c4:	f7fd fb00 	bl	8000ac8 <__aeabi_dcmpeq>
 80034c8:	ec4b ab19 	vmov	d9, sl, fp
 80034cc:	4680      	mov	r8, r0
 80034ce:	b158      	cbz	r0, 80034e8 <_dtoa_r+0xe0>
 80034d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80034d2:	2301      	movs	r3, #1
 80034d4:	6013      	str	r3, [r2, #0]
 80034d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80034d8:	2b00      	cmp	r3, #0
 80034da:	f000 856b 	beq.w	8003fb4 <_dtoa_r+0xbac>
 80034de:	4883      	ldr	r0, [pc, #524]	; (80036ec <_dtoa_r+0x2e4>)
 80034e0:	6018      	str	r0, [r3, #0]
 80034e2:	1e43      	subs	r3, r0, #1
 80034e4:	9301      	str	r3, [sp, #4]
 80034e6:	e7df      	b.n	80034a8 <_dtoa_r+0xa0>
 80034e8:	ec4b ab10 	vmov	d0, sl, fp
 80034ec:	aa10      	add	r2, sp, #64	; 0x40
 80034ee:	a911      	add	r1, sp, #68	; 0x44
 80034f0:	4620      	mov	r0, r4
 80034f2:	f001 f8b9 	bl	8004668 <__d2b>
 80034f6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80034fa:	ee08 0a10 	vmov	s16, r0
 80034fe:	2d00      	cmp	r5, #0
 8003500:	f000 8084 	beq.w	800360c <_dtoa_r+0x204>
 8003504:	ee19 3a90 	vmov	r3, s19
 8003508:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800350c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8003510:	4656      	mov	r6, sl
 8003512:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8003516:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800351a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800351e:	4b74      	ldr	r3, [pc, #464]	; (80036f0 <_dtoa_r+0x2e8>)
 8003520:	2200      	movs	r2, #0
 8003522:	4630      	mov	r0, r6
 8003524:	4639      	mov	r1, r7
 8003526:	f7fc feaf 	bl	8000288 <__aeabi_dsub>
 800352a:	a365      	add	r3, pc, #404	; (adr r3, 80036c0 <_dtoa_r+0x2b8>)
 800352c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003530:	f7fd f862 	bl	80005f8 <__aeabi_dmul>
 8003534:	a364      	add	r3, pc, #400	; (adr r3, 80036c8 <_dtoa_r+0x2c0>)
 8003536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800353a:	f7fc fea7 	bl	800028c <__adddf3>
 800353e:	4606      	mov	r6, r0
 8003540:	4628      	mov	r0, r5
 8003542:	460f      	mov	r7, r1
 8003544:	f7fc ffee 	bl	8000524 <__aeabi_i2d>
 8003548:	a361      	add	r3, pc, #388	; (adr r3, 80036d0 <_dtoa_r+0x2c8>)
 800354a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800354e:	f7fd f853 	bl	80005f8 <__aeabi_dmul>
 8003552:	4602      	mov	r2, r0
 8003554:	460b      	mov	r3, r1
 8003556:	4630      	mov	r0, r6
 8003558:	4639      	mov	r1, r7
 800355a:	f7fc fe97 	bl	800028c <__adddf3>
 800355e:	4606      	mov	r6, r0
 8003560:	460f      	mov	r7, r1
 8003562:	f7fd faf9 	bl	8000b58 <__aeabi_d2iz>
 8003566:	2200      	movs	r2, #0
 8003568:	9000      	str	r0, [sp, #0]
 800356a:	2300      	movs	r3, #0
 800356c:	4630      	mov	r0, r6
 800356e:	4639      	mov	r1, r7
 8003570:	f7fd fab4 	bl	8000adc <__aeabi_dcmplt>
 8003574:	b150      	cbz	r0, 800358c <_dtoa_r+0x184>
 8003576:	9800      	ldr	r0, [sp, #0]
 8003578:	f7fc ffd4 	bl	8000524 <__aeabi_i2d>
 800357c:	4632      	mov	r2, r6
 800357e:	463b      	mov	r3, r7
 8003580:	f7fd faa2 	bl	8000ac8 <__aeabi_dcmpeq>
 8003584:	b910      	cbnz	r0, 800358c <_dtoa_r+0x184>
 8003586:	9b00      	ldr	r3, [sp, #0]
 8003588:	3b01      	subs	r3, #1
 800358a:	9300      	str	r3, [sp, #0]
 800358c:	9b00      	ldr	r3, [sp, #0]
 800358e:	2b16      	cmp	r3, #22
 8003590:	d85a      	bhi.n	8003648 <_dtoa_r+0x240>
 8003592:	9a00      	ldr	r2, [sp, #0]
 8003594:	4b57      	ldr	r3, [pc, #348]	; (80036f4 <_dtoa_r+0x2ec>)
 8003596:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800359a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800359e:	ec51 0b19 	vmov	r0, r1, d9
 80035a2:	f7fd fa9b 	bl	8000adc <__aeabi_dcmplt>
 80035a6:	2800      	cmp	r0, #0
 80035a8:	d050      	beq.n	800364c <_dtoa_r+0x244>
 80035aa:	9b00      	ldr	r3, [sp, #0]
 80035ac:	3b01      	subs	r3, #1
 80035ae:	9300      	str	r3, [sp, #0]
 80035b0:	2300      	movs	r3, #0
 80035b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80035b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80035b6:	1b5d      	subs	r5, r3, r5
 80035b8:	1e6b      	subs	r3, r5, #1
 80035ba:	9305      	str	r3, [sp, #20]
 80035bc:	bf45      	ittet	mi
 80035be:	f1c5 0301 	rsbmi	r3, r5, #1
 80035c2:	9304      	strmi	r3, [sp, #16]
 80035c4:	2300      	movpl	r3, #0
 80035c6:	2300      	movmi	r3, #0
 80035c8:	bf4c      	ite	mi
 80035ca:	9305      	strmi	r3, [sp, #20]
 80035cc:	9304      	strpl	r3, [sp, #16]
 80035ce:	9b00      	ldr	r3, [sp, #0]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	db3d      	blt.n	8003650 <_dtoa_r+0x248>
 80035d4:	9b05      	ldr	r3, [sp, #20]
 80035d6:	9a00      	ldr	r2, [sp, #0]
 80035d8:	920a      	str	r2, [sp, #40]	; 0x28
 80035da:	4413      	add	r3, r2
 80035dc:	9305      	str	r3, [sp, #20]
 80035de:	2300      	movs	r3, #0
 80035e0:	9307      	str	r3, [sp, #28]
 80035e2:	9b06      	ldr	r3, [sp, #24]
 80035e4:	2b09      	cmp	r3, #9
 80035e6:	f200 8089 	bhi.w	80036fc <_dtoa_r+0x2f4>
 80035ea:	2b05      	cmp	r3, #5
 80035ec:	bfc4      	itt	gt
 80035ee:	3b04      	subgt	r3, #4
 80035f0:	9306      	strgt	r3, [sp, #24]
 80035f2:	9b06      	ldr	r3, [sp, #24]
 80035f4:	f1a3 0302 	sub.w	r3, r3, #2
 80035f8:	bfcc      	ite	gt
 80035fa:	2500      	movgt	r5, #0
 80035fc:	2501      	movle	r5, #1
 80035fe:	2b03      	cmp	r3, #3
 8003600:	f200 8087 	bhi.w	8003712 <_dtoa_r+0x30a>
 8003604:	e8df f003 	tbb	[pc, r3]
 8003608:	59383a2d 	.word	0x59383a2d
 800360c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8003610:	441d      	add	r5, r3
 8003612:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003616:	2b20      	cmp	r3, #32
 8003618:	bfc1      	itttt	gt
 800361a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800361e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8003622:	fa0b f303 	lslgt.w	r3, fp, r3
 8003626:	fa26 f000 	lsrgt.w	r0, r6, r0
 800362a:	bfda      	itte	le
 800362c:	f1c3 0320 	rsble	r3, r3, #32
 8003630:	fa06 f003 	lslle.w	r0, r6, r3
 8003634:	4318      	orrgt	r0, r3
 8003636:	f7fc ff65 	bl	8000504 <__aeabi_ui2d>
 800363a:	2301      	movs	r3, #1
 800363c:	4606      	mov	r6, r0
 800363e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8003642:	3d01      	subs	r5, #1
 8003644:	930e      	str	r3, [sp, #56]	; 0x38
 8003646:	e76a      	b.n	800351e <_dtoa_r+0x116>
 8003648:	2301      	movs	r3, #1
 800364a:	e7b2      	b.n	80035b2 <_dtoa_r+0x1aa>
 800364c:	900b      	str	r0, [sp, #44]	; 0x2c
 800364e:	e7b1      	b.n	80035b4 <_dtoa_r+0x1ac>
 8003650:	9b04      	ldr	r3, [sp, #16]
 8003652:	9a00      	ldr	r2, [sp, #0]
 8003654:	1a9b      	subs	r3, r3, r2
 8003656:	9304      	str	r3, [sp, #16]
 8003658:	4253      	negs	r3, r2
 800365a:	9307      	str	r3, [sp, #28]
 800365c:	2300      	movs	r3, #0
 800365e:	930a      	str	r3, [sp, #40]	; 0x28
 8003660:	e7bf      	b.n	80035e2 <_dtoa_r+0x1da>
 8003662:	2300      	movs	r3, #0
 8003664:	9308      	str	r3, [sp, #32]
 8003666:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003668:	2b00      	cmp	r3, #0
 800366a:	dc55      	bgt.n	8003718 <_dtoa_r+0x310>
 800366c:	2301      	movs	r3, #1
 800366e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003672:	461a      	mov	r2, r3
 8003674:	9209      	str	r2, [sp, #36]	; 0x24
 8003676:	e00c      	b.n	8003692 <_dtoa_r+0x28a>
 8003678:	2301      	movs	r3, #1
 800367a:	e7f3      	b.n	8003664 <_dtoa_r+0x25c>
 800367c:	2300      	movs	r3, #0
 800367e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003680:	9308      	str	r3, [sp, #32]
 8003682:	9b00      	ldr	r3, [sp, #0]
 8003684:	4413      	add	r3, r2
 8003686:	9302      	str	r3, [sp, #8]
 8003688:	3301      	adds	r3, #1
 800368a:	2b01      	cmp	r3, #1
 800368c:	9303      	str	r3, [sp, #12]
 800368e:	bfb8      	it	lt
 8003690:	2301      	movlt	r3, #1
 8003692:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003694:	2200      	movs	r2, #0
 8003696:	6042      	str	r2, [r0, #4]
 8003698:	2204      	movs	r2, #4
 800369a:	f102 0614 	add.w	r6, r2, #20
 800369e:	429e      	cmp	r6, r3
 80036a0:	6841      	ldr	r1, [r0, #4]
 80036a2:	d93d      	bls.n	8003720 <_dtoa_r+0x318>
 80036a4:	4620      	mov	r0, r4
 80036a6:	f000 fcb7 	bl	8004018 <_Balloc>
 80036aa:	9001      	str	r0, [sp, #4]
 80036ac:	2800      	cmp	r0, #0
 80036ae:	d13b      	bne.n	8003728 <_dtoa_r+0x320>
 80036b0:	4b11      	ldr	r3, [pc, #68]	; (80036f8 <_dtoa_r+0x2f0>)
 80036b2:	4602      	mov	r2, r0
 80036b4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80036b8:	e6c0      	b.n	800343c <_dtoa_r+0x34>
 80036ba:	2301      	movs	r3, #1
 80036bc:	e7df      	b.n	800367e <_dtoa_r+0x276>
 80036be:	bf00      	nop
 80036c0:	636f4361 	.word	0x636f4361
 80036c4:	3fd287a7 	.word	0x3fd287a7
 80036c8:	8b60c8b3 	.word	0x8b60c8b3
 80036cc:	3fc68a28 	.word	0x3fc68a28
 80036d0:	509f79fb 	.word	0x509f79fb
 80036d4:	3fd34413 	.word	0x3fd34413
 80036d8:	08005845 	.word	0x08005845
 80036dc:	0800585c 	.word	0x0800585c
 80036e0:	7ff00000 	.word	0x7ff00000
 80036e4:	08005841 	.word	0x08005841
 80036e8:	08005838 	.word	0x08005838
 80036ec:	08005815 	.word	0x08005815
 80036f0:	3ff80000 	.word	0x3ff80000
 80036f4:	08005950 	.word	0x08005950
 80036f8:	080058b7 	.word	0x080058b7
 80036fc:	2501      	movs	r5, #1
 80036fe:	2300      	movs	r3, #0
 8003700:	9306      	str	r3, [sp, #24]
 8003702:	9508      	str	r5, [sp, #32]
 8003704:	f04f 33ff 	mov.w	r3, #4294967295
 8003708:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800370c:	2200      	movs	r2, #0
 800370e:	2312      	movs	r3, #18
 8003710:	e7b0      	b.n	8003674 <_dtoa_r+0x26c>
 8003712:	2301      	movs	r3, #1
 8003714:	9308      	str	r3, [sp, #32]
 8003716:	e7f5      	b.n	8003704 <_dtoa_r+0x2fc>
 8003718:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800371a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800371e:	e7b8      	b.n	8003692 <_dtoa_r+0x28a>
 8003720:	3101      	adds	r1, #1
 8003722:	6041      	str	r1, [r0, #4]
 8003724:	0052      	lsls	r2, r2, #1
 8003726:	e7b8      	b.n	800369a <_dtoa_r+0x292>
 8003728:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800372a:	9a01      	ldr	r2, [sp, #4]
 800372c:	601a      	str	r2, [r3, #0]
 800372e:	9b03      	ldr	r3, [sp, #12]
 8003730:	2b0e      	cmp	r3, #14
 8003732:	f200 809d 	bhi.w	8003870 <_dtoa_r+0x468>
 8003736:	2d00      	cmp	r5, #0
 8003738:	f000 809a 	beq.w	8003870 <_dtoa_r+0x468>
 800373c:	9b00      	ldr	r3, [sp, #0]
 800373e:	2b00      	cmp	r3, #0
 8003740:	dd32      	ble.n	80037a8 <_dtoa_r+0x3a0>
 8003742:	4ab7      	ldr	r2, [pc, #732]	; (8003a20 <_dtoa_r+0x618>)
 8003744:	f003 030f 	and.w	r3, r3, #15
 8003748:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800374c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003750:	9b00      	ldr	r3, [sp, #0]
 8003752:	05d8      	lsls	r0, r3, #23
 8003754:	ea4f 1723 	mov.w	r7, r3, asr #4
 8003758:	d516      	bpl.n	8003788 <_dtoa_r+0x380>
 800375a:	4bb2      	ldr	r3, [pc, #712]	; (8003a24 <_dtoa_r+0x61c>)
 800375c:	ec51 0b19 	vmov	r0, r1, d9
 8003760:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003764:	f7fd f872 	bl	800084c <__aeabi_ddiv>
 8003768:	f007 070f 	and.w	r7, r7, #15
 800376c:	4682      	mov	sl, r0
 800376e:	468b      	mov	fp, r1
 8003770:	2503      	movs	r5, #3
 8003772:	4eac      	ldr	r6, [pc, #688]	; (8003a24 <_dtoa_r+0x61c>)
 8003774:	b957      	cbnz	r7, 800378c <_dtoa_r+0x384>
 8003776:	4642      	mov	r2, r8
 8003778:	464b      	mov	r3, r9
 800377a:	4650      	mov	r0, sl
 800377c:	4659      	mov	r1, fp
 800377e:	f7fd f865 	bl	800084c <__aeabi_ddiv>
 8003782:	4682      	mov	sl, r0
 8003784:	468b      	mov	fp, r1
 8003786:	e028      	b.n	80037da <_dtoa_r+0x3d2>
 8003788:	2502      	movs	r5, #2
 800378a:	e7f2      	b.n	8003772 <_dtoa_r+0x36a>
 800378c:	07f9      	lsls	r1, r7, #31
 800378e:	d508      	bpl.n	80037a2 <_dtoa_r+0x39a>
 8003790:	4640      	mov	r0, r8
 8003792:	4649      	mov	r1, r9
 8003794:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003798:	f7fc ff2e 	bl	80005f8 <__aeabi_dmul>
 800379c:	3501      	adds	r5, #1
 800379e:	4680      	mov	r8, r0
 80037a0:	4689      	mov	r9, r1
 80037a2:	107f      	asrs	r7, r7, #1
 80037a4:	3608      	adds	r6, #8
 80037a6:	e7e5      	b.n	8003774 <_dtoa_r+0x36c>
 80037a8:	f000 809b 	beq.w	80038e2 <_dtoa_r+0x4da>
 80037ac:	9b00      	ldr	r3, [sp, #0]
 80037ae:	4f9d      	ldr	r7, [pc, #628]	; (8003a24 <_dtoa_r+0x61c>)
 80037b0:	425e      	negs	r6, r3
 80037b2:	4b9b      	ldr	r3, [pc, #620]	; (8003a20 <_dtoa_r+0x618>)
 80037b4:	f006 020f 	and.w	r2, r6, #15
 80037b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80037bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c0:	ec51 0b19 	vmov	r0, r1, d9
 80037c4:	f7fc ff18 	bl	80005f8 <__aeabi_dmul>
 80037c8:	1136      	asrs	r6, r6, #4
 80037ca:	4682      	mov	sl, r0
 80037cc:	468b      	mov	fp, r1
 80037ce:	2300      	movs	r3, #0
 80037d0:	2502      	movs	r5, #2
 80037d2:	2e00      	cmp	r6, #0
 80037d4:	d17a      	bne.n	80038cc <_dtoa_r+0x4c4>
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d1d3      	bne.n	8003782 <_dtoa_r+0x37a>
 80037da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f000 8082 	beq.w	80038e6 <_dtoa_r+0x4de>
 80037e2:	4b91      	ldr	r3, [pc, #580]	; (8003a28 <_dtoa_r+0x620>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	4650      	mov	r0, sl
 80037e8:	4659      	mov	r1, fp
 80037ea:	f7fd f977 	bl	8000adc <__aeabi_dcmplt>
 80037ee:	2800      	cmp	r0, #0
 80037f0:	d079      	beq.n	80038e6 <_dtoa_r+0x4de>
 80037f2:	9b03      	ldr	r3, [sp, #12]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d076      	beq.n	80038e6 <_dtoa_r+0x4de>
 80037f8:	9b02      	ldr	r3, [sp, #8]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	dd36      	ble.n	800386c <_dtoa_r+0x464>
 80037fe:	9b00      	ldr	r3, [sp, #0]
 8003800:	4650      	mov	r0, sl
 8003802:	4659      	mov	r1, fp
 8003804:	1e5f      	subs	r7, r3, #1
 8003806:	2200      	movs	r2, #0
 8003808:	4b88      	ldr	r3, [pc, #544]	; (8003a2c <_dtoa_r+0x624>)
 800380a:	f7fc fef5 	bl	80005f8 <__aeabi_dmul>
 800380e:	9e02      	ldr	r6, [sp, #8]
 8003810:	4682      	mov	sl, r0
 8003812:	468b      	mov	fp, r1
 8003814:	3501      	adds	r5, #1
 8003816:	4628      	mov	r0, r5
 8003818:	f7fc fe84 	bl	8000524 <__aeabi_i2d>
 800381c:	4652      	mov	r2, sl
 800381e:	465b      	mov	r3, fp
 8003820:	f7fc feea 	bl	80005f8 <__aeabi_dmul>
 8003824:	4b82      	ldr	r3, [pc, #520]	; (8003a30 <_dtoa_r+0x628>)
 8003826:	2200      	movs	r2, #0
 8003828:	f7fc fd30 	bl	800028c <__adddf3>
 800382c:	46d0      	mov	r8, sl
 800382e:	46d9      	mov	r9, fp
 8003830:	4682      	mov	sl, r0
 8003832:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8003836:	2e00      	cmp	r6, #0
 8003838:	d158      	bne.n	80038ec <_dtoa_r+0x4e4>
 800383a:	4b7e      	ldr	r3, [pc, #504]	; (8003a34 <_dtoa_r+0x62c>)
 800383c:	2200      	movs	r2, #0
 800383e:	4640      	mov	r0, r8
 8003840:	4649      	mov	r1, r9
 8003842:	f7fc fd21 	bl	8000288 <__aeabi_dsub>
 8003846:	4652      	mov	r2, sl
 8003848:	465b      	mov	r3, fp
 800384a:	4680      	mov	r8, r0
 800384c:	4689      	mov	r9, r1
 800384e:	f7fd f963 	bl	8000b18 <__aeabi_dcmpgt>
 8003852:	2800      	cmp	r0, #0
 8003854:	f040 8295 	bne.w	8003d82 <_dtoa_r+0x97a>
 8003858:	4652      	mov	r2, sl
 800385a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800385e:	4640      	mov	r0, r8
 8003860:	4649      	mov	r1, r9
 8003862:	f7fd f93b 	bl	8000adc <__aeabi_dcmplt>
 8003866:	2800      	cmp	r0, #0
 8003868:	f040 8289 	bne.w	8003d7e <_dtoa_r+0x976>
 800386c:	ec5b ab19 	vmov	sl, fp, d9
 8003870:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003872:	2b00      	cmp	r3, #0
 8003874:	f2c0 8148 	blt.w	8003b08 <_dtoa_r+0x700>
 8003878:	9a00      	ldr	r2, [sp, #0]
 800387a:	2a0e      	cmp	r2, #14
 800387c:	f300 8144 	bgt.w	8003b08 <_dtoa_r+0x700>
 8003880:	4b67      	ldr	r3, [pc, #412]	; (8003a20 <_dtoa_r+0x618>)
 8003882:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003886:	e9d3 8900 	ldrd	r8, r9, [r3]
 800388a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800388c:	2b00      	cmp	r3, #0
 800388e:	f280 80d5 	bge.w	8003a3c <_dtoa_r+0x634>
 8003892:	9b03      	ldr	r3, [sp, #12]
 8003894:	2b00      	cmp	r3, #0
 8003896:	f300 80d1 	bgt.w	8003a3c <_dtoa_r+0x634>
 800389a:	f040 826f 	bne.w	8003d7c <_dtoa_r+0x974>
 800389e:	4b65      	ldr	r3, [pc, #404]	; (8003a34 <_dtoa_r+0x62c>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	4640      	mov	r0, r8
 80038a4:	4649      	mov	r1, r9
 80038a6:	f7fc fea7 	bl	80005f8 <__aeabi_dmul>
 80038aa:	4652      	mov	r2, sl
 80038ac:	465b      	mov	r3, fp
 80038ae:	f7fd f929 	bl	8000b04 <__aeabi_dcmpge>
 80038b2:	9e03      	ldr	r6, [sp, #12]
 80038b4:	4637      	mov	r7, r6
 80038b6:	2800      	cmp	r0, #0
 80038b8:	f040 8245 	bne.w	8003d46 <_dtoa_r+0x93e>
 80038bc:	9d01      	ldr	r5, [sp, #4]
 80038be:	2331      	movs	r3, #49	; 0x31
 80038c0:	f805 3b01 	strb.w	r3, [r5], #1
 80038c4:	9b00      	ldr	r3, [sp, #0]
 80038c6:	3301      	adds	r3, #1
 80038c8:	9300      	str	r3, [sp, #0]
 80038ca:	e240      	b.n	8003d4e <_dtoa_r+0x946>
 80038cc:	07f2      	lsls	r2, r6, #31
 80038ce:	d505      	bpl.n	80038dc <_dtoa_r+0x4d4>
 80038d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80038d4:	f7fc fe90 	bl	80005f8 <__aeabi_dmul>
 80038d8:	3501      	adds	r5, #1
 80038da:	2301      	movs	r3, #1
 80038dc:	1076      	asrs	r6, r6, #1
 80038de:	3708      	adds	r7, #8
 80038e0:	e777      	b.n	80037d2 <_dtoa_r+0x3ca>
 80038e2:	2502      	movs	r5, #2
 80038e4:	e779      	b.n	80037da <_dtoa_r+0x3d2>
 80038e6:	9f00      	ldr	r7, [sp, #0]
 80038e8:	9e03      	ldr	r6, [sp, #12]
 80038ea:	e794      	b.n	8003816 <_dtoa_r+0x40e>
 80038ec:	9901      	ldr	r1, [sp, #4]
 80038ee:	4b4c      	ldr	r3, [pc, #304]	; (8003a20 <_dtoa_r+0x618>)
 80038f0:	4431      	add	r1, r6
 80038f2:	910d      	str	r1, [sp, #52]	; 0x34
 80038f4:	9908      	ldr	r1, [sp, #32]
 80038f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80038fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80038fe:	2900      	cmp	r1, #0
 8003900:	d043      	beq.n	800398a <_dtoa_r+0x582>
 8003902:	494d      	ldr	r1, [pc, #308]	; (8003a38 <_dtoa_r+0x630>)
 8003904:	2000      	movs	r0, #0
 8003906:	f7fc ffa1 	bl	800084c <__aeabi_ddiv>
 800390a:	4652      	mov	r2, sl
 800390c:	465b      	mov	r3, fp
 800390e:	f7fc fcbb 	bl	8000288 <__aeabi_dsub>
 8003912:	9d01      	ldr	r5, [sp, #4]
 8003914:	4682      	mov	sl, r0
 8003916:	468b      	mov	fp, r1
 8003918:	4649      	mov	r1, r9
 800391a:	4640      	mov	r0, r8
 800391c:	f7fd f91c 	bl	8000b58 <__aeabi_d2iz>
 8003920:	4606      	mov	r6, r0
 8003922:	f7fc fdff 	bl	8000524 <__aeabi_i2d>
 8003926:	4602      	mov	r2, r0
 8003928:	460b      	mov	r3, r1
 800392a:	4640      	mov	r0, r8
 800392c:	4649      	mov	r1, r9
 800392e:	f7fc fcab 	bl	8000288 <__aeabi_dsub>
 8003932:	3630      	adds	r6, #48	; 0x30
 8003934:	f805 6b01 	strb.w	r6, [r5], #1
 8003938:	4652      	mov	r2, sl
 800393a:	465b      	mov	r3, fp
 800393c:	4680      	mov	r8, r0
 800393e:	4689      	mov	r9, r1
 8003940:	f7fd f8cc 	bl	8000adc <__aeabi_dcmplt>
 8003944:	2800      	cmp	r0, #0
 8003946:	d163      	bne.n	8003a10 <_dtoa_r+0x608>
 8003948:	4642      	mov	r2, r8
 800394a:	464b      	mov	r3, r9
 800394c:	4936      	ldr	r1, [pc, #216]	; (8003a28 <_dtoa_r+0x620>)
 800394e:	2000      	movs	r0, #0
 8003950:	f7fc fc9a 	bl	8000288 <__aeabi_dsub>
 8003954:	4652      	mov	r2, sl
 8003956:	465b      	mov	r3, fp
 8003958:	f7fd f8c0 	bl	8000adc <__aeabi_dcmplt>
 800395c:	2800      	cmp	r0, #0
 800395e:	f040 80b5 	bne.w	8003acc <_dtoa_r+0x6c4>
 8003962:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003964:	429d      	cmp	r5, r3
 8003966:	d081      	beq.n	800386c <_dtoa_r+0x464>
 8003968:	4b30      	ldr	r3, [pc, #192]	; (8003a2c <_dtoa_r+0x624>)
 800396a:	2200      	movs	r2, #0
 800396c:	4650      	mov	r0, sl
 800396e:	4659      	mov	r1, fp
 8003970:	f7fc fe42 	bl	80005f8 <__aeabi_dmul>
 8003974:	4b2d      	ldr	r3, [pc, #180]	; (8003a2c <_dtoa_r+0x624>)
 8003976:	4682      	mov	sl, r0
 8003978:	468b      	mov	fp, r1
 800397a:	4640      	mov	r0, r8
 800397c:	4649      	mov	r1, r9
 800397e:	2200      	movs	r2, #0
 8003980:	f7fc fe3a 	bl	80005f8 <__aeabi_dmul>
 8003984:	4680      	mov	r8, r0
 8003986:	4689      	mov	r9, r1
 8003988:	e7c6      	b.n	8003918 <_dtoa_r+0x510>
 800398a:	4650      	mov	r0, sl
 800398c:	4659      	mov	r1, fp
 800398e:	f7fc fe33 	bl	80005f8 <__aeabi_dmul>
 8003992:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003994:	9d01      	ldr	r5, [sp, #4]
 8003996:	930f      	str	r3, [sp, #60]	; 0x3c
 8003998:	4682      	mov	sl, r0
 800399a:	468b      	mov	fp, r1
 800399c:	4649      	mov	r1, r9
 800399e:	4640      	mov	r0, r8
 80039a0:	f7fd f8da 	bl	8000b58 <__aeabi_d2iz>
 80039a4:	4606      	mov	r6, r0
 80039a6:	f7fc fdbd 	bl	8000524 <__aeabi_i2d>
 80039aa:	3630      	adds	r6, #48	; 0x30
 80039ac:	4602      	mov	r2, r0
 80039ae:	460b      	mov	r3, r1
 80039b0:	4640      	mov	r0, r8
 80039b2:	4649      	mov	r1, r9
 80039b4:	f7fc fc68 	bl	8000288 <__aeabi_dsub>
 80039b8:	f805 6b01 	strb.w	r6, [r5], #1
 80039bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80039be:	429d      	cmp	r5, r3
 80039c0:	4680      	mov	r8, r0
 80039c2:	4689      	mov	r9, r1
 80039c4:	f04f 0200 	mov.w	r2, #0
 80039c8:	d124      	bne.n	8003a14 <_dtoa_r+0x60c>
 80039ca:	4b1b      	ldr	r3, [pc, #108]	; (8003a38 <_dtoa_r+0x630>)
 80039cc:	4650      	mov	r0, sl
 80039ce:	4659      	mov	r1, fp
 80039d0:	f7fc fc5c 	bl	800028c <__adddf3>
 80039d4:	4602      	mov	r2, r0
 80039d6:	460b      	mov	r3, r1
 80039d8:	4640      	mov	r0, r8
 80039da:	4649      	mov	r1, r9
 80039dc:	f7fd f89c 	bl	8000b18 <__aeabi_dcmpgt>
 80039e0:	2800      	cmp	r0, #0
 80039e2:	d173      	bne.n	8003acc <_dtoa_r+0x6c4>
 80039e4:	4652      	mov	r2, sl
 80039e6:	465b      	mov	r3, fp
 80039e8:	4913      	ldr	r1, [pc, #76]	; (8003a38 <_dtoa_r+0x630>)
 80039ea:	2000      	movs	r0, #0
 80039ec:	f7fc fc4c 	bl	8000288 <__aeabi_dsub>
 80039f0:	4602      	mov	r2, r0
 80039f2:	460b      	mov	r3, r1
 80039f4:	4640      	mov	r0, r8
 80039f6:	4649      	mov	r1, r9
 80039f8:	f7fd f870 	bl	8000adc <__aeabi_dcmplt>
 80039fc:	2800      	cmp	r0, #0
 80039fe:	f43f af35 	beq.w	800386c <_dtoa_r+0x464>
 8003a02:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8003a04:	1e6b      	subs	r3, r5, #1
 8003a06:	930f      	str	r3, [sp, #60]	; 0x3c
 8003a08:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003a0c:	2b30      	cmp	r3, #48	; 0x30
 8003a0e:	d0f8      	beq.n	8003a02 <_dtoa_r+0x5fa>
 8003a10:	9700      	str	r7, [sp, #0]
 8003a12:	e049      	b.n	8003aa8 <_dtoa_r+0x6a0>
 8003a14:	4b05      	ldr	r3, [pc, #20]	; (8003a2c <_dtoa_r+0x624>)
 8003a16:	f7fc fdef 	bl	80005f8 <__aeabi_dmul>
 8003a1a:	4680      	mov	r8, r0
 8003a1c:	4689      	mov	r9, r1
 8003a1e:	e7bd      	b.n	800399c <_dtoa_r+0x594>
 8003a20:	08005950 	.word	0x08005950
 8003a24:	08005928 	.word	0x08005928
 8003a28:	3ff00000 	.word	0x3ff00000
 8003a2c:	40240000 	.word	0x40240000
 8003a30:	401c0000 	.word	0x401c0000
 8003a34:	40140000 	.word	0x40140000
 8003a38:	3fe00000 	.word	0x3fe00000
 8003a3c:	9d01      	ldr	r5, [sp, #4]
 8003a3e:	4656      	mov	r6, sl
 8003a40:	465f      	mov	r7, fp
 8003a42:	4642      	mov	r2, r8
 8003a44:	464b      	mov	r3, r9
 8003a46:	4630      	mov	r0, r6
 8003a48:	4639      	mov	r1, r7
 8003a4a:	f7fc feff 	bl	800084c <__aeabi_ddiv>
 8003a4e:	f7fd f883 	bl	8000b58 <__aeabi_d2iz>
 8003a52:	4682      	mov	sl, r0
 8003a54:	f7fc fd66 	bl	8000524 <__aeabi_i2d>
 8003a58:	4642      	mov	r2, r8
 8003a5a:	464b      	mov	r3, r9
 8003a5c:	f7fc fdcc 	bl	80005f8 <__aeabi_dmul>
 8003a60:	4602      	mov	r2, r0
 8003a62:	460b      	mov	r3, r1
 8003a64:	4630      	mov	r0, r6
 8003a66:	4639      	mov	r1, r7
 8003a68:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8003a6c:	f7fc fc0c 	bl	8000288 <__aeabi_dsub>
 8003a70:	f805 6b01 	strb.w	r6, [r5], #1
 8003a74:	9e01      	ldr	r6, [sp, #4]
 8003a76:	9f03      	ldr	r7, [sp, #12]
 8003a78:	1bae      	subs	r6, r5, r6
 8003a7a:	42b7      	cmp	r7, r6
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	460b      	mov	r3, r1
 8003a80:	d135      	bne.n	8003aee <_dtoa_r+0x6e6>
 8003a82:	f7fc fc03 	bl	800028c <__adddf3>
 8003a86:	4642      	mov	r2, r8
 8003a88:	464b      	mov	r3, r9
 8003a8a:	4606      	mov	r6, r0
 8003a8c:	460f      	mov	r7, r1
 8003a8e:	f7fd f843 	bl	8000b18 <__aeabi_dcmpgt>
 8003a92:	b9d0      	cbnz	r0, 8003aca <_dtoa_r+0x6c2>
 8003a94:	4642      	mov	r2, r8
 8003a96:	464b      	mov	r3, r9
 8003a98:	4630      	mov	r0, r6
 8003a9a:	4639      	mov	r1, r7
 8003a9c:	f7fd f814 	bl	8000ac8 <__aeabi_dcmpeq>
 8003aa0:	b110      	cbz	r0, 8003aa8 <_dtoa_r+0x6a0>
 8003aa2:	f01a 0f01 	tst.w	sl, #1
 8003aa6:	d110      	bne.n	8003aca <_dtoa_r+0x6c2>
 8003aa8:	4620      	mov	r0, r4
 8003aaa:	ee18 1a10 	vmov	r1, s16
 8003aae:	f000 faf3 	bl	8004098 <_Bfree>
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	9800      	ldr	r0, [sp, #0]
 8003ab6:	702b      	strb	r3, [r5, #0]
 8003ab8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003aba:	3001      	adds	r0, #1
 8003abc:	6018      	str	r0, [r3, #0]
 8003abe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	f43f acf1 	beq.w	80034a8 <_dtoa_r+0xa0>
 8003ac6:	601d      	str	r5, [r3, #0]
 8003ac8:	e4ee      	b.n	80034a8 <_dtoa_r+0xa0>
 8003aca:	9f00      	ldr	r7, [sp, #0]
 8003acc:	462b      	mov	r3, r5
 8003ace:	461d      	mov	r5, r3
 8003ad0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003ad4:	2a39      	cmp	r2, #57	; 0x39
 8003ad6:	d106      	bne.n	8003ae6 <_dtoa_r+0x6de>
 8003ad8:	9a01      	ldr	r2, [sp, #4]
 8003ada:	429a      	cmp	r2, r3
 8003adc:	d1f7      	bne.n	8003ace <_dtoa_r+0x6c6>
 8003ade:	9901      	ldr	r1, [sp, #4]
 8003ae0:	2230      	movs	r2, #48	; 0x30
 8003ae2:	3701      	adds	r7, #1
 8003ae4:	700a      	strb	r2, [r1, #0]
 8003ae6:	781a      	ldrb	r2, [r3, #0]
 8003ae8:	3201      	adds	r2, #1
 8003aea:	701a      	strb	r2, [r3, #0]
 8003aec:	e790      	b.n	8003a10 <_dtoa_r+0x608>
 8003aee:	4ba6      	ldr	r3, [pc, #664]	; (8003d88 <_dtoa_r+0x980>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	f7fc fd81 	bl	80005f8 <__aeabi_dmul>
 8003af6:	2200      	movs	r2, #0
 8003af8:	2300      	movs	r3, #0
 8003afa:	4606      	mov	r6, r0
 8003afc:	460f      	mov	r7, r1
 8003afe:	f7fc ffe3 	bl	8000ac8 <__aeabi_dcmpeq>
 8003b02:	2800      	cmp	r0, #0
 8003b04:	d09d      	beq.n	8003a42 <_dtoa_r+0x63a>
 8003b06:	e7cf      	b.n	8003aa8 <_dtoa_r+0x6a0>
 8003b08:	9a08      	ldr	r2, [sp, #32]
 8003b0a:	2a00      	cmp	r2, #0
 8003b0c:	f000 80d7 	beq.w	8003cbe <_dtoa_r+0x8b6>
 8003b10:	9a06      	ldr	r2, [sp, #24]
 8003b12:	2a01      	cmp	r2, #1
 8003b14:	f300 80ba 	bgt.w	8003c8c <_dtoa_r+0x884>
 8003b18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003b1a:	2a00      	cmp	r2, #0
 8003b1c:	f000 80b2 	beq.w	8003c84 <_dtoa_r+0x87c>
 8003b20:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003b24:	9e07      	ldr	r6, [sp, #28]
 8003b26:	9d04      	ldr	r5, [sp, #16]
 8003b28:	9a04      	ldr	r2, [sp, #16]
 8003b2a:	441a      	add	r2, r3
 8003b2c:	9204      	str	r2, [sp, #16]
 8003b2e:	9a05      	ldr	r2, [sp, #20]
 8003b30:	2101      	movs	r1, #1
 8003b32:	441a      	add	r2, r3
 8003b34:	4620      	mov	r0, r4
 8003b36:	9205      	str	r2, [sp, #20]
 8003b38:	f000 fb66 	bl	8004208 <__i2b>
 8003b3c:	4607      	mov	r7, r0
 8003b3e:	2d00      	cmp	r5, #0
 8003b40:	dd0c      	ble.n	8003b5c <_dtoa_r+0x754>
 8003b42:	9b05      	ldr	r3, [sp, #20]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	dd09      	ble.n	8003b5c <_dtoa_r+0x754>
 8003b48:	42ab      	cmp	r3, r5
 8003b4a:	9a04      	ldr	r2, [sp, #16]
 8003b4c:	bfa8      	it	ge
 8003b4e:	462b      	movge	r3, r5
 8003b50:	1ad2      	subs	r2, r2, r3
 8003b52:	9204      	str	r2, [sp, #16]
 8003b54:	9a05      	ldr	r2, [sp, #20]
 8003b56:	1aed      	subs	r5, r5, r3
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	9305      	str	r3, [sp, #20]
 8003b5c:	9b07      	ldr	r3, [sp, #28]
 8003b5e:	b31b      	cbz	r3, 8003ba8 <_dtoa_r+0x7a0>
 8003b60:	9b08      	ldr	r3, [sp, #32]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	f000 80af 	beq.w	8003cc6 <_dtoa_r+0x8be>
 8003b68:	2e00      	cmp	r6, #0
 8003b6a:	dd13      	ble.n	8003b94 <_dtoa_r+0x78c>
 8003b6c:	4639      	mov	r1, r7
 8003b6e:	4632      	mov	r2, r6
 8003b70:	4620      	mov	r0, r4
 8003b72:	f000 fc09 	bl	8004388 <__pow5mult>
 8003b76:	ee18 2a10 	vmov	r2, s16
 8003b7a:	4601      	mov	r1, r0
 8003b7c:	4607      	mov	r7, r0
 8003b7e:	4620      	mov	r0, r4
 8003b80:	f000 fb58 	bl	8004234 <__multiply>
 8003b84:	ee18 1a10 	vmov	r1, s16
 8003b88:	4680      	mov	r8, r0
 8003b8a:	4620      	mov	r0, r4
 8003b8c:	f000 fa84 	bl	8004098 <_Bfree>
 8003b90:	ee08 8a10 	vmov	s16, r8
 8003b94:	9b07      	ldr	r3, [sp, #28]
 8003b96:	1b9a      	subs	r2, r3, r6
 8003b98:	d006      	beq.n	8003ba8 <_dtoa_r+0x7a0>
 8003b9a:	ee18 1a10 	vmov	r1, s16
 8003b9e:	4620      	mov	r0, r4
 8003ba0:	f000 fbf2 	bl	8004388 <__pow5mult>
 8003ba4:	ee08 0a10 	vmov	s16, r0
 8003ba8:	2101      	movs	r1, #1
 8003baa:	4620      	mov	r0, r4
 8003bac:	f000 fb2c 	bl	8004208 <__i2b>
 8003bb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	4606      	mov	r6, r0
 8003bb6:	f340 8088 	ble.w	8003cca <_dtoa_r+0x8c2>
 8003bba:	461a      	mov	r2, r3
 8003bbc:	4601      	mov	r1, r0
 8003bbe:	4620      	mov	r0, r4
 8003bc0:	f000 fbe2 	bl	8004388 <__pow5mult>
 8003bc4:	9b06      	ldr	r3, [sp, #24]
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	4606      	mov	r6, r0
 8003bca:	f340 8081 	ble.w	8003cd0 <_dtoa_r+0x8c8>
 8003bce:	f04f 0800 	mov.w	r8, #0
 8003bd2:	6933      	ldr	r3, [r6, #16]
 8003bd4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003bd8:	6918      	ldr	r0, [r3, #16]
 8003bda:	f000 fac5 	bl	8004168 <__hi0bits>
 8003bde:	f1c0 0020 	rsb	r0, r0, #32
 8003be2:	9b05      	ldr	r3, [sp, #20]
 8003be4:	4418      	add	r0, r3
 8003be6:	f010 001f 	ands.w	r0, r0, #31
 8003bea:	f000 8092 	beq.w	8003d12 <_dtoa_r+0x90a>
 8003bee:	f1c0 0320 	rsb	r3, r0, #32
 8003bf2:	2b04      	cmp	r3, #4
 8003bf4:	f340 808a 	ble.w	8003d0c <_dtoa_r+0x904>
 8003bf8:	f1c0 001c 	rsb	r0, r0, #28
 8003bfc:	9b04      	ldr	r3, [sp, #16]
 8003bfe:	4403      	add	r3, r0
 8003c00:	9304      	str	r3, [sp, #16]
 8003c02:	9b05      	ldr	r3, [sp, #20]
 8003c04:	4403      	add	r3, r0
 8003c06:	4405      	add	r5, r0
 8003c08:	9305      	str	r3, [sp, #20]
 8003c0a:	9b04      	ldr	r3, [sp, #16]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	dd07      	ble.n	8003c20 <_dtoa_r+0x818>
 8003c10:	ee18 1a10 	vmov	r1, s16
 8003c14:	461a      	mov	r2, r3
 8003c16:	4620      	mov	r0, r4
 8003c18:	f000 fc10 	bl	800443c <__lshift>
 8003c1c:	ee08 0a10 	vmov	s16, r0
 8003c20:	9b05      	ldr	r3, [sp, #20]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	dd05      	ble.n	8003c32 <_dtoa_r+0x82a>
 8003c26:	4631      	mov	r1, r6
 8003c28:	461a      	mov	r2, r3
 8003c2a:	4620      	mov	r0, r4
 8003c2c:	f000 fc06 	bl	800443c <__lshift>
 8003c30:	4606      	mov	r6, r0
 8003c32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d06e      	beq.n	8003d16 <_dtoa_r+0x90e>
 8003c38:	ee18 0a10 	vmov	r0, s16
 8003c3c:	4631      	mov	r1, r6
 8003c3e:	f000 fc6d 	bl	800451c <__mcmp>
 8003c42:	2800      	cmp	r0, #0
 8003c44:	da67      	bge.n	8003d16 <_dtoa_r+0x90e>
 8003c46:	9b00      	ldr	r3, [sp, #0]
 8003c48:	3b01      	subs	r3, #1
 8003c4a:	ee18 1a10 	vmov	r1, s16
 8003c4e:	9300      	str	r3, [sp, #0]
 8003c50:	220a      	movs	r2, #10
 8003c52:	2300      	movs	r3, #0
 8003c54:	4620      	mov	r0, r4
 8003c56:	f000 fa41 	bl	80040dc <__multadd>
 8003c5a:	9b08      	ldr	r3, [sp, #32]
 8003c5c:	ee08 0a10 	vmov	s16, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	f000 81b1 	beq.w	8003fc8 <_dtoa_r+0xbc0>
 8003c66:	2300      	movs	r3, #0
 8003c68:	4639      	mov	r1, r7
 8003c6a:	220a      	movs	r2, #10
 8003c6c:	4620      	mov	r0, r4
 8003c6e:	f000 fa35 	bl	80040dc <__multadd>
 8003c72:	9b02      	ldr	r3, [sp, #8]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	4607      	mov	r7, r0
 8003c78:	f300 808e 	bgt.w	8003d98 <_dtoa_r+0x990>
 8003c7c:	9b06      	ldr	r3, [sp, #24]
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	dc51      	bgt.n	8003d26 <_dtoa_r+0x91e>
 8003c82:	e089      	b.n	8003d98 <_dtoa_r+0x990>
 8003c84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003c86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003c8a:	e74b      	b.n	8003b24 <_dtoa_r+0x71c>
 8003c8c:	9b03      	ldr	r3, [sp, #12]
 8003c8e:	1e5e      	subs	r6, r3, #1
 8003c90:	9b07      	ldr	r3, [sp, #28]
 8003c92:	42b3      	cmp	r3, r6
 8003c94:	bfbf      	itttt	lt
 8003c96:	9b07      	ldrlt	r3, [sp, #28]
 8003c98:	9607      	strlt	r6, [sp, #28]
 8003c9a:	1af2      	sublt	r2, r6, r3
 8003c9c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8003c9e:	bfb6      	itet	lt
 8003ca0:	189b      	addlt	r3, r3, r2
 8003ca2:	1b9e      	subge	r6, r3, r6
 8003ca4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8003ca6:	9b03      	ldr	r3, [sp, #12]
 8003ca8:	bfb8      	it	lt
 8003caa:	2600      	movlt	r6, #0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	bfb7      	itett	lt
 8003cb0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8003cb4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8003cb8:	1a9d      	sublt	r5, r3, r2
 8003cba:	2300      	movlt	r3, #0
 8003cbc:	e734      	b.n	8003b28 <_dtoa_r+0x720>
 8003cbe:	9e07      	ldr	r6, [sp, #28]
 8003cc0:	9d04      	ldr	r5, [sp, #16]
 8003cc2:	9f08      	ldr	r7, [sp, #32]
 8003cc4:	e73b      	b.n	8003b3e <_dtoa_r+0x736>
 8003cc6:	9a07      	ldr	r2, [sp, #28]
 8003cc8:	e767      	b.n	8003b9a <_dtoa_r+0x792>
 8003cca:	9b06      	ldr	r3, [sp, #24]
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	dc18      	bgt.n	8003d02 <_dtoa_r+0x8fa>
 8003cd0:	f1ba 0f00 	cmp.w	sl, #0
 8003cd4:	d115      	bne.n	8003d02 <_dtoa_r+0x8fa>
 8003cd6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8003cda:	b993      	cbnz	r3, 8003d02 <_dtoa_r+0x8fa>
 8003cdc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8003ce0:	0d1b      	lsrs	r3, r3, #20
 8003ce2:	051b      	lsls	r3, r3, #20
 8003ce4:	b183      	cbz	r3, 8003d08 <_dtoa_r+0x900>
 8003ce6:	9b04      	ldr	r3, [sp, #16]
 8003ce8:	3301      	adds	r3, #1
 8003cea:	9304      	str	r3, [sp, #16]
 8003cec:	9b05      	ldr	r3, [sp, #20]
 8003cee:	3301      	adds	r3, #1
 8003cf0:	9305      	str	r3, [sp, #20]
 8003cf2:	f04f 0801 	mov.w	r8, #1
 8003cf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	f47f af6a 	bne.w	8003bd2 <_dtoa_r+0x7ca>
 8003cfe:	2001      	movs	r0, #1
 8003d00:	e76f      	b.n	8003be2 <_dtoa_r+0x7da>
 8003d02:	f04f 0800 	mov.w	r8, #0
 8003d06:	e7f6      	b.n	8003cf6 <_dtoa_r+0x8ee>
 8003d08:	4698      	mov	r8, r3
 8003d0a:	e7f4      	b.n	8003cf6 <_dtoa_r+0x8ee>
 8003d0c:	f43f af7d 	beq.w	8003c0a <_dtoa_r+0x802>
 8003d10:	4618      	mov	r0, r3
 8003d12:	301c      	adds	r0, #28
 8003d14:	e772      	b.n	8003bfc <_dtoa_r+0x7f4>
 8003d16:	9b03      	ldr	r3, [sp, #12]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	dc37      	bgt.n	8003d8c <_dtoa_r+0x984>
 8003d1c:	9b06      	ldr	r3, [sp, #24]
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	dd34      	ble.n	8003d8c <_dtoa_r+0x984>
 8003d22:	9b03      	ldr	r3, [sp, #12]
 8003d24:	9302      	str	r3, [sp, #8]
 8003d26:	9b02      	ldr	r3, [sp, #8]
 8003d28:	b96b      	cbnz	r3, 8003d46 <_dtoa_r+0x93e>
 8003d2a:	4631      	mov	r1, r6
 8003d2c:	2205      	movs	r2, #5
 8003d2e:	4620      	mov	r0, r4
 8003d30:	f000 f9d4 	bl	80040dc <__multadd>
 8003d34:	4601      	mov	r1, r0
 8003d36:	4606      	mov	r6, r0
 8003d38:	ee18 0a10 	vmov	r0, s16
 8003d3c:	f000 fbee 	bl	800451c <__mcmp>
 8003d40:	2800      	cmp	r0, #0
 8003d42:	f73f adbb 	bgt.w	80038bc <_dtoa_r+0x4b4>
 8003d46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d48:	9d01      	ldr	r5, [sp, #4]
 8003d4a:	43db      	mvns	r3, r3
 8003d4c:	9300      	str	r3, [sp, #0]
 8003d4e:	f04f 0800 	mov.w	r8, #0
 8003d52:	4631      	mov	r1, r6
 8003d54:	4620      	mov	r0, r4
 8003d56:	f000 f99f 	bl	8004098 <_Bfree>
 8003d5a:	2f00      	cmp	r7, #0
 8003d5c:	f43f aea4 	beq.w	8003aa8 <_dtoa_r+0x6a0>
 8003d60:	f1b8 0f00 	cmp.w	r8, #0
 8003d64:	d005      	beq.n	8003d72 <_dtoa_r+0x96a>
 8003d66:	45b8      	cmp	r8, r7
 8003d68:	d003      	beq.n	8003d72 <_dtoa_r+0x96a>
 8003d6a:	4641      	mov	r1, r8
 8003d6c:	4620      	mov	r0, r4
 8003d6e:	f000 f993 	bl	8004098 <_Bfree>
 8003d72:	4639      	mov	r1, r7
 8003d74:	4620      	mov	r0, r4
 8003d76:	f000 f98f 	bl	8004098 <_Bfree>
 8003d7a:	e695      	b.n	8003aa8 <_dtoa_r+0x6a0>
 8003d7c:	2600      	movs	r6, #0
 8003d7e:	4637      	mov	r7, r6
 8003d80:	e7e1      	b.n	8003d46 <_dtoa_r+0x93e>
 8003d82:	9700      	str	r7, [sp, #0]
 8003d84:	4637      	mov	r7, r6
 8003d86:	e599      	b.n	80038bc <_dtoa_r+0x4b4>
 8003d88:	40240000 	.word	0x40240000
 8003d8c:	9b08      	ldr	r3, [sp, #32]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	f000 80ca 	beq.w	8003f28 <_dtoa_r+0xb20>
 8003d94:	9b03      	ldr	r3, [sp, #12]
 8003d96:	9302      	str	r3, [sp, #8]
 8003d98:	2d00      	cmp	r5, #0
 8003d9a:	dd05      	ble.n	8003da8 <_dtoa_r+0x9a0>
 8003d9c:	4639      	mov	r1, r7
 8003d9e:	462a      	mov	r2, r5
 8003da0:	4620      	mov	r0, r4
 8003da2:	f000 fb4b 	bl	800443c <__lshift>
 8003da6:	4607      	mov	r7, r0
 8003da8:	f1b8 0f00 	cmp.w	r8, #0
 8003dac:	d05b      	beq.n	8003e66 <_dtoa_r+0xa5e>
 8003dae:	6879      	ldr	r1, [r7, #4]
 8003db0:	4620      	mov	r0, r4
 8003db2:	f000 f931 	bl	8004018 <_Balloc>
 8003db6:	4605      	mov	r5, r0
 8003db8:	b928      	cbnz	r0, 8003dc6 <_dtoa_r+0x9be>
 8003dba:	4b87      	ldr	r3, [pc, #540]	; (8003fd8 <_dtoa_r+0xbd0>)
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8003dc2:	f7ff bb3b 	b.w	800343c <_dtoa_r+0x34>
 8003dc6:	693a      	ldr	r2, [r7, #16]
 8003dc8:	3202      	adds	r2, #2
 8003dca:	0092      	lsls	r2, r2, #2
 8003dcc:	f107 010c 	add.w	r1, r7, #12
 8003dd0:	300c      	adds	r0, #12
 8003dd2:	f000 f913 	bl	8003ffc <memcpy>
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	4629      	mov	r1, r5
 8003dda:	4620      	mov	r0, r4
 8003ddc:	f000 fb2e 	bl	800443c <__lshift>
 8003de0:	9b01      	ldr	r3, [sp, #4]
 8003de2:	f103 0901 	add.w	r9, r3, #1
 8003de6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8003dea:	4413      	add	r3, r2
 8003dec:	9305      	str	r3, [sp, #20]
 8003dee:	f00a 0301 	and.w	r3, sl, #1
 8003df2:	46b8      	mov	r8, r7
 8003df4:	9304      	str	r3, [sp, #16]
 8003df6:	4607      	mov	r7, r0
 8003df8:	4631      	mov	r1, r6
 8003dfa:	ee18 0a10 	vmov	r0, s16
 8003dfe:	f7ff fa76 	bl	80032ee <quorem>
 8003e02:	4641      	mov	r1, r8
 8003e04:	9002      	str	r0, [sp, #8]
 8003e06:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8003e0a:	ee18 0a10 	vmov	r0, s16
 8003e0e:	f000 fb85 	bl	800451c <__mcmp>
 8003e12:	463a      	mov	r2, r7
 8003e14:	9003      	str	r0, [sp, #12]
 8003e16:	4631      	mov	r1, r6
 8003e18:	4620      	mov	r0, r4
 8003e1a:	f000 fb9b 	bl	8004554 <__mdiff>
 8003e1e:	68c2      	ldr	r2, [r0, #12]
 8003e20:	f109 3bff 	add.w	fp, r9, #4294967295
 8003e24:	4605      	mov	r5, r0
 8003e26:	bb02      	cbnz	r2, 8003e6a <_dtoa_r+0xa62>
 8003e28:	4601      	mov	r1, r0
 8003e2a:	ee18 0a10 	vmov	r0, s16
 8003e2e:	f000 fb75 	bl	800451c <__mcmp>
 8003e32:	4602      	mov	r2, r0
 8003e34:	4629      	mov	r1, r5
 8003e36:	4620      	mov	r0, r4
 8003e38:	9207      	str	r2, [sp, #28]
 8003e3a:	f000 f92d 	bl	8004098 <_Bfree>
 8003e3e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8003e42:	ea43 0102 	orr.w	r1, r3, r2
 8003e46:	9b04      	ldr	r3, [sp, #16]
 8003e48:	430b      	orrs	r3, r1
 8003e4a:	464d      	mov	r5, r9
 8003e4c:	d10f      	bne.n	8003e6e <_dtoa_r+0xa66>
 8003e4e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8003e52:	d02a      	beq.n	8003eaa <_dtoa_r+0xaa2>
 8003e54:	9b03      	ldr	r3, [sp, #12]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	dd02      	ble.n	8003e60 <_dtoa_r+0xa58>
 8003e5a:	9b02      	ldr	r3, [sp, #8]
 8003e5c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8003e60:	f88b a000 	strb.w	sl, [fp]
 8003e64:	e775      	b.n	8003d52 <_dtoa_r+0x94a>
 8003e66:	4638      	mov	r0, r7
 8003e68:	e7ba      	b.n	8003de0 <_dtoa_r+0x9d8>
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	e7e2      	b.n	8003e34 <_dtoa_r+0xa2c>
 8003e6e:	9b03      	ldr	r3, [sp, #12]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	db04      	blt.n	8003e7e <_dtoa_r+0xa76>
 8003e74:	9906      	ldr	r1, [sp, #24]
 8003e76:	430b      	orrs	r3, r1
 8003e78:	9904      	ldr	r1, [sp, #16]
 8003e7a:	430b      	orrs	r3, r1
 8003e7c:	d122      	bne.n	8003ec4 <_dtoa_r+0xabc>
 8003e7e:	2a00      	cmp	r2, #0
 8003e80:	ddee      	ble.n	8003e60 <_dtoa_r+0xa58>
 8003e82:	ee18 1a10 	vmov	r1, s16
 8003e86:	2201      	movs	r2, #1
 8003e88:	4620      	mov	r0, r4
 8003e8a:	f000 fad7 	bl	800443c <__lshift>
 8003e8e:	4631      	mov	r1, r6
 8003e90:	ee08 0a10 	vmov	s16, r0
 8003e94:	f000 fb42 	bl	800451c <__mcmp>
 8003e98:	2800      	cmp	r0, #0
 8003e9a:	dc03      	bgt.n	8003ea4 <_dtoa_r+0xa9c>
 8003e9c:	d1e0      	bne.n	8003e60 <_dtoa_r+0xa58>
 8003e9e:	f01a 0f01 	tst.w	sl, #1
 8003ea2:	d0dd      	beq.n	8003e60 <_dtoa_r+0xa58>
 8003ea4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8003ea8:	d1d7      	bne.n	8003e5a <_dtoa_r+0xa52>
 8003eaa:	2339      	movs	r3, #57	; 0x39
 8003eac:	f88b 3000 	strb.w	r3, [fp]
 8003eb0:	462b      	mov	r3, r5
 8003eb2:	461d      	mov	r5, r3
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003eba:	2a39      	cmp	r2, #57	; 0x39
 8003ebc:	d071      	beq.n	8003fa2 <_dtoa_r+0xb9a>
 8003ebe:	3201      	adds	r2, #1
 8003ec0:	701a      	strb	r2, [r3, #0]
 8003ec2:	e746      	b.n	8003d52 <_dtoa_r+0x94a>
 8003ec4:	2a00      	cmp	r2, #0
 8003ec6:	dd07      	ble.n	8003ed8 <_dtoa_r+0xad0>
 8003ec8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8003ecc:	d0ed      	beq.n	8003eaa <_dtoa_r+0xaa2>
 8003ece:	f10a 0301 	add.w	r3, sl, #1
 8003ed2:	f88b 3000 	strb.w	r3, [fp]
 8003ed6:	e73c      	b.n	8003d52 <_dtoa_r+0x94a>
 8003ed8:	9b05      	ldr	r3, [sp, #20]
 8003eda:	f809 ac01 	strb.w	sl, [r9, #-1]
 8003ede:	4599      	cmp	r9, r3
 8003ee0:	d047      	beq.n	8003f72 <_dtoa_r+0xb6a>
 8003ee2:	ee18 1a10 	vmov	r1, s16
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	220a      	movs	r2, #10
 8003eea:	4620      	mov	r0, r4
 8003eec:	f000 f8f6 	bl	80040dc <__multadd>
 8003ef0:	45b8      	cmp	r8, r7
 8003ef2:	ee08 0a10 	vmov	s16, r0
 8003ef6:	f04f 0300 	mov.w	r3, #0
 8003efa:	f04f 020a 	mov.w	r2, #10
 8003efe:	4641      	mov	r1, r8
 8003f00:	4620      	mov	r0, r4
 8003f02:	d106      	bne.n	8003f12 <_dtoa_r+0xb0a>
 8003f04:	f000 f8ea 	bl	80040dc <__multadd>
 8003f08:	4680      	mov	r8, r0
 8003f0a:	4607      	mov	r7, r0
 8003f0c:	f109 0901 	add.w	r9, r9, #1
 8003f10:	e772      	b.n	8003df8 <_dtoa_r+0x9f0>
 8003f12:	f000 f8e3 	bl	80040dc <__multadd>
 8003f16:	4639      	mov	r1, r7
 8003f18:	4680      	mov	r8, r0
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	220a      	movs	r2, #10
 8003f1e:	4620      	mov	r0, r4
 8003f20:	f000 f8dc 	bl	80040dc <__multadd>
 8003f24:	4607      	mov	r7, r0
 8003f26:	e7f1      	b.n	8003f0c <_dtoa_r+0xb04>
 8003f28:	9b03      	ldr	r3, [sp, #12]
 8003f2a:	9302      	str	r3, [sp, #8]
 8003f2c:	9d01      	ldr	r5, [sp, #4]
 8003f2e:	ee18 0a10 	vmov	r0, s16
 8003f32:	4631      	mov	r1, r6
 8003f34:	f7ff f9db 	bl	80032ee <quorem>
 8003f38:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8003f3c:	9b01      	ldr	r3, [sp, #4]
 8003f3e:	f805 ab01 	strb.w	sl, [r5], #1
 8003f42:	1aea      	subs	r2, r5, r3
 8003f44:	9b02      	ldr	r3, [sp, #8]
 8003f46:	4293      	cmp	r3, r2
 8003f48:	dd09      	ble.n	8003f5e <_dtoa_r+0xb56>
 8003f4a:	ee18 1a10 	vmov	r1, s16
 8003f4e:	2300      	movs	r3, #0
 8003f50:	220a      	movs	r2, #10
 8003f52:	4620      	mov	r0, r4
 8003f54:	f000 f8c2 	bl	80040dc <__multadd>
 8003f58:	ee08 0a10 	vmov	s16, r0
 8003f5c:	e7e7      	b.n	8003f2e <_dtoa_r+0xb26>
 8003f5e:	9b02      	ldr	r3, [sp, #8]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	bfc8      	it	gt
 8003f64:	461d      	movgt	r5, r3
 8003f66:	9b01      	ldr	r3, [sp, #4]
 8003f68:	bfd8      	it	le
 8003f6a:	2501      	movle	r5, #1
 8003f6c:	441d      	add	r5, r3
 8003f6e:	f04f 0800 	mov.w	r8, #0
 8003f72:	ee18 1a10 	vmov	r1, s16
 8003f76:	2201      	movs	r2, #1
 8003f78:	4620      	mov	r0, r4
 8003f7a:	f000 fa5f 	bl	800443c <__lshift>
 8003f7e:	4631      	mov	r1, r6
 8003f80:	ee08 0a10 	vmov	s16, r0
 8003f84:	f000 faca 	bl	800451c <__mcmp>
 8003f88:	2800      	cmp	r0, #0
 8003f8a:	dc91      	bgt.n	8003eb0 <_dtoa_r+0xaa8>
 8003f8c:	d102      	bne.n	8003f94 <_dtoa_r+0xb8c>
 8003f8e:	f01a 0f01 	tst.w	sl, #1
 8003f92:	d18d      	bne.n	8003eb0 <_dtoa_r+0xaa8>
 8003f94:	462b      	mov	r3, r5
 8003f96:	461d      	mov	r5, r3
 8003f98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003f9c:	2a30      	cmp	r2, #48	; 0x30
 8003f9e:	d0fa      	beq.n	8003f96 <_dtoa_r+0xb8e>
 8003fa0:	e6d7      	b.n	8003d52 <_dtoa_r+0x94a>
 8003fa2:	9a01      	ldr	r2, [sp, #4]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d184      	bne.n	8003eb2 <_dtoa_r+0xaaa>
 8003fa8:	9b00      	ldr	r3, [sp, #0]
 8003faa:	3301      	adds	r3, #1
 8003fac:	9300      	str	r3, [sp, #0]
 8003fae:	2331      	movs	r3, #49	; 0x31
 8003fb0:	7013      	strb	r3, [r2, #0]
 8003fb2:	e6ce      	b.n	8003d52 <_dtoa_r+0x94a>
 8003fb4:	4b09      	ldr	r3, [pc, #36]	; (8003fdc <_dtoa_r+0xbd4>)
 8003fb6:	f7ff ba95 	b.w	80034e4 <_dtoa_r+0xdc>
 8003fba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	f47f aa6e 	bne.w	800349e <_dtoa_r+0x96>
 8003fc2:	4b07      	ldr	r3, [pc, #28]	; (8003fe0 <_dtoa_r+0xbd8>)
 8003fc4:	f7ff ba8e 	b.w	80034e4 <_dtoa_r+0xdc>
 8003fc8:	9b02      	ldr	r3, [sp, #8]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	dcae      	bgt.n	8003f2c <_dtoa_r+0xb24>
 8003fce:	9b06      	ldr	r3, [sp, #24]
 8003fd0:	2b02      	cmp	r3, #2
 8003fd2:	f73f aea8 	bgt.w	8003d26 <_dtoa_r+0x91e>
 8003fd6:	e7a9      	b.n	8003f2c <_dtoa_r+0xb24>
 8003fd8:	080058b7 	.word	0x080058b7
 8003fdc:	08005814 	.word	0x08005814
 8003fe0:	08005838 	.word	0x08005838

08003fe4 <_localeconv_r>:
 8003fe4:	4800      	ldr	r0, [pc, #0]	; (8003fe8 <_localeconv_r+0x4>)
 8003fe6:	4770      	bx	lr
 8003fe8:	20000158 	.word	0x20000158

08003fec <malloc>:
 8003fec:	4b02      	ldr	r3, [pc, #8]	; (8003ff8 <malloc+0xc>)
 8003fee:	4601      	mov	r1, r0
 8003ff0:	6818      	ldr	r0, [r3, #0]
 8003ff2:	f000 bc17 	b.w	8004824 <_malloc_r>
 8003ff6:	bf00      	nop
 8003ff8:	20000004 	.word	0x20000004

08003ffc <memcpy>:
 8003ffc:	440a      	add	r2, r1
 8003ffe:	4291      	cmp	r1, r2
 8004000:	f100 33ff 	add.w	r3, r0, #4294967295
 8004004:	d100      	bne.n	8004008 <memcpy+0xc>
 8004006:	4770      	bx	lr
 8004008:	b510      	push	{r4, lr}
 800400a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800400e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004012:	4291      	cmp	r1, r2
 8004014:	d1f9      	bne.n	800400a <memcpy+0xe>
 8004016:	bd10      	pop	{r4, pc}

08004018 <_Balloc>:
 8004018:	b570      	push	{r4, r5, r6, lr}
 800401a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800401c:	4604      	mov	r4, r0
 800401e:	460d      	mov	r5, r1
 8004020:	b976      	cbnz	r6, 8004040 <_Balloc+0x28>
 8004022:	2010      	movs	r0, #16
 8004024:	f7ff ffe2 	bl	8003fec <malloc>
 8004028:	4602      	mov	r2, r0
 800402a:	6260      	str	r0, [r4, #36]	; 0x24
 800402c:	b920      	cbnz	r0, 8004038 <_Balloc+0x20>
 800402e:	4b18      	ldr	r3, [pc, #96]	; (8004090 <_Balloc+0x78>)
 8004030:	4818      	ldr	r0, [pc, #96]	; (8004094 <_Balloc+0x7c>)
 8004032:	2166      	movs	r1, #102	; 0x66
 8004034:	f000 fdd6 	bl	8004be4 <__assert_func>
 8004038:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800403c:	6006      	str	r6, [r0, #0]
 800403e:	60c6      	str	r6, [r0, #12]
 8004040:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004042:	68f3      	ldr	r3, [r6, #12]
 8004044:	b183      	cbz	r3, 8004068 <_Balloc+0x50>
 8004046:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800404e:	b9b8      	cbnz	r0, 8004080 <_Balloc+0x68>
 8004050:	2101      	movs	r1, #1
 8004052:	fa01 f605 	lsl.w	r6, r1, r5
 8004056:	1d72      	adds	r2, r6, #5
 8004058:	0092      	lsls	r2, r2, #2
 800405a:	4620      	mov	r0, r4
 800405c:	f000 fb60 	bl	8004720 <_calloc_r>
 8004060:	b160      	cbz	r0, 800407c <_Balloc+0x64>
 8004062:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004066:	e00e      	b.n	8004086 <_Balloc+0x6e>
 8004068:	2221      	movs	r2, #33	; 0x21
 800406a:	2104      	movs	r1, #4
 800406c:	4620      	mov	r0, r4
 800406e:	f000 fb57 	bl	8004720 <_calloc_r>
 8004072:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004074:	60f0      	str	r0, [r6, #12]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d1e4      	bne.n	8004046 <_Balloc+0x2e>
 800407c:	2000      	movs	r0, #0
 800407e:	bd70      	pop	{r4, r5, r6, pc}
 8004080:	6802      	ldr	r2, [r0, #0]
 8004082:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004086:	2300      	movs	r3, #0
 8004088:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800408c:	e7f7      	b.n	800407e <_Balloc+0x66>
 800408e:	bf00      	nop
 8004090:	08005845 	.word	0x08005845
 8004094:	080058c8 	.word	0x080058c8

08004098 <_Bfree>:
 8004098:	b570      	push	{r4, r5, r6, lr}
 800409a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800409c:	4605      	mov	r5, r0
 800409e:	460c      	mov	r4, r1
 80040a0:	b976      	cbnz	r6, 80040c0 <_Bfree+0x28>
 80040a2:	2010      	movs	r0, #16
 80040a4:	f7ff ffa2 	bl	8003fec <malloc>
 80040a8:	4602      	mov	r2, r0
 80040aa:	6268      	str	r0, [r5, #36]	; 0x24
 80040ac:	b920      	cbnz	r0, 80040b8 <_Bfree+0x20>
 80040ae:	4b09      	ldr	r3, [pc, #36]	; (80040d4 <_Bfree+0x3c>)
 80040b0:	4809      	ldr	r0, [pc, #36]	; (80040d8 <_Bfree+0x40>)
 80040b2:	218a      	movs	r1, #138	; 0x8a
 80040b4:	f000 fd96 	bl	8004be4 <__assert_func>
 80040b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80040bc:	6006      	str	r6, [r0, #0]
 80040be:	60c6      	str	r6, [r0, #12]
 80040c0:	b13c      	cbz	r4, 80040d2 <_Bfree+0x3a>
 80040c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80040c4:	6862      	ldr	r2, [r4, #4]
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80040cc:	6021      	str	r1, [r4, #0]
 80040ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80040d2:	bd70      	pop	{r4, r5, r6, pc}
 80040d4:	08005845 	.word	0x08005845
 80040d8:	080058c8 	.word	0x080058c8

080040dc <__multadd>:
 80040dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040e0:	690d      	ldr	r5, [r1, #16]
 80040e2:	4607      	mov	r7, r0
 80040e4:	460c      	mov	r4, r1
 80040e6:	461e      	mov	r6, r3
 80040e8:	f101 0c14 	add.w	ip, r1, #20
 80040ec:	2000      	movs	r0, #0
 80040ee:	f8dc 3000 	ldr.w	r3, [ip]
 80040f2:	b299      	uxth	r1, r3
 80040f4:	fb02 6101 	mla	r1, r2, r1, r6
 80040f8:	0c1e      	lsrs	r6, r3, #16
 80040fa:	0c0b      	lsrs	r3, r1, #16
 80040fc:	fb02 3306 	mla	r3, r2, r6, r3
 8004100:	b289      	uxth	r1, r1
 8004102:	3001      	adds	r0, #1
 8004104:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004108:	4285      	cmp	r5, r0
 800410a:	f84c 1b04 	str.w	r1, [ip], #4
 800410e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004112:	dcec      	bgt.n	80040ee <__multadd+0x12>
 8004114:	b30e      	cbz	r6, 800415a <__multadd+0x7e>
 8004116:	68a3      	ldr	r3, [r4, #8]
 8004118:	42ab      	cmp	r3, r5
 800411a:	dc19      	bgt.n	8004150 <__multadd+0x74>
 800411c:	6861      	ldr	r1, [r4, #4]
 800411e:	4638      	mov	r0, r7
 8004120:	3101      	adds	r1, #1
 8004122:	f7ff ff79 	bl	8004018 <_Balloc>
 8004126:	4680      	mov	r8, r0
 8004128:	b928      	cbnz	r0, 8004136 <__multadd+0x5a>
 800412a:	4602      	mov	r2, r0
 800412c:	4b0c      	ldr	r3, [pc, #48]	; (8004160 <__multadd+0x84>)
 800412e:	480d      	ldr	r0, [pc, #52]	; (8004164 <__multadd+0x88>)
 8004130:	21b5      	movs	r1, #181	; 0xb5
 8004132:	f000 fd57 	bl	8004be4 <__assert_func>
 8004136:	6922      	ldr	r2, [r4, #16]
 8004138:	3202      	adds	r2, #2
 800413a:	f104 010c 	add.w	r1, r4, #12
 800413e:	0092      	lsls	r2, r2, #2
 8004140:	300c      	adds	r0, #12
 8004142:	f7ff ff5b 	bl	8003ffc <memcpy>
 8004146:	4621      	mov	r1, r4
 8004148:	4638      	mov	r0, r7
 800414a:	f7ff ffa5 	bl	8004098 <_Bfree>
 800414e:	4644      	mov	r4, r8
 8004150:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004154:	3501      	adds	r5, #1
 8004156:	615e      	str	r6, [r3, #20]
 8004158:	6125      	str	r5, [r4, #16]
 800415a:	4620      	mov	r0, r4
 800415c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004160:	080058b7 	.word	0x080058b7
 8004164:	080058c8 	.word	0x080058c8

08004168 <__hi0bits>:
 8004168:	0c03      	lsrs	r3, r0, #16
 800416a:	041b      	lsls	r3, r3, #16
 800416c:	b9d3      	cbnz	r3, 80041a4 <__hi0bits+0x3c>
 800416e:	0400      	lsls	r0, r0, #16
 8004170:	2310      	movs	r3, #16
 8004172:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004176:	bf04      	itt	eq
 8004178:	0200      	lsleq	r0, r0, #8
 800417a:	3308      	addeq	r3, #8
 800417c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004180:	bf04      	itt	eq
 8004182:	0100      	lsleq	r0, r0, #4
 8004184:	3304      	addeq	r3, #4
 8004186:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800418a:	bf04      	itt	eq
 800418c:	0080      	lsleq	r0, r0, #2
 800418e:	3302      	addeq	r3, #2
 8004190:	2800      	cmp	r0, #0
 8004192:	db05      	blt.n	80041a0 <__hi0bits+0x38>
 8004194:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004198:	f103 0301 	add.w	r3, r3, #1
 800419c:	bf08      	it	eq
 800419e:	2320      	moveq	r3, #32
 80041a0:	4618      	mov	r0, r3
 80041a2:	4770      	bx	lr
 80041a4:	2300      	movs	r3, #0
 80041a6:	e7e4      	b.n	8004172 <__hi0bits+0xa>

080041a8 <__lo0bits>:
 80041a8:	6803      	ldr	r3, [r0, #0]
 80041aa:	f013 0207 	ands.w	r2, r3, #7
 80041ae:	4601      	mov	r1, r0
 80041b0:	d00b      	beq.n	80041ca <__lo0bits+0x22>
 80041b2:	07da      	lsls	r2, r3, #31
 80041b4:	d423      	bmi.n	80041fe <__lo0bits+0x56>
 80041b6:	0798      	lsls	r0, r3, #30
 80041b8:	bf49      	itett	mi
 80041ba:	085b      	lsrmi	r3, r3, #1
 80041bc:	089b      	lsrpl	r3, r3, #2
 80041be:	2001      	movmi	r0, #1
 80041c0:	600b      	strmi	r3, [r1, #0]
 80041c2:	bf5c      	itt	pl
 80041c4:	600b      	strpl	r3, [r1, #0]
 80041c6:	2002      	movpl	r0, #2
 80041c8:	4770      	bx	lr
 80041ca:	b298      	uxth	r0, r3
 80041cc:	b9a8      	cbnz	r0, 80041fa <__lo0bits+0x52>
 80041ce:	0c1b      	lsrs	r3, r3, #16
 80041d0:	2010      	movs	r0, #16
 80041d2:	b2da      	uxtb	r2, r3
 80041d4:	b90a      	cbnz	r2, 80041da <__lo0bits+0x32>
 80041d6:	3008      	adds	r0, #8
 80041d8:	0a1b      	lsrs	r3, r3, #8
 80041da:	071a      	lsls	r2, r3, #28
 80041dc:	bf04      	itt	eq
 80041de:	091b      	lsreq	r3, r3, #4
 80041e0:	3004      	addeq	r0, #4
 80041e2:	079a      	lsls	r2, r3, #30
 80041e4:	bf04      	itt	eq
 80041e6:	089b      	lsreq	r3, r3, #2
 80041e8:	3002      	addeq	r0, #2
 80041ea:	07da      	lsls	r2, r3, #31
 80041ec:	d403      	bmi.n	80041f6 <__lo0bits+0x4e>
 80041ee:	085b      	lsrs	r3, r3, #1
 80041f0:	f100 0001 	add.w	r0, r0, #1
 80041f4:	d005      	beq.n	8004202 <__lo0bits+0x5a>
 80041f6:	600b      	str	r3, [r1, #0]
 80041f8:	4770      	bx	lr
 80041fa:	4610      	mov	r0, r2
 80041fc:	e7e9      	b.n	80041d2 <__lo0bits+0x2a>
 80041fe:	2000      	movs	r0, #0
 8004200:	4770      	bx	lr
 8004202:	2020      	movs	r0, #32
 8004204:	4770      	bx	lr
	...

08004208 <__i2b>:
 8004208:	b510      	push	{r4, lr}
 800420a:	460c      	mov	r4, r1
 800420c:	2101      	movs	r1, #1
 800420e:	f7ff ff03 	bl	8004018 <_Balloc>
 8004212:	4602      	mov	r2, r0
 8004214:	b928      	cbnz	r0, 8004222 <__i2b+0x1a>
 8004216:	4b05      	ldr	r3, [pc, #20]	; (800422c <__i2b+0x24>)
 8004218:	4805      	ldr	r0, [pc, #20]	; (8004230 <__i2b+0x28>)
 800421a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800421e:	f000 fce1 	bl	8004be4 <__assert_func>
 8004222:	2301      	movs	r3, #1
 8004224:	6144      	str	r4, [r0, #20]
 8004226:	6103      	str	r3, [r0, #16]
 8004228:	bd10      	pop	{r4, pc}
 800422a:	bf00      	nop
 800422c:	080058b7 	.word	0x080058b7
 8004230:	080058c8 	.word	0x080058c8

08004234 <__multiply>:
 8004234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004238:	4691      	mov	r9, r2
 800423a:	690a      	ldr	r2, [r1, #16]
 800423c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004240:	429a      	cmp	r2, r3
 8004242:	bfb8      	it	lt
 8004244:	460b      	movlt	r3, r1
 8004246:	460c      	mov	r4, r1
 8004248:	bfbc      	itt	lt
 800424a:	464c      	movlt	r4, r9
 800424c:	4699      	movlt	r9, r3
 800424e:	6927      	ldr	r7, [r4, #16]
 8004250:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004254:	68a3      	ldr	r3, [r4, #8]
 8004256:	6861      	ldr	r1, [r4, #4]
 8004258:	eb07 060a 	add.w	r6, r7, sl
 800425c:	42b3      	cmp	r3, r6
 800425e:	b085      	sub	sp, #20
 8004260:	bfb8      	it	lt
 8004262:	3101      	addlt	r1, #1
 8004264:	f7ff fed8 	bl	8004018 <_Balloc>
 8004268:	b930      	cbnz	r0, 8004278 <__multiply+0x44>
 800426a:	4602      	mov	r2, r0
 800426c:	4b44      	ldr	r3, [pc, #272]	; (8004380 <__multiply+0x14c>)
 800426e:	4845      	ldr	r0, [pc, #276]	; (8004384 <__multiply+0x150>)
 8004270:	f240 115d 	movw	r1, #349	; 0x15d
 8004274:	f000 fcb6 	bl	8004be4 <__assert_func>
 8004278:	f100 0514 	add.w	r5, r0, #20
 800427c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004280:	462b      	mov	r3, r5
 8004282:	2200      	movs	r2, #0
 8004284:	4543      	cmp	r3, r8
 8004286:	d321      	bcc.n	80042cc <__multiply+0x98>
 8004288:	f104 0314 	add.w	r3, r4, #20
 800428c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004290:	f109 0314 	add.w	r3, r9, #20
 8004294:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8004298:	9202      	str	r2, [sp, #8]
 800429a:	1b3a      	subs	r2, r7, r4
 800429c:	3a15      	subs	r2, #21
 800429e:	f022 0203 	bic.w	r2, r2, #3
 80042a2:	3204      	adds	r2, #4
 80042a4:	f104 0115 	add.w	r1, r4, #21
 80042a8:	428f      	cmp	r7, r1
 80042aa:	bf38      	it	cc
 80042ac:	2204      	movcc	r2, #4
 80042ae:	9201      	str	r2, [sp, #4]
 80042b0:	9a02      	ldr	r2, [sp, #8]
 80042b2:	9303      	str	r3, [sp, #12]
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d80c      	bhi.n	80042d2 <__multiply+0x9e>
 80042b8:	2e00      	cmp	r6, #0
 80042ba:	dd03      	ble.n	80042c4 <__multiply+0x90>
 80042bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d05a      	beq.n	800437a <__multiply+0x146>
 80042c4:	6106      	str	r6, [r0, #16]
 80042c6:	b005      	add	sp, #20
 80042c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042cc:	f843 2b04 	str.w	r2, [r3], #4
 80042d0:	e7d8      	b.n	8004284 <__multiply+0x50>
 80042d2:	f8b3 a000 	ldrh.w	sl, [r3]
 80042d6:	f1ba 0f00 	cmp.w	sl, #0
 80042da:	d024      	beq.n	8004326 <__multiply+0xf2>
 80042dc:	f104 0e14 	add.w	lr, r4, #20
 80042e0:	46a9      	mov	r9, r5
 80042e2:	f04f 0c00 	mov.w	ip, #0
 80042e6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80042ea:	f8d9 1000 	ldr.w	r1, [r9]
 80042ee:	fa1f fb82 	uxth.w	fp, r2
 80042f2:	b289      	uxth	r1, r1
 80042f4:	fb0a 110b 	mla	r1, sl, fp, r1
 80042f8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80042fc:	f8d9 2000 	ldr.w	r2, [r9]
 8004300:	4461      	add	r1, ip
 8004302:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004306:	fb0a c20b 	mla	r2, sl, fp, ip
 800430a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800430e:	b289      	uxth	r1, r1
 8004310:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004314:	4577      	cmp	r7, lr
 8004316:	f849 1b04 	str.w	r1, [r9], #4
 800431a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800431e:	d8e2      	bhi.n	80042e6 <__multiply+0xb2>
 8004320:	9a01      	ldr	r2, [sp, #4]
 8004322:	f845 c002 	str.w	ip, [r5, r2]
 8004326:	9a03      	ldr	r2, [sp, #12]
 8004328:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800432c:	3304      	adds	r3, #4
 800432e:	f1b9 0f00 	cmp.w	r9, #0
 8004332:	d020      	beq.n	8004376 <__multiply+0x142>
 8004334:	6829      	ldr	r1, [r5, #0]
 8004336:	f104 0c14 	add.w	ip, r4, #20
 800433a:	46ae      	mov	lr, r5
 800433c:	f04f 0a00 	mov.w	sl, #0
 8004340:	f8bc b000 	ldrh.w	fp, [ip]
 8004344:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8004348:	fb09 220b 	mla	r2, r9, fp, r2
 800434c:	4492      	add	sl, r2
 800434e:	b289      	uxth	r1, r1
 8004350:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8004354:	f84e 1b04 	str.w	r1, [lr], #4
 8004358:	f85c 2b04 	ldr.w	r2, [ip], #4
 800435c:	f8be 1000 	ldrh.w	r1, [lr]
 8004360:	0c12      	lsrs	r2, r2, #16
 8004362:	fb09 1102 	mla	r1, r9, r2, r1
 8004366:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800436a:	4567      	cmp	r7, ip
 800436c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004370:	d8e6      	bhi.n	8004340 <__multiply+0x10c>
 8004372:	9a01      	ldr	r2, [sp, #4]
 8004374:	50a9      	str	r1, [r5, r2]
 8004376:	3504      	adds	r5, #4
 8004378:	e79a      	b.n	80042b0 <__multiply+0x7c>
 800437a:	3e01      	subs	r6, #1
 800437c:	e79c      	b.n	80042b8 <__multiply+0x84>
 800437e:	bf00      	nop
 8004380:	080058b7 	.word	0x080058b7
 8004384:	080058c8 	.word	0x080058c8

08004388 <__pow5mult>:
 8004388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800438c:	4615      	mov	r5, r2
 800438e:	f012 0203 	ands.w	r2, r2, #3
 8004392:	4606      	mov	r6, r0
 8004394:	460f      	mov	r7, r1
 8004396:	d007      	beq.n	80043a8 <__pow5mult+0x20>
 8004398:	4c25      	ldr	r4, [pc, #148]	; (8004430 <__pow5mult+0xa8>)
 800439a:	3a01      	subs	r2, #1
 800439c:	2300      	movs	r3, #0
 800439e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80043a2:	f7ff fe9b 	bl	80040dc <__multadd>
 80043a6:	4607      	mov	r7, r0
 80043a8:	10ad      	asrs	r5, r5, #2
 80043aa:	d03d      	beq.n	8004428 <__pow5mult+0xa0>
 80043ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80043ae:	b97c      	cbnz	r4, 80043d0 <__pow5mult+0x48>
 80043b0:	2010      	movs	r0, #16
 80043b2:	f7ff fe1b 	bl	8003fec <malloc>
 80043b6:	4602      	mov	r2, r0
 80043b8:	6270      	str	r0, [r6, #36]	; 0x24
 80043ba:	b928      	cbnz	r0, 80043c8 <__pow5mult+0x40>
 80043bc:	4b1d      	ldr	r3, [pc, #116]	; (8004434 <__pow5mult+0xac>)
 80043be:	481e      	ldr	r0, [pc, #120]	; (8004438 <__pow5mult+0xb0>)
 80043c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80043c4:	f000 fc0e 	bl	8004be4 <__assert_func>
 80043c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80043cc:	6004      	str	r4, [r0, #0]
 80043ce:	60c4      	str	r4, [r0, #12]
 80043d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80043d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80043d8:	b94c      	cbnz	r4, 80043ee <__pow5mult+0x66>
 80043da:	f240 2171 	movw	r1, #625	; 0x271
 80043de:	4630      	mov	r0, r6
 80043e0:	f7ff ff12 	bl	8004208 <__i2b>
 80043e4:	2300      	movs	r3, #0
 80043e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80043ea:	4604      	mov	r4, r0
 80043ec:	6003      	str	r3, [r0, #0]
 80043ee:	f04f 0900 	mov.w	r9, #0
 80043f2:	07eb      	lsls	r3, r5, #31
 80043f4:	d50a      	bpl.n	800440c <__pow5mult+0x84>
 80043f6:	4639      	mov	r1, r7
 80043f8:	4622      	mov	r2, r4
 80043fa:	4630      	mov	r0, r6
 80043fc:	f7ff ff1a 	bl	8004234 <__multiply>
 8004400:	4639      	mov	r1, r7
 8004402:	4680      	mov	r8, r0
 8004404:	4630      	mov	r0, r6
 8004406:	f7ff fe47 	bl	8004098 <_Bfree>
 800440a:	4647      	mov	r7, r8
 800440c:	106d      	asrs	r5, r5, #1
 800440e:	d00b      	beq.n	8004428 <__pow5mult+0xa0>
 8004410:	6820      	ldr	r0, [r4, #0]
 8004412:	b938      	cbnz	r0, 8004424 <__pow5mult+0x9c>
 8004414:	4622      	mov	r2, r4
 8004416:	4621      	mov	r1, r4
 8004418:	4630      	mov	r0, r6
 800441a:	f7ff ff0b 	bl	8004234 <__multiply>
 800441e:	6020      	str	r0, [r4, #0]
 8004420:	f8c0 9000 	str.w	r9, [r0]
 8004424:	4604      	mov	r4, r0
 8004426:	e7e4      	b.n	80043f2 <__pow5mult+0x6a>
 8004428:	4638      	mov	r0, r7
 800442a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800442e:	bf00      	nop
 8004430:	08005a18 	.word	0x08005a18
 8004434:	08005845 	.word	0x08005845
 8004438:	080058c8 	.word	0x080058c8

0800443c <__lshift>:
 800443c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004440:	460c      	mov	r4, r1
 8004442:	6849      	ldr	r1, [r1, #4]
 8004444:	6923      	ldr	r3, [r4, #16]
 8004446:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800444a:	68a3      	ldr	r3, [r4, #8]
 800444c:	4607      	mov	r7, r0
 800444e:	4691      	mov	r9, r2
 8004450:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004454:	f108 0601 	add.w	r6, r8, #1
 8004458:	42b3      	cmp	r3, r6
 800445a:	db0b      	blt.n	8004474 <__lshift+0x38>
 800445c:	4638      	mov	r0, r7
 800445e:	f7ff fddb 	bl	8004018 <_Balloc>
 8004462:	4605      	mov	r5, r0
 8004464:	b948      	cbnz	r0, 800447a <__lshift+0x3e>
 8004466:	4602      	mov	r2, r0
 8004468:	4b2a      	ldr	r3, [pc, #168]	; (8004514 <__lshift+0xd8>)
 800446a:	482b      	ldr	r0, [pc, #172]	; (8004518 <__lshift+0xdc>)
 800446c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004470:	f000 fbb8 	bl	8004be4 <__assert_func>
 8004474:	3101      	adds	r1, #1
 8004476:	005b      	lsls	r3, r3, #1
 8004478:	e7ee      	b.n	8004458 <__lshift+0x1c>
 800447a:	2300      	movs	r3, #0
 800447c:	f100 0114 	add.w	r1, r0, #20
 8004480:	f100 0210 	add.w	r2, r0, #16
 8004484:	4618      	mov	r0, r3
 8004486:	4553      	cmp	r3, sl
 8004488:	db37      	blt.n	80044fa <__lshift+0xbe>
 800448a:	6920      	ldr	r0, [r4, #16]
 800448c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004490:	f104 0314 	add.w	r3, r4, #20
 8004494:	f019 091f 	ands.w	r9, r9, #31
 8004498:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800449c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80044a0:	d02f      	beq.n	8004502 <__lshift+0xc6>
 80044a2:	f1c9 0e20 	rsb	lr, r9, #32
 80044a6:	468a      	mov	sl, r1
 80044a8:	f04f 0c00 	mov.w	ip, #0
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	fa02 f209 	lsl.w	r2, r2, r9
 80044b2:	ea42 020c 	orr.w	r2, r2, ip
 80044b6:	f84a 2b04 	str.w	r2, [sl], #4
 80044ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80044be:	4298      	cmp	r0, r3
 80044c0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80044c4:	d8f2      	bhi.n	80044ac <__lshift+0x70>
 80044c6:	1b03      	subs	r3, r0, r4
 80044c8:	3b15      	subs	r3, #21
 80044ca:	f023 0303 	bic.w	r3, r3, #3
 80044ce:	3304      	adds	r3, #4
 80044d0:	f104 0215 	add.w	r2, r4, #21
 80044d4:	4290      	cmp	r0, r2
 80044d6:	bf38      	it	cc
 80044d8:	2304      	movcc	r3, #4
 80044da:	f841 c003 	str.w	ip, [r1, r3]
 80044de:	f1bc 0f00 	cmp.w	ip, #0
 80044e2:	d001      	beq.n	80044e8 <__lshift+0xac>
 80044e4:	f108 0602 	add.w	r6, r8, #2
 80044e8:	3e01      	subs	r6, #1
 80044ea:	4638      	mov	r0, r7
 80044ec:	612e      	str	r6, [r5, #16]
 80044ee:	4621      	mov	r1, r4
 80044f0:	f7ff fdd2 	bl	8004098 <_Bfree>
 80044f4:	4628      	mov	r0, r5
 80044f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80044fe:	3301      	adds	r3, #1
 8004500:	e7c1      	b.n	8004486 <__lshift+0x4a>
 8004502:	3904      	subs	r1, #4
 8004504:	f853 2b04 	ldr.w	r2, [r3], #4
 8004508:	f841 2f04 	str.w	r2, [r1, #4]!
 800450c:	4298      	cmp	r0, r3
 800450e:	d8f9      	bhi.n	8004504 <__lshift+0xc8>
 8004510:	e7ea      	b.n	80044e8 <__lshift+0xac>
 8004512:	bf00      	nop
 8004514:	080058b7 	.word	0x080058b7
 8004518:	080058c8 	.word	0x080058c8

0800451c <__mcmp>:
 800451c:	b530      	push	{r4, r5, lr}
 800451e:	6902      	ldr	r2, [r0, #16]
 8004520:	690c      	ldr	r4, [r1, #16]
 8004522:	1b12      	subs	r2, r2, r4
 8004524:	d10e      	bne.n	8004544 <__mcmp+0x28>
 8004526:	f100 0314 	add.w	r3, r0, #20
 800452a:	3114      	adds	r1, #20
 800452c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8004530:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004534:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8004538:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800453c:	42a5      	cmp	r5, r4
 800453e:	d003      	beq.n	8004548 <__mcmp+0x2c>
 8004540:	d305      	bcc.n	800454e <__mcmp+0x32>
 8004542:	2201      	movs	r2, #1
 8004544:	4610      	mov	r0, r2
 8004546:	bd30      	pop	{r4, r5, pc}
 8004548:	4283      	cmp	r3, r0
 800454a:	d3f3      	bcc.n	8004534 <__mcmp+0x18>
 800454c:	e7fa      	b.n	8004544 <__mcmp+0x28>
 800454e:	f04f 32ff 	mov.w	r2, #4294967295
 8004552:	e7f7      	b.n	8004544 <__mcmp+0x28>

08004554 <__mdiff>:
 8004554:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004558:	460c      	mov	r4, r1
 800455a:	4606      	mov	r6, r0
 800455c:	4611      	mov	r1, r2
 800455e:	4620      	mov	r0, r4
 8004560:	4690      	mov	r8, r2
 8004562:	f7ff ffdb 	bl	800451c <__mcmp>
 8004566:	1e05      	subs	r5, r0, #0
 8004568:	d110      	bne.n	800458c <__mdiff+0x38>
 800456a:	4629      	mov	r1, r5
 800456c:	4630      	mov	r0, r6
 800456e:	f7ff fd53 	bl	8004018 <_Balloc>
 8004572:	b930      	cbnz	r0, 8004582 <__mdiff+0x2e>
 8004574:	4b3a      	ldr	r3, [pc, #232]	; (8004660 <__mdiff+0x10c>)
 8004576:	4602      	mov	r2, r0
 8004578:	f240 2132 	movw	r1, #562	; 0x232
 800457c:	4839      	ldr	r0, [pc, #228]	; (8004664 <__mdiff+0x110>)
 800457e:	f000 fb31 	bl	8004be4 <__assert_func>
 8004582:	2301      	movs	r3, #1
 8004584:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004588:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800458c:	bfa4      	itt	ge
 800458e:	4643      	movge	r3, r8
 8004590:	46a0      	movge	r8, r4
 8004592:	4630      	mov	r0, r6
 8004594:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8004598:	bfa6      	itte	ge
 800459a:	461c      	movge	r4, r3
 800459c:	2500      	movge	r5, #0
 800459e:	2501      	movlt	r5, #1
 80045a0:	f7ff fd3a 	bl	8004018 <_Balloc>
 80045a4:	b920      	cbnz	r0, 80045b0 <__mdiff+0x5c>
 80045a6:	4b2e      	ldr	r3, [pc, #184]	; (8004660 <__mdiff+0x10c>)
 80045a8:	4602      	mov	r2, r0
 80045aa:	f44f 7110 	mov.w	r1, #576	; 0x240
 80045ae:	e7e5      	b.n	800457c <__mdiff+0x28>
 80045b0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80045b4:	6926      	ldr	r6, [r4, #16]
 80045b6:	60c5      	str	r5, [r0, #12]
 80045b8:	f104 0914 	add.w	r9, r4, #20
 80045bc:	f108 0514 	add.w	r5, r8, #20
 80045c0:	f100 0e14 	add.w	lr, r0, #20
 80045c4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80045c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80045cc:	f108 0210 	add.w	r2, r8, #16
 80045d0:	46f2      	mov	sl, lr
 80045d2:	2100      	movs	r1, #0
 80045d4:	f859 3b04 	ldr.w	r3, [r9], #4
 80045d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80045dc:	fa1f f883 	uxth.w	r8, r3
 80045e0:	fa11 f18b 	uxtah	r1, r1, fp
 80045e4:	0c1b      	lsrs	r3, r3, #16
 80045e6:	eba1 0808 	sub.w	r8, r1, r8
 80045ea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80045ee:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80045f2:	fa1f f888 	uxth.w	r8, r8
 80045f6:	1419      	asrs	r1, r3, #16
 80045f8:	454e      	cmp	r6, r9
 80045fa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80045fe:	f84a 3b04 	str.w	r3, [sl], #4
 8004602:	d8e7      	bhi.n	80045d4 <__mdiff+0x80>
 8004604:	1b33      	subs	r3, r6, r4
 8004606:	3b15      	subs	r3, #21
 8004608:	f023 0303 	bic.w	r3, r3, #3
 800460c:	3304      	adds	r3, #4
 800460e:	3415      	adds	r4, #21
 8004610:	42a6      	cmp	r6, r4
 8004612:	bf38      	it	cc
 8004614:	2304      	movcc	r3, #4
 8004616:	441d      	add	r5, r3
 8004618:	4473      	add	r3, lr
 800461a:	469e      	mov	lr, r3
 800461c:	462e      	mov	r6, r5
 800461e:	4566      	cmp	r6, ip
 8004620:	d30e      	bcc.n	8004640 <__mdiff+0xec>
 8004622:	f10c 0203 	add.w	r2, ip, #3
 8004626:	1b52      	subs	r2, r2, r5
 8004628:	f022 0203 	bic.w	r2, r2, #3
 800462c:	3d03      	subs	r5, #3
 800462e:	45ac      	cmp	ip, r5
 8004630:	bf38      	it	cc
 8004632:	2200      	movcc	r2, #0
 8004634:	441a      	add	r2, r3
 8004636:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800463a:	b17b      	cbz	r3, 800465c <__mdiff+0x108>
 800463c:	6107      	str	r7, [r0, #16]
 800463e:	e7a3      	b.n	8004588 <__mdiff+0x34>
 8004640:	f856 8b04 	ldr.w	r8, [r6], #4
 8004644:	fa11 f288 	uxtah	r2, r1, r8
 8004648:	1414      	asrs	r4, r2, #16
 800464a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800464e:	b292      	uxth	r2, r2
 8004650:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8004654:	f84e 2b04 	str.w	r2, [lr], #4
 8004658:	1421      	asrs	r1, r4, #16
 800465a:	e7e0      	b.n	800461e <__mdiff+0xca>
 800465c:	3f01      	subs	r7, #1
 800465e:	e7ea      	b.n	8004636 <__mdiff+0xe2>
 8004660:	080058b7 	.word	0x080058b7
 8004664:	080058c8 	.word	0x080058c8

08004668 <__d2b>:
 8004668:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800466c:	4689      	mov	r9, r1
 800466e:	2101      	movs	r1, #1
 8004670:	ec57 6b10 	vmov	r6, r7, d0
 8004674:	4690      	mov	r8, r2
 8004676:	f7ff fccf 	bl	8004018 <_Balloc>
 800467a:	4604      	mov	r4, r0
 800467c:	b930      	cbnz	r0, 800468c <__d2b+0x24>
 800467e:	4602      	mov	r2, r0
 8004680:	4b25      	ldr	r3, [pc, #148]	; (8004718 <__d2b+0xb0>)
 8004682:	4826      	ldr	r0, [pc, #152]	; (800471c <__d2b+0xb4>)
 8004684:	f240 310a 	movw	r1, #778	; 0x30a
 8004688:	f000 faac 	bl	8004be4 <__assert_func>
 800468c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8004690:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004694:	bb35      	cbnz	r5, 80046e4 <__d2b+0x7c>
 8004696:	2e00      	cmp	r6, #0
 8004698:	9301      	str	r3, [sp, #4]
 800469a:	d028      	beq.n	80046ee <__d2b+0x86>
 800469c:	4668      	mov	r0, sp
 800469e:	9600      	str	r6, [sp, #0]
 80046a0:	f7ff fd82 	bl	80041a8 <__lo0bits>
 80046a4:	9900      	ldr	r1, [sp, #0]
 80046a6:	b300      	cbz	r0, 80046ea <__d2b+0x82>
 80046a8:	9a01      	ldr	r2, [sp, #4]
 80046aa:	f1c0 0320 	rsb	r3, r0, #32
 80046ae:	fa02 f303 	lsl.w	r3, r2, r3
 80046b2:	430b      	orrs	r3, r1
 80046b4:	40c2      	lsrs	r2, r0
 80046b6:	6163      	str	r3, [r4, #20]
 80046b8:	9201      	str	r2, [sp, #4]
 80046ba:	9b01      	ldr	r3, [sp, #4]
 80046bc:	61a3      	str	r3, [r4, #24]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	bf14      	ite	ne
 80046c2:	2202      	movne	r2, #2
 80046c4:	2201      	moveq	r2, #1
 80046c6:	6122      	str	r2, [r4, #16]
 80046c8:	b1d5      	cbz	r5, 8004700 <__d2b+0x98>
 80046ca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80046ce:	4405      	add	r5, r0
 80046d0:	f8c9 5000 	str.w	r5, [r9]
 80046d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80046d8:	f8c8 0000 	str.w	r0, [r8]
 80046dc:	4620      	mov	r0, r4
 80046de:	b003      	add	sp, #12
 80046e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80046e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046e8:	e7d5      	b.n	8004696 <__d2b+0x2e>
 80046ea:	6161      	str	r1, [r4, #20]
 80046ec:	e7e5      	b.n	80046ba <__d2b+0x52>
 80046ee:	a801      	add	r0, sp, #4
 80046f0:	f7ff fd5a 	bl	80041a8 <__lo0bits>
 80046f4:	9b01      	ldr	r3, [sp, #4]
 80046f6:	6163      	str	r3, [r4, #20]
 80046f8:	2201      	movs	r2, #1
 80046fa:	6122      	str	r2, [r4, #16]
 80046fc:	3020      	adds	r0, #32
 80046fe:	e7e3      	b.n	80046c8 <__d2b+0x60>
 8004700:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004704:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004708:	f8c9 0000 	str.w	r0, [r9]
 800470c:	6918      	ldr	r0, [r3, #16]
 800470e:	f7ff fd2b 	bl	8004168 <__hi0bits>
 8004712:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004716:	e7df      	b.n	80046d8 <__d2b+0x70>
 8004718:	080058b7 	.word	0x080058b7
 800471c:	080058c8 	.word	0x080058c8

08004720 <_calloc_r>:
 8004720:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004722:	fba1 2402 	umull	r2, r4, r1, r2
 8004726:	b94c      	cbnz	r4, 800473c <_calloc_r+0x1c>
 8004728:	4611      	mov	r1, r2
 800472a:	9201      	str	r2, [sp, #4]
 800472c:	f000 f87a 	bl	8004824 <_malloc_r>
 8004730:	9a01      	ldr	r2, [sp, #4]
 8004732:	4605      	mov	r5, r0
 8004734:	b930      	cbnz	r0, 8004744 <_calloc_r+0x24>
 8004736:	4628      	mov	r0, r5
 8004738:	b003      	add	sp, #12
 800473a:	bd30      	pop	{r4, r5, pc}
 800473c:	220c      	movs	r2, #12
 800473e:	6002      	str	r2, [r0, #0]
 8004740:	2500      	movs	r5, #0
 8004742:	e7f8      	b.n	8004736 <_calloc_r+0x16>
 8004744:	4621      	mov	r1, r4
 8004746:	f7fe f917 	bl	8002978 <memset>
 800474a:	e7f4      	b.n	8004736 <_calloc_r+0x16>

0800474c <_free_r>:
 800474c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800474e:	2900      	cmp	r1, #0
 8004750:	d044      	beq.n	80047dc <_free_r+0x90>
 8004752:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004756:	9001      	str	r0, [sp, #4]
 8004758:	2b00      	cmp	r3, #0
 800475a:	f1a1 0404 	sub.w	r4, r1, #4
 800475e:	bfb8      	it	lt
 8004760:	18e4      	addlt	r4, r4, r3
 8004762:	f000 fa9b 	bl	8004c9c <__malloc_lock>
 8004766:	4a1e      	ldr	r2, [pc, #120]	; (80047e0 <_free_r+0x94>)
 8004768:	9801      	ldr	r0, [sp, #4]
 800476a:	6813      	ldr	r3, [r2, #0]
 800476c:	b933      	cbnz	r3, 800477c <_free_r+0x30>
 800476e:	6063      	str	r3, [r4, #4]
 8004770:	6014      	str	r4, [r2, #0]
 8004772:	b003      	add	sp, #12
 8004774:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004778:	f000 ba96 	b.w	8004ca8 <__malloc_unlock>
 800477c:	42a3      	cmp	r3, r4
 800477e:	d908      	bls.n	8004792 <_free_r+0x46>
 8004780:	6825      	ldr	r5, [r4, #0]
 8004782:	1961      	adds	r1, r4, r5
 8004784:	428b      	cmp	r3, r1
 8004786:	bf01      	itttt	eq
 8004788:	6819      	ldreq	r1, [r3, #0]
 800478a:	685b      	ldreq	r3, [r3, #4]
 800478c:	1949      	addeq	r1, r1, r5
 800478e:	6021      	streq	r1, [r4, #0]
 8004790:	e7ed      	b.n	800476e <_free_r+0x22>
 8004792:	461a      	mov	r2, r3
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	b10b      	cbz	r3, 800479c <_free_r+0x50>
 8004798:	42a3      	cmp	r3, r4
 800479a:	d9fa      	bls.n	8004792 <_free_r+0x46>
 800479c:	6811      	ldr	r1, [r2, #0]
 800479e:	1855      	adds	r5, r2, r1
 80047a0:	42a5      	cmp	r5, r4
 80047a2:	d10b      	bne.n	80047bc <_free_r+0x70>
 80047a4:	6824      	ldr	r4, [r4, #0]
 80047a6:	4421      	add	r1, r4
 80047a8:	1854      	adds	r4, r2, r1
 80047aa:	42a3      	cmp	r3, r4
 80047ac:	6011      	str	r1, [r2, #0]
 80047ae:	d1e0      	bne.n	8004772 <_free_r+0x26>
 80047b0:	681c      	ldr	r4, [r3, #0]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	6053      	str	r3, [r2, #4]
 80047b6:	4421      	add	r1, r4
 80047b8:	6011      	str	r1, [r2, #0]
 80047ba:	e7da      	b.n	8004772 <_free_r+0x26>
 80047bc:	d902      	bls.n	80047c4 <_free_r+0x78>
 80047be:	230c      	movs	r3, #12
 80047c0:	6003      	str	r3, [r0, #0]
 80047c2:	e7d6      	b.n	8004772 <_free_r+0x26>
 80047c4:	6825      	ldr	r5, [r4, #0]
 80047c6:	1961      	adds	r1, r4, r5
 80047c8:	428b      	cmp	r3, r1
 80047ca:	bf04      	itt	eq
 80047cc:	6819      	ldreq	r1, [r3, #0]
 80047ce:	685b      	ldreq	r3, [r3, #4]
 80047d0:	6063      	str	r3, [r4, #4]
 80047d2:	bf04      	itt	eq
 80047d4:	1949      	addeq	r1, r1, r5
 80047d6:	6021      	streq	r1, [r4, #0]
 80047d8:	6054      	str	r4, [r2, #4]
 80047da:	e7ca      	b.n	8004772 <_free_r+0x26>
 80047dc:	b003      	add	sp, #12
 80047de:	bd30      	pop	{r4, r5, pc}
 80047e0:	20000480 	.word	0x20000480

080047e4 <sbrk_aligned>:
 80047e4:	b570      	push	{r4, r5, r6, lr}
 80047e6:	4e0e      	ldr	r6, [pc, #56]	; (8004820 <sbrk_aligned+0x3c>)
 80047e8:	460c      	mov	r4, r1
 80047ea:	6831      	ldr	r1, [r6, #0]
 80047ec:	4605      	mov	r5, r0
 80047ee:	b911      	cbnz	r1, 80047f6 <sbrk_aligned+0x12>
 80047f0:	f000 f9e8 	bl	8004bc4 <_sbrk_r>
 80047f4:	6030      	str	r0, [r6, #0]
 80047f6:	4621      	mov	r1, r4
 80047f8:	4628      	mov	r0, r5
 80047fa:	f000 f9e3 	bl	8004bc4 <_sbrk_r>
 80047fe:	1c43      	adds	r3, r0, #1
 8004800:	d00a      	beq.n	8004818 <sbrk_aligned+0x34>
 8004802:	1cc4      	adds	r4, r0, #3
 8004804:	f024 0403 	bic.w	r4, r4, #3
 8004808:	42a0      	cmp	r0, r4
 800480a:	d007      	beq.n	800481c <sbrk_aligned+0x38>
 800480c:	1a21      	subs	r1, r4, r0
 800480e:	4628      	mov	r0, r5
 8004810:	f000 f9d8 	bl	8004bc4 <_sbrk_r>
 8004814:	3001      	adds	r0, #1
 8004816:	d101      	bne.n	800481c <sbrk_aligned+0x38>
 8004818:	f04f 34ff 	mov.w	r4, #4294967295
 800481c:	4620      	mov	r0, r4
 800481e:	bd70      	pop	{r4, r5, r6, pc}
 8004820:	20000484 	.word	0x20000484

08004824 <_malloc_r>:
 8004824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004828:	1ccd      	adds	r5, r1, #3
 800482a:	f025 0503 	bic.w	r5, r5, #3
 800482e:	3508      	adds	r5, #8
 8004830:	2d0c      	cmp	r5, #12
 8004832:	bf38      	it	cc
 8004834:	250c      	movcc	r5, #12
 8004836:	2d00      	cmp	r5, #0
 8004838:	4607      	mov	r7, r0
 800483a:	db01      	blt.n	8004840 <_malloc_r+0x1c>
 800483c:	42a9      	cmp	r1, r5
 800483e:	d905      	bls.n	800484c <_malloc_r+0x28>
 8004840:	230c      	movs	r3, #12
 8004842:	603b      	str	r3, [r7, #0]
 8004844:	2600      	movs	r6, #0
 8004846:	4630      	mov	r0, r6
 8004848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800484c:	4e2e      	ldr	r6, [pc, #184]	; (8004908 <_malloc_r+0xe4>)
 800484e:	f000 fa25 	bl	8004c9c <__malloc_lock>
 8004852:	6833      	ldr	r3, [r6, #0]
 8004854:	461c      	mov	r4, r3
 8004856:	bb34      	cbnz	r4, 80048a6 <_malloc_r+0x82>
 8004858:	4629      	mov	r1, r5
 800485a:	4638      	mov	r0, r7
 800485c:	f7ff ffc2 	bl	80047e4 <sbrk_aligned>
 8004860:	1c43      	adds	r3, r0, #1
 8004862:	4604      	mov	r4, r0
 8004864:	d14d      	bne.n	8004902 <_malloc_r+0xde>
 8004866:	6834      	ldr	r4, [r6, #0]
 8004868:	4626      	mov	r6, r4
 800486a:	2e00      	cmp	r6, #0
 800486c:	d140      	bne.n	80048f0 <_malloc_r+0xcc>
 800486e:	6823      	ldr	r3, [r4, #0]
 8004870:	4631      	mov	r1, r6
 8004872:	4638      	mov	r0, r7
 8004874:	eb04 0803 	add.w	r8, r4, r3
 8004878:	f000 f9a4 	bl	8004bc4 <_sbrk_r>
 800487c:	4580      	cmp	r8, r0
 800487e:	d13a      	bne.n	80048f6 <_malloc_r+0xd2>
 8004880:	6821      	ldr	r1, [r4, #0]
 8004882:	3503      	adds	r5, #3
 8004884:	1a6d      	subs	r5, r5, r1
 8004886:	f025 0503 	bic.w	r5, r5, #3
 800488a:	3508      	adds	r5, #8
 800488c:	2d0c      	cmp	r5, #12
 800488e:	bf38      	it	cc
 8004890:	250c      	movcc	r5, #12
 8004892:	4629      	mov	r1, r5
 8004894:	4638      	mov	r0, r7
 8004896:	f7ff ffa5 	bl	80047e4 <sbrk_aligned>
 800489a:	3001      	adds	r0, #1
 800489c:	d02b      	beq.n	80048f6 <_malloc_r+0xd2>
 800489e:	6823      	ldr	r3, [r4, #0]
 80048a0:	442b      	add	r3, r5
 80048a2:	6023      	str	r3, [r4, #0]
 80048a4:	e00e      	b.n	80048c4 <_malloc_r+0xa0>
 80048a6:	6822      	ldr	r2, [r4, #0]
 80048a8:	1b52      	subs	r2, r2, r5
 80048aa:	d41e      	bmi.n	80048ea <_malloc_r+0xc6>
 80048ac:	2a0b      	cmp	r2, #11
 80048ae:	d916      	bls.n	80048de <_malloc_r+0xba>
 80048b0:	1961      	adds	r1, r4, r5
 80048b2:	42a3      	cmp	r3, r4
 80048b4:	6025      	str	r5, [r4, #0]
 80048b6:	bf18      	it	ne
 80048b8:	6059      	strne	r1, [r3, #4]
 80048ba:	6863      	ldr	r3, [r4, #4]
 80048bc:	bf08      	it	eq
 80048be:	6031      	streq	r1, [r6, #0]
 80048c0:	5162      	str	r2, [r4, r5]
 80048c2:	604b      	str	r3, [r1, #4]
 80048c4:	4638      	mov	r0, r7
 80048c6:	f104 060b 	add.w	r6, r4, #11
 80048ca:	f000 f9ed 	bl	8004ca8 <__malloc_unlock>
 80048ce:	f026 0607 	bic.w	r6, r6, #7
 80048d2:	1d23      	adds	r3, r4, #4
 80048d4:	1af2      	subs	r2, r6, r3
 80048d6:	d0b6      	beq.n	8004846 <_malloc_r+0x22>
 80048d8:	1b9b      	subs	r3, r3, r6
 80048da:	50a3      	str	r3, [r4, r2]
 80048dc:	e7b3      	b.n	8004846 <_malloc_r+0x22>
 80048de:	6862      	ldr	r2, [r4, #4]
 80048e0:	42a3      	cmp	r3, r4
 80048e2:	bf0c      	ite	eq
 80048e4:	6032      	streq	r2, [r6, #0]
 80048e6:	605a      	strne	r2, [r3, #4]
 80048e8:	e7ec      	b.n	80048c4 <_malloc_r+0xa0>
 80048ea:	4623      	mov	r3, r4
 80048ec:	6864      	ldr	r4, [r4, #4]
 80048ee:	e7b2      	b.n	8004856 <_malloc_r+0x32>
 80048f0:	4634      	mov	r4, r6
 80048f2:	6876      	ldr	r6, [r6, #4]
 80048f4:	e7b9      	b.n	800486a <_malloc_r+0x46>
 80048f6:	230c      	movs	r3, #12
 80048f8:	603b      	str	r3, [r7, #0]
 80048fa:	4638      	mov	r0, r7
 80048fc:	f000 f9d4 	bl	8004ca8 <__malloc_unlock>
 8004900:	e7a1      	b.n	8004846 <_malloc_r+0x22>
 8004902:	6025      	str	r5, [r4, #0]
 8004904:	e7de      	b.n	80048c4 <_malloc_r+0xa0>
 8004906:	bf00      	nop
 8004908:	20000480 	.word	0x20000480

0800490c <__ssputs_r>:
 800490c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004910:	688e      	ldr	r6, [r1, #8]
 8004912:	429e      	cmp	r6, r3
 8004914:	4682      	mov	sl, r0
 8004916:	460c      	mov	r4, r1
 8004918:	4690      	mov	r8, r2
 800491a:	461f      	mov	r7, r3
 800491c:	d838      	bhi.n	8004990 <__ssputs_r+0x84>
 800491e:	898a      	ldrh	r2, [r1, #12]
 8004920:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004924:	d032      	beq.n	800498c <__ssputs_r+0x80>
 8004926:	6825      	ldr	r5, [r4, #0]
 8004928:	6909      	ldr	r1, [r1, #16]
 800492a:	eba5 0901 	sub.w	r9, r5, r1
 800492e:	6965      	ldr	r5, [r4, #20]
 8004930:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004934:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004938:	3301      	adds	r3, #1
 800493a:	444b      	add	r3, r9
 800493c:	106d      	asrs	r5, r5, #1
 800493e:	429d      	cmp	r5, r3
 8004940:	bf38      	it	cc
 8004942:	461d      	movcc	r5, r3
 8004944:	0553      	lsls	r3, r2, #21
 8004946:	d531      	bpl.n	80049ac <__ssputs_r+0xa0>
 8004948:	4629      	mov	r1, r5
 800494a:	f7ff ff6b 	bl	8004824 <_malloc_r>
 800494e:	4606      	mov	r6, r0
 8004950:	b950      	cbnz	r0, 8004968 <__ssputs_r+0x5c>
 8004952:	230c      	movs	r3, #12
 8004954:	f8ca 3000 	str.w	r3, [sl]
 8004958:	89a3      	ldrh	r3, [r4, #12]
 800495a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800495e:	81a3      	strh	r3, [r4, #12]
 8004960:	f04f 30ff 	mov.w	r0, #4294967295
 8004964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004968:	6921      	ldr	r1, [r4, #16]
 800496a:	464a      	mov	r2, r9
 800496c:	f7ff fb46 	bl	8003ffc <memcpy>
 8004970:	89a3      	ldrh	r3, [r4, #12]
 8004972:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004976:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800497a:	81a3      	strh	r3, [r4, #12]
 800497c:	6126      	str	r6, [r4, #16]
 800497e:	6165      	str	r5, [r4, #20]
 8004980:	444e      	add	r6, r9
 8004982:	eba5 0509 	sub.w	r5, r5, r9
 8004986:	6026      	str	r6, [r4, #0]
 8004988:	60a5      	str	r5, [r4, #8]
 800498a:	463e      	mov	r6, r7
 800498c:	42be      	cmp	r6, r7
 800498e:	d900      	bls.n	8004992 <__ssputs_r+0x86>
 8004990:	463e      	mov	r6, r7
 8004992:	6820      	ldr	r0, [r4, #0]
 8004994:	4632      	mov	r2, r6
 8004996:	4641      	mov	r1, r8
 8004998:	f000 f966 	bl	8004c68 <memmove>
 800499c:	68a3      	ldr	r3, [r4, #8]
 800499e:	1b9b      	subs	r3, r3, r6
 80049a0:	60a3      	str	r3, [r4, #8]
 80049a2:	6823      	ldr	r3, [r4, #0]
 80049a4:	4433      	add	r3, r6
 80049a6:	6023      	str	r3, [r4, #0]
 80049a8:	2000      	movs	r0, #0
 80049aa:	e7db      	b.n	8004964 <__ssputs_r+0x58>
 80049ac:	462a      	mov	r2, r5
 80049ae:	f000 f981 	bl	8004cb4 <_realloc_r>
 80049b2:	4606      	mov	r6, r0
 80049b4:	2800      	cmp	r0, #0
 80049b6:	d1e1      	bne.n	800497c <__ssputs_r+0x70>
 80049b8:	6921      	ldr	r1, [r4, #16]
 80049ba:	4650      	mov	r0, sl
 80049bc:	f7ff fec6 	bl	800474c <_free_r>
 80049c0:	e7c7      	b.n	8004952 <__ssputs_r+0x46>
	...

080049c4 <_svfiprintf_r>:
 80049c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049c8:	4698      	mov	r8, r3
 80049ca:	898b      	ldrh	r3, [r1, #12]
 80049cc:	061b      	lsls	r3, r3, #24
 80049ce:	b09d      	sub	sp, #116	; 0x74
 80049d0:	4607      	mov	r7, r0
 80049d2:	460d      	mov	r5, r1
 80049d4:	4614      	mov	r4, r2
 80049d6:	d50e      	bpl.n	80049f6 <_svfiprintf_r+0x32>
 80049d8:	690b      	ldr	r3, [r1, #16]
 80049da:	b963      	cbnz	r3, 80049f6 <_svfiprintf_r+0x32>
 80049dc:	2140      	movs	r1, #64	; 0x40
 80049de:	f7ff ff21 	bl	8004824 <_malloc_r>
 80049e2:	6028      	str	r0, [r5, #0]
 80049e4:	6128      	str	r0, [r5, #16]
 80049e6:	b920      	cbnz	r0, 80049f2 <_svfiprintf_r+0x2e>
 80049e8:	230c      	movs	r3, #12
 80049ea:	603b      	str	r3, [r7, #0]
 80049ec:	f04f 30ff 	mov.w	r0, #4294967295
 80049f0:	e0d1      	b.n	8004b96 <_svfiprintf_r+0x1d2>
 80049f2:	2340      	movs	r3, #64	; 0x40
 80049f4:	616b      	str	r3, [r5, #20]
 80049f6:	2300      	movs	r3, #0
 80049f8:	9309      	str	r3, [sp, #36]	; 0x24
 80049fa:	2320      	movs	r3, #32
 80049fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004a00:	f8cd 800c 	str.w	r8, [sp, #12]
 8004a04:	2330      	movs	r3, #48	; 0x30
 8004a06:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004bb0 <_svfiprintf_r+0x1ec>
 8004a0a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004a0e:	f04f 0901 	mov.w	r9, #1
 8004a12:	4623      	mov	r3, r4
 8004a14:	469a      	mov	sl, r3
 8004a16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a1a:	b10a      	cbz	r2, 8004a20 <_svfiprintf_r+0x5c>
 8004a1c:	2a25      	cmp	r2, #37	; 0x25
 8004a1e:	d1f9      	bne.n	8004a14 <_svfiprintf_r+0x50>
 8004a20:	ebba 0b04 	subs.w	fp, sl, r4
 8004a24:	d00b      	beq.n	8004a3e <_svfiprintf_r+0x7a>
 8004a26:	465b      	mov	r3, fp
 8004a28:	4622      	mov	r2, r4
 8004a2a:	4629      	mov	r1, r5
 8004a2c:	4638      	mov	r0, r7
 8004a2e:	f7ff ff6d 	bl	800490c <__ssputs_r>
 8004a32:	3001      	adds	r0, #1
 8004a34:	f000 80aa 	beq.w	8004b8c <_svfiprintf_r+0x1c8>
 8004a38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a3a:	445a      	add	r2, fp
 8004a3c:	9209      	str	r2, [sp, #36]	; 0x24
 8004a3e:	f89a 3000 	ldrb.w	r3, [sl]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	f000 80a2 	beq.w	8004b8c <_svfiprintf_r+0x1c8>
 8004a48:	2300      	movs	r3, #0
 8004a4a:	f04f 32ff 	mov.w	r2, #4294967295
 8004a4e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a52:	f10a 0a01 	add.w	sl, sl, #1
 8004a56:	9304      	str	r3, [sp, #16]
 8004a58:	9307      	str	r3, [sp, #28]
 8004a5a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004a5e:	931a      	str	r3, [sp, #104]	; 0x68
 8004a60:	4654      	mov	r4, sl
 8004a62:	2205      	movs	r2, #5
 8004a64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a68:	4851      	ldr	r0, [pc, #324]	; (8004bb0 <_svfiprintf_r+0x1ec>)
 8004a6a:	f7fb fbb9 	bl	80001e0 <memchr>
 8004a6e:	9a04      	ldr	r2, [sp, #16]
 8004a70:	b9d8      	cbnz	r0, 8004aaa <_svfiprintf_r+0xe6>
 8004a72:	06d0      	lsls	r0, r2, #27
 8004a74:	bf44      	itt	mi
 8004a76:	2320      	movmi	r3, #32
 8004a78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a7c:	0711      	lsls	r1, r2, #28
 8004a7e:	bf44      	itt	mi
 8004a80:	232b      	movmi	r3, #43	; 0x2b
 8004a82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a86:	f89a 3000 	ldrb.w	r3, [sl]
 8004a8a:	2b2a      	cmp	r3, #42	; 0x2a
 8004a8c:	d015      	beq.n	8004aba <_svfiprintf_r+0xf6>
 8004a8e:	9a07      	ldr	r2, [sp, #28]
 8004a90:	4654      	mov	r4, sl
 8004a92:	2000      	movs	r0, #0
 8004a94:	f04f 0c0a 	mov.w	ip, #10
 8004a98:	4621      	mov	r1, r4
 8004a9a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a9e:	3b30      	subs	r3, #48	; 0x30
 8004aa0:	2b09      	cmp	r3, #9
 8004aa2:	d94e      	bls.n	8004b42 <_svfiprintf_r+0x17e>
 8004aa4:	b1b0      	cbz	r0, 8004ad4 <_svfiprintf_r+0x110>
 8004aa6:	9207      	str	r2, [sp, #28]
 8004aa8:	e014      	b.n	8004ad4 <_svfiprintf_r+0x110>
 8004aaa:	eba0 0308 	sub.w	r3, r0, r8
 8004aae:	fa09 f303 	lsl.w	r3, r9, r3
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	9304      	str	r3, [sp, #16]
 8004ab6:	46a2      	mov	sl, r4
 8004ab8:	e7d2      	b.n	8004a60 <_svfiprintf_r+0x9c>
 8004aba:	9b03      	ldr	r3, [sp, #12]
 8004abc:	1d19      	adds	r1, r3, #4
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	9103      	str	r1, [sp, #12]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	bfbb      	ittet	lt
 8004ac6:	425b      	neglt	r3, r3
 8004ac8:	f042 0202 	orrlt.w	r2, r2, #2
 8004acc:	9307      	strge	r3, [sp, #28]
 8004ace:	9307      	strlt	r3, [sp, #28]
 8004ad0:	bfb8      	it	lt
 8004ad2:	9204      	strlt	r2, [sp, #16]
 8004ad4:	7823      	ldrb	r3, [r4, #0]
 8004ad6:	2b2e      	cmp	r3, #46	; 0x2e
 8004ad8:	d10c      	bne.n	8004af4 <_svfiprintf_r+0x130>
 8004ada:	7863      	ldrb	r3, [r4, #1]
 8004adc:	2b2a      	cmp	r3, #42	; 0x2a
 8004ade:	d135      	bne.n	8004b4c <_svfiprintf_r+0x188>
 8004ae0:	9b03      	ldr	r3, [sp, #12]
 8004ae2:	1d1a      	adds	r2, r3, #4
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	9203      	str	r2, [sp, #12]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	bfb8      	it	lt
 8004aec:	f04f 33ff 	movlt.w	r3, #4294967295
 8004af0:	3402      	adds	r4, #2
 8004af2:	9305      	str	r3, [sp, #20]
 8004af4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004bc0 <_svfiprintf_r+0x1fc>
 8004af8:	7821      	ldrb	r1, [r4, #0]
 8004afa:	2203      	movs	r2, #3
 8004afc:	4650      	mov	r0, sl
 8004afe:	f7fb fb6f 	bl	80001e0 <memchr>
 8004b02:	b140      	cbz	r0, 8004b16 <_svfiprintf_r+0x152>
 8004b04:	2340      	movs	r3, #64	; 0x40
 8004b06:	eba0 000a 	sub.w	r0, r0, sl
 8004b0a:	fa03 f000 	lsl.w	r0, r3, r0
 8004b0e:	9b04      	ldr	r3, [sp, #16]
 8004b10:	4303      	orrs	r3, r0
 8004b12:	3401      	adds	r4, #1
 8004b14:	9304      	str	r3, [sp, #16]
 8004b16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b1a:	4826      	ldr	r0, [pc, #152]	; (8004bb4 <_svfiprintf_r+0x1f0>)
 8004b1c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004b20:	2206      	movs	r2, #6
 8004b22:	f7fb fb5d 	bl	80001e0 <memchr>
 8004b26:	2800      	cmp	r0, #0
 8004b28:	d038      	beq.n	8004b9c <_svfiprintf_r+0x1d8>
 8004b2a:	4b23      	ldr	r3, [pc, #140]	; (8004bb8 <_svfiprintf_r+0x1f4>)
 8004b2c:	bb1b      	cbnz	r3, 8004b76 <_svfiprintf_r+0x1b2>
 8004b2e:	9b03      	ldr	r3, [sp, #12]
 8004b30:	3307      	adds	r3, #7
 8004b32:	f023 0307 	bic.w	r3, r3, #7
 8004b36:	3308      	adds	r3, #8
 8004b38:	9303      	str	r3, [sp, #12]
 8004b3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b3c:	4433      	add	r3, r6
 8004b3e:	9309      	str	r3, [sp, #36]	; 0x24
 8004b40:	e767      	b.n	8004a12 <_svfiprintf_r+0x4e>
 8004b42:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b46:	460c      	mov	r4, r1
 8004b48:	2001      	movs	r0, #1
 8004b4a:	e7a5      	b.n	8004a98 <_svfiprintf_r+0xd4>
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	3401      	adds	r4, #1
 8004b50:	9305      	str	r3, [sp, #20]
 8004b52:	4619      	mov	r1, r3
 8004b54:	f04f 0c0a 	mov.w	ip, #10
 8004b58:	4620      	mov	r0, r4
 8004b5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b5e:	3a30      	subs	r2, #48	; 0x30
 8004b60:	2a09      	cmp	r2, #9
 8004b62:	d903      	bls.n	8004b6c <_svfiprintf_r+0x1a8>
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d0c5      	beq.n	8004af4 <_svfiprintf_r+0x130>
 8004b68:	9105      	str	r1, [sp, #20]
 8004b6a:	e7c3      	b.n	8004af4 <_svfiprintf_r+0x130>
 8004b6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004b70:	4604      	mov	r4, r0
 8004b72:	2301      	movs	r3, #1
 8004b74:	e7f0      	b.n	8004b58 <_svfiprintf_r+0x194>
 8004b76:	ab03      	add	r3, sp, #12
 8004b78:	9300      	str	r3, [sp, #0]
 8004b7a:	462a      	mov	r2, r5
 8004b7c:	4b0f      	ldr	r3, [pc, #60]	; (8004bbc <_svfiprintf_r+0x1f8>)
 8004b7e:	a904      	add	r1, sp, #16
 8004b80:	4638      	mov	r0, r7
 8004b82:	f7fd ffa1 	bl	8002ac8 <_printf_float>
 8004b86:	1c42      	adds	r2, r0, #1
 8004b88:	4606      	mov	r6, r0
 8004b8a:	d1d6      	bne.n	8004b3a <_svfiprintf_r+0x176>
 8004b8c:	89ab      	ldrh	r3, [r5, #12]
 8004b8e:	065b      	lsls	r3, r3, #25
 8004b90:	f53f af2c 	bmi.w	80049ec <_svfiprintf_r+0x28>
 8004b94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b96:	b01d      	add	sp, #116	; 0x74
 8004b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b9c:	ab03      	add	r3, sp, #12
 8004b9e:	9300      	str	r3, [sp, #0]
 8004ba0:	462a      	mov	r2, r5
 8004ba2:	4b06      	ldr	r3, [pc, #24]	; (8004bbc <_svfiprintf_r+0x1f8>)
 8004ba4:	a904      	add	r1, sp, #16
 8004ba6:	4638      	mov	r0, r7
 8004ba8:	f7fe fa32 	bl	8003010 <_printf_i>
 8004bac:	e7eb      	b.n	8004b86 <_svfiprintf_r+0x1c2>
 8004bae:	bf00      	nop
 8004bb0:	08005a24 	.word	0x08005a24
 8004bb4:	08005a2e 	.word	0x08005a2e
 8004bb8:	08002ac9 	.word	0x08002ac9
 8004bbc:	0800490d 	.word	0x0800490d
 8004bc0:	08005a2a 	.word	0x08005a2a

08004bc4 <_sbrk_r>:
 8004bc4:	b538      	push	{r3, r4, r5, lr}
 8004bc6:	4d06      	ldr	r5, [pc, #24]	; (8004be0 <_sbrk_r+0x1c>)
 8004bc8:	2300      	movs	r3, #0
 8004bca:	4604      	mov	r4, r0
 8004bcc:	4608      	mov	r0, r1
 8004bce:	602b      	str	r3, [r5, #0]
 8004bd0:	f7fd f92e 	bl	8001e30 <_sbrk>
 8004bd4:	1c43      	adds	r3, r0, #1
 8004bd6:	d102      	bne.n	8004bde <_sbrk_r+0x1a>
 8004bd8:	682b      	ldr	r3, [r5, #0]
 8004bda:	b103      	cbz	r3, 8004bde <_sbrk_r+0x1a>
 8004bdc:	6023      	str	r3, [r4, #0]
 8004bde:	bd38      	pop	{r3, r4, r5, pc}
 8004be0:	20000488 	.word	0x20000488

08004be4 <__assert_func>:
 8004be4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004be6:	4614      	mov	r4, r2
 8004be8:	461a      	mov	r2, r3
 8004bea:	4b09      	ldr	r3, [pc, #36]	; (8004c10 <__assert_func+0x2c>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4605      	mov	r5, r0
 8004bf0:	68d8      	ldr	r0, [r3, #12]
 8004bf2:	b14c      	cbz	r4, 8004c08 <__assert_func+0x24>
 8004bf4:	4b07      	ldr	r3, [pc, #28]	; (8004c14 <__assert_func+0x30>)
 8004bf6:	9100      	str	r1, [sp, #0]
 8004bf8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004bfc:	4906      	ldr	r1, [pc, #24]	; (8004c18 <__assert_func+0x34>)
 8004bfe:	462b      	mov	r3, r5
 8004c00:	f000 f80e 	bl	8004c20 <fiprintf>
 8004c04:	f000 faac 	bl	8005160 <abort>
 8004c08:	4b04      	ldr	r3, [pc, #16]	; (8004c1c <__assert_func+0x38>)
 8004c0a:	461c      	mov	r4, r3
 8004c0c:	e7f3      	b.n	8004bf6 <__assert_func+0x12>
 8004c0e:	bf00      	nop
 8004c10:	20000004 	.word	0x20000004
 8004c14:	08005a35 	.word	0x08005a35
 8004c18:	08005a42 	.word	0x08005a42
 8004c1c:	08005a70 	.word	0x08005a70

08004c20 <fiprintf>:
 8004c20:	b40e      	push	{r1, r2, r3}
 8004c22:	b503      	push	{r0, r1, lr}
 8004c24:	4601      	mov	r1, r0
 8004c26:	ab03      	add	r3, sp, #12
 8004c28:	4805      	ldr	r0, [pc, #20]	; (8004c40 <fiprintf+0x20>)
 8004c2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c2e:	6800      	ldr	r0, [r0, #0]
 8004c30:	9301      	str	r3, [sp, #4]
 8004c32:	f000 f897 	bl	8004d64 <_vfiprintf_r>
 8004c36:	b002      	add	sp, #8
 8004c38:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c3c:	b003      	add	sp, #12
 8004c3e:	4770      	bx	lr
 8004c40:	20000004 	.word	0x20000004

08004c44 <__ascii_mbtowc>:
 8004c44:	b082      	sub	sp, #8
 8004c46:	b901      	cbnz	r1, 8004c4a <__ascii_mbtowc+0x6>
 8004c48:	a901      	add	r1, sp, #4
 8004c4a:	b142      	cbz	r2, 8004c5e <__ascii_mbtowc+0x1a>
 8004c4c:	b14b      	cbz	r3, 8004c62 <__ascii_mbtowc+0x1e>
 8004c4e:	7813      	ldrb	r3, [r2, #0]
 8004c50:	600b      	str	r3, [r1, #0]
 8004c52:	7812      	ldrb	r2, [r2, #0]
 8004c54:	1e10      	subs	r0, r2, #0
 8004c56:	bf18      	it	ne
 8004c58:	2001      	movne	r0, #1
 8004c5a:	b002      	add	sp, #8
 8004c5c:	4770      	bx	lr
 8004c5e:	4610      	mov	r0, r2
 8004c60:	e7fb      	b.n	8004c5a <__ascii_mbtowc+0x16>
 8004c62:	f06f 0001 	mvn.w	r0, #1
 8004c66:	e7f8      	b.n	8004c5a <__ascii_mbtowc+0x16>

08004c68 <memmove>:
 8004c68:	4288      	cmp	r0, r1
 8004c6a:	b510      	push	{r4, lr}
 8004c6c:	eb01 0402 	add.w	r4, r1, r2
 8004c70:	d902      	bls.n	8004c78 <memmove+0x10>
 8004c72:	4284      	cmp	r4, r0
 8004c74:	4623      	mov	r3, r4
 8004c76:	d807      	bhi.n	8004c88 <memmove+0x20>
 8004c78:	1e43      	subs	r3, r0, #1
 8004c7a:	42a1      	cmp	r1, r4
 8004c7c:	d008      	beq.n	8004c90 <memmove+0x28>
 8004c7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c82:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004c86:	e7f8      	b.n	8004c7a <memmove+0x12>
 8004c88:	4402      	add	r2, r0
 8004c8a:	4601      	mov	r1, r0
 8004c8c:	428a      	cmp	r2, r1
 8004c8e:	d100      	bne.n	8004c92 <memmove+0x2a>
 8004c90:	bd10      	pop	{r4, pc}
 8004c92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004c96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004c9a:	e7f7      	b.n	8004c8c <memmove+0x24>

08004c9c <__malloc_lock>:
 8004c9c:	4801      	ldr	r0, [pc, #4]	; (8004ca4 <__malloc_lock+0x8>)
 8004c9e:	f000 bc1f 	b.w	80054e0 <__retarget_lock_acquire_recursive>
 8004ca2:	bf00      	nop
 8004ca4:	2000048c 	.word	0x2000048c

08004ca8 <__malloc_unlock>:
 8004ca8:	4801      	ldr	r0, [pc, #4]	; (8004cb0 <__malloc_unlock+0x8>)
 8004caa:	f000 bc1a 	b.w	80054e2 <__retarget_lock_release_recursive>
 8004cae:	bf00      	nop
 8004cb0:	2000048c 	.word	0x2000048c

08004cb4 <_realloc_r>:
 8004cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cb8:	4680      	mov	r8, r0
 8004cba:	4614      	mov	r4, r2
 8004cbc:	460e      	mov	r6, r1
 8004cbe:	b921      	cbnz	r1, 8004cca <_realloc_r+0x16>
 8004cc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004cc4:	4611      	mov	r1, r2
 8004cc6:	f7ff bdad 	b.w	8004824 <_malloc_r>
 8004cca:	b92a      	cbnz	r2, 8004cd8 <_realloc_r+0x24>
 8004ccc:	f7ff fd3e 	bl	800474c <_free_r>
 8004cd0:	4625      	mov	r5, r4
 8004cd2:	4628      	mov	r0, r5
 8004cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cd8:	f000 fc6a 	bl	80055b0 <_malloc_usable_size_r>
 8004cdc:	4284      	cmp	r4, r0
 8004cde:	4607      	mov	r7, r0
 8004ce0:	d802      	bhi.n	8004ce8 <_realloc_r+0x34>
 8004ce2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004ce6:	d812      	bhi.n	8004d0e <_realloc_r+0x5a>
 8004ce8:	4621      	mov	r1, r4
 8004cea:	4640      	mov	r0, r8
 8004cec:	f7ff fd9a 	bl	8004824 <_malloc_r>
 8004cf0:	4605      	mov	r5, r0
 8004cf2:	2800      	cmp	r0, #0
 8004cf4:	d0ed      	beq.n	8004cd2 <_realloc_r+0x1e>
 8004cf6:	42bc      	cmp	r4, r7
 8004cf8:	4622      	mov	r2, r4
 8004cfa:	4631      	mov	r1, r6
 8004cfc:	bf28      	it	cs
 8004cfe:	463a      	movcs	r2, r7
 8004d00:	f7ff f97c 	bl	8003ffc <memcpy>
 8004d04:	4631      	mov	r1, r6
 8004d06:	4640      	mov	r0, r8
 8004d08:	f7ff fd20 	bl	800474c <_free_r>
 8004d0c:	e7e1      	b.n	8004cd2 <_realloc_r+0x1e>
 8004d0e:	4635      	mov	r5, r6
 8004d10:	e7df      	b.n	8004cd2 <_realloc_r+0x1e>

08004d12 <__sfputc_r>:
 8004d12:	6893      	ldr	r3, [r2, #8]
 8004d14:	3b01      	subs	r3, #1
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	b410      	push	{r4}
 8004d1a:	6093      	str	r3, [r2, #8]
 8004d1c:	da08      	bge.n	8004d30 <__sfputc_r+0x1e>
 8004d1e:	6994      	ldr	r4, [r2, #24]
 8004d20:	42a3      	cmp	r3, r4
 8004d22:	db01      	blt.n	8004d28 <__sfputc_r+0x16>
 8004d24:	290a      	cmp	r1, #10
 8004d26:	d103      	bne.n	8004d30 <__sfputc_r+0x1e>
 8004d28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d2c:	f000 b94a 	b.w	8004fc4 <__swbuf_r>
 8004d30:	6813      	ldr	r3, [r2, #0]
 8004d32:	1c58      	adds	r0, r3, #1
 8004d34:	6010      	str	r0, [r2, #0]
 8004d36:	7019      	strb	r1, [r3, #0]
 8004d38:	4608      	mov	r0, r1
 8004d3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <__sfputs_r>:
 8004d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d42:	4606      	mov	r6, r0
 8004d44:	460f      	mov	r7, r1
 8004d46:	4614      	mov	r4, r2
 8004d48:	18d5      	adds	r5, r2, r3
 8004d4a:	42ac      	cmp	r4, r5
 8004d4c:	d101      	bne.n	8004d52 <__sfputs_r+0x12>
 8004d4e:	2000      	movs	r0, #0
 8004d50:	e007      	b.n	8004d62 <__sfputs_r+0x22>
 8004d52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d56:	463a      	mov	r2, r7
 8004d58:	4630      	mov	r0, r6
 8004d5a:	f7ff ffda 	bl	8004d12 <__sfputc_r>
 8004d5e:	1c43      	adds	r3, r0, #1
 8004d60:	d1f3      	bne.n	8004d4a <__sfputs_r+0xa>
 8004d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004d64 <_vfiprintf_r>:
 8004d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d68:	460d      	mov	r5, r1
 8004d6a:	b09d      	sub	sp, #116	; 0x74
 8004d6c:	4614      	mov	r4, r2
 8004d6e:	4698      	mov	r8, r3
 8004d70:	4606      	mov	r6, r0
 8004d72:	b118      	cbz	r0, 8004d7c <_vfiprintf_r+0x18>
 8004d74:	6983      	ldr	r3, [r0, #24]
 8004d76:	b90b      	cbnz	r3, 8004d7c <_vfiprintf_r+0x18>
 8004d78:	f000 fb14 	bl	80053a4 <__sinit>
 8004d7c:	4b89      	ldr	r3, [pc, #548]	; (8004fa4 <_vfiprintf_r+0x240>)
 8004d7e:	429d      	cmp	r5, r3
 8004d80:	d11b      	bne.n	8004dba <_vfiprintf_r+0x56>
 8004d82:	6875      	ldr	r5, [r6, #4]
 8004d84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004d86:	07d9      	lsls	r1, r3, #31
 8004d88:	d405      	bmi.n	8004d96 <_vfiprintf_r+0x32>
 8004d8a:	89ab      	ldrh	r3, [r5, #12]
 8004d8c:	059a      	lsls	r2, r3, #22
 8004d8e:	d402      	bmi.n	8004d96 <_vfiprintf_r+0x32>
 8004d90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004d92:	f000 fba5 	bl	80054e0 <__retarget_lock_acquire_recursive>
 8004d96:	89ab      	ldrh	r3, [r5, #12]
 8004d98:	071b      	lsls	r3, r3, #28
 8004d9a:	d501      	bpl.n	8004da0 <_vfiprintf_r+0x3c>
 8004d9c:	692b      	ldr	r3, [r5, #16]
 8004d9e:	b9eb      	cbnz	r3, 8004ddc <_vfiprintf_r+0x78>
 8004da0:	4629      	mov	r1, r5
 8004da2:	4630      	mov	r0, r6
 8004da4:	f000 f96e 	bl	8005084 <__swsetup_r>
 8004da8:	b1c0      	cbz	r0, 8004ddc <_vfiprintf_r+0x78>
 8004daa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004dac:	07dc      	lsls	r4, r3, #31
 8004dae:	d50e      	bpl.n	8004dce <_vfiprintf_r+0x6a>
 8004db0:	f04f 30ff 	mov.w	r0, #4294967295
 8004db4:	b01d      	add	sp, #116	; 0x74
 8004db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dba:	4b7b      	ldr	r3, [pc, #492]	; (8004fa8 <_vfiprintf_r+0x244>)
 8004dbc:	429d      	cmp	r5, r3
 8004dbe:	d101      	bne.n	8004dc4 <_vfiprintf_r+0x60>
 8004dc0:	68b5      	ldr	r5, [r6, #8]
 8004dc2:	e7df      	b.n	8004d84 <_vfiprintf_r+0x20>
 8004dc4:	4b79      	ldr	r3, [pc, #484]	; (8004fac <_vfiprintf_r+0x248>)
 8004dc6:	429d      	cmp	r5, r3
 8004dc8:	bf08      	it	eq
 8004dca:	68f5      	ldreq	r5, [r6, #12]
 8004dcc:	e7da      	b.n	8004d84 <_vfiprintf_r+0x20>
 8004dce:	89ab      	ldrh	r3, [r5, #12]
 8004dd0:	0598      	lsls	r0, r3, #22
 8004dd2:	d4ed      	bmi.n	8004db0 <_vfiprintf_r+0x4c>
 8004dd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004dd6:	f000 fb84 	bl	80054e2 <__retarget_lock_release_recursive>
 8004dda:	e7e9      	b.n	8004db0 <_vfiprintf_r+0x4c>
 8004ddc:	2300      	movs	r3, #0
 8004dde:	9309      	str	r3, [sp, #36]	; 0x24
 8004de0:	2320      	movs	r3, #32
 8004de2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004de6:	f8cd 800c 	str.w	r8, [sp, #12]
 8004dea:	2330      	movs	r3, #48	; 0x30
 8004dec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004fb0 <_vfiprintf_r+0x24c>
 8004df0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004df4:	f04f 0901 	mov.w	r9, #1
 8004df8:	4623      	mov	r3, r4
 8004dfa:	469a      	mov	sl, r3
 8004dfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e00:	b10a      	cbz	r2, 8004e06 <_vfiprintf_r+0xa2>
 8004e02:	2a25      	cmp	r2, #37	; 0x25
 8004e04:	d1f9      	bne.n	8004dfa <_vfiprintf_r+0x96>
 8004e06:	ebba 0b04 	subs.w	fp, sl, r4
 8004e0a:	d00b      	beq.n	8004e24 <_vfiprintf_r+0xc0>
 8004e0c:	465b      	mov	r3, fp
 8004e0e:	4622      	mov	r2, r4
 8004e10:	4629      	mov	r1, r5
 8004e12:	4630      	mov	r0, r6
 8004e14:	f7ff ff94 	bl	8004d40 <__sfputs_r>
 8004e18:	3001      	adds	r0, #1
 8004e1a:	f000 80aa 	beq.w	8004f72 <_vfiprintf_r+0x20e>
 8004e1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e20:	445a      	add	r2, fp
 8004e22:	9209      	str	r2, [sp, #36]	; 0x24
 8004e24:	f89a 3000 	ldrb.w	r3, [sl]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	f000 80a2 	beq.w	8004f72 <_vfiprintf_r+0x20e>
 8004e2e:	2300      	movs	r3, #0
 8004e30:	f04f 32ff 	mov.w	r2, #4294967295
 8004e34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e38:	f10a 0a01 	add.w	sl, sl, #1
 8004e3c:	9304      	str	r3, [sp, #16]
 8004e3e:	9307      	str	r3, [sp, #28]
 8004e40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004e44:	931a      	str	r3, [sp, #104]	; 0x68
 8004e46:	4654      	mov	r4, sl
 8004e48:	2205      	movs	r2, #5
 8004e4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e4e:	4858      	ldr	r0, [pc, #352]	; (8004fb0 <_vfiprintf_r+0x24c>)
 8004e50:	f7fb f9c6 	bl	80001e0 <memchr>
 8004e54:	9a04      	ldr	r2, [sp, #16]
 8004e56:	b9d8      	cbnz	r0, 8004e90 <_vfiprintf_r+0x12c>
 8004e58:	06d1      	lsls	r1, r2, #27
 8004e5a:	bf44      	itt	mi
 8004e5c:	2320      	movmi	r3, #32
 8004e5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e62:	0713      	lsls	r3, r2, #28
 8004e64:	bf44      	itt	mi
 8004e66:	232b      	movmi	r3, #43	; 0x2b
 8004e68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e6c:	f89a 3000 	ldrb.w	r3, [sl]
 8004e70:	2b2a      	cmp	r3, #42	; 0x2a
 8004e72:	d015      	beq.n	8004ea0 <_vfiprintf_r+0x13c>
 8004e74:	9a07      	ldr	r2, [sp, #28]
 8004e76:	4654      	mov	r4, sl
 8004e78:	2000      	movs	r0, #0
 8004e7a:	f04f 0c0a 	mov.w	ip, #10
 8004e7e:	4621      	mov	r1, r4
 8004e80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e84:	3b30      	subs	r3, #48	; 0x30
 8004e86:	2b09      	cmp	r3, #9
 8004e88:	d94e      	bls.n	8004f28 <_vfiprintf_r+0x1c4>
 8004e8a:	b1b0      	cbz	r0, 8004eba <_vfiprintf_r+0x156>
 8004e8c:	9207      	str	r2, [sp, #28]
 8004e8e:	e014      	b.n	8004eba <_vfiprintf_r+0x156>
 8004e90:	eba0 0308 	sub.w	r3, r0, r8
 8004e94:	fa09 f303 	lsl.w	r3, r9, r3
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	9304      	str	r3, [sp, #16]
 8004e9c:	46a2      	mov	sl, r4
 8004e9e:	e7d2      	b.n	8004e46 <_vfiprintf_r+0xe2>
 8004ea0:	9b03      	ldr	r3, [sp, #12]
 8004ea2:	1d19      	adds	r1, r3, #4
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	9103      	str	r1, [sp, #12]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	bfbb      	ittet	lt
 8004eac:	425b      	neglt	r3, r3
 8004eae:	f042 0202 	orrlt.w	r2, r2, #2
 8004eb2:	9307      	strge	r3, [sp, #28]
 8004eb4:	9307      	strlt	r3, [sp, #28]
 8004eb6:	bfb8      	it	lt
 8004eb8:	9204      	strlt	r2, [sp, #16]
 8004eba:	7823      	ldrb	r3, [r4, #0]
 8004ebc:	2b2e      	cmp	r3, #46	; 0x2e
 8004ebe:	d10c      	bne.n	8004eda <_vfiprintf_r+0x176>
 8004ec0:	7863      	ldrb	r3, [r4, #1]
 8004ec2:	2b2a      	cmp	r3, #42	; 0x2a
 8004ec4:	d135      	bne.n	8004f32 <_vfiprintf_r+0x1ce>
 8004ec6:	9b03      	ldr	r3, [sp, #12]
 8004ec8:	1d1a      	adds	r2, r3, #4
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	9203      	str	r2, [sp, #12]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	bfb8      	it	lt
 8004ed2:	f04f 33ff 	movlt.w	r3, #4294967295
 8004ed6:	3402      	adds	r4, #2
 8004ed8:	9305      	str	r3, [sp, #20]
 8004eda:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004fc0 <_vfiprintf_r+0x25c>
 8004ede:	7821      	ldrb	r1, [r4, #0]
 8004ee0:	2203      	movs	r2, #3
 8004ee2:	4650      	mov	r0, sl
 8004ee4:	f7fb f97c 	bl	80001e0 <memchr>
 8004ee8:	b140      	cbz	r0, 8004efc <_vfiprintf_r+0x198>
 8004eea:	2340      	movs	r3, #64	; 0x40
 8004eec:	eba0 000a 	sub.w	r0, r0, sl
 8004ef0:	fa03 f000 	lsl.w	r0, r3, r0
 8004ef4:	9b04      	ldr	r3, [sp, #16]
 8004ef6:	4303      	orrs	r3, r0
 8004ef8:	3401      	adds	r4, #1
 8004efa:	9304      	str	r3, [sp, #16]
 8004efc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f00:	482c      	ldr	r0, [pc, #176]	; (8004fb4 <_vfiprintf_r+0x250>)
 8004f02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004f06:	2206      	movs	r2, #6
 8004f08:	f7fb f96a 	bl	80001e0 <memchr>
 8004f0c:	2800      	cmp	r0, #0
 8004f0e:	d03f      	beq.n	8004f90 <_vfiprintf_r+0x22c>
 8004f10:	4b29      	ldr	r3, [pc, #164]	; (8004fb8 <_vfiprintf_r+0x254>)
 8004f12:	bb1b      	cbnz	r3, 8004f5c <_vfiprintf_r+0x1f8>
 8004f14:	9b03      	ldr	r3, [sp, #12]
 8004f16:	3307      	adds	r3, #7
 8004f18:	f023 0307 	bic.w	r3, r3, #7
 8004f1c:	3308      	adds	r3, #8
 8004f1e:	9303      	str	r3, [sp, #12]
 8004f20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f22:	443b      	add	r3, r7
 8004f24:	9309      	str	r3, [sp, #36]	; 0x24
 8004f26:	e767      	b.n	8004df8 <_vfiprintf_r+0x94>
 8004f28:	fb0c 3202 	mla	r2, ip, r2, r3
 8004f2c:	460c      	mov	r4, r1
 8004f2e:	2001      	movs	r0, #1
 8004f30:	e7a5      	b.n	8004e7e <_vfiprintf_r+0x11a>
 8004f32:	2300      	movs	r3, #0
 8004f34:	3401      	adds	r4, #1
 8004f36:	9305      	str	r3, [sp, #20]
 8004f38:	4619      	mov	r1, r3
 8004f3a:	f04f 0c0a 	mov.w	ip, #10
 8004f3e:	4620      	mov	r0, r4
 8004f40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f44:	3a30      	subs	r2, #48	; 0x30
 8004f46:	2a09      	cmp	r2, #9
 8004f48:	d903      	bls.n	8004f52 <_vfiprintf_r+0x1ee>
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d0c5      	beq.n	8004eda <_vfiprintf_r+0x176>
 8004f4e:	9105      	str	r1, [sp, #20]
 8004f50:	e7c3      	b.n	8004eda <_vfiprintf_r+0x176>
 8004f52:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f56:	4604      	mov	r4, r0
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e7f0      	b.n	8004f3e <_vfiprintf_r+0x1da>
 8004f5c:	ab03      	add	r3, sp, #12
 8004f5e:	9300      	str	r3, [sp, #0]
 8004f60:	462a      	mov	r2, r5
 8004f62:	4b16      	ldr	r3, [pc, #88]	; (8004fbc <_vfiprintf_r+0x258>)
 8004f64:	a904      	add	r1, sp, #16
 8004f66:	4630      	mov	r0, r6
 8004f68:	f7fd fdae 	bl	8002ac8 <_printf_float>
 8004f6c:	4607      	mov	r7, r0
 8004f6e:	1c78      	adds	r0, r7, #1
 8004f70:	d1d6      	bne.n	8004f20 <_vfiprintf_r+0x1bc>
 8004f72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004f74:	07d9      	lsls	r1, r3, #31
 8004f76:	d405      	bmi.n	8004f84 <_vfiprintf_r+0x220>
 8004f78:	89ab      	ldrh	r3, [r5, #12]
 8004f7a:	059a      	lsls	r2, r3, #22
 8004f7c:	d402      	bmi.n	8004f84 <_vfiprintf_r+0x220>
 8004f7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004f80:	f000 faaf 	bl	80054e2 <__retarget_lock_release_recursive>
 8004f84:	89ab      	ldrh	r3, [r5, #12]
 8004f86:	065b      	lsls	r3, r3, #25
 8004f88:	f53f af12 	bmi.w	8004db0 <_vfiprintf_r+0x4c>
 8004f8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004f8e:	e711      	b.n	8004db4 <_vfiprintf_r+0x50>
 8004f90:	ab03      	add	r3, sp, #12
 8004f92:	9300      	str	r3, [sp, #0]
 8004f94:	462a      	mov	r2, r5
 8004f96:	4b09      	ldr	r3, [pc, #36]	; (8004fbc <_vfiprintf_r+0x258>)
 8004f98:	a904      	add	r1, sp, #16
 8004f9a:	4630      	mov	r0, r6
 8004f9c:	f7fe f838 	bl	8003010 <_printf_i>
 8004fa0:	e7e4      	b.n	8004f6c <_vfiprintf_r+0x208>
 8004fa2:	bf00      	nop
 8004fa4:	08005b9c 	.word	0x08005b9c
 8004fa8:	08005bbc 	.word	0x08005bbc
 8004fac:	08005b7c 	.word	0x08005b7c
 8004fb0:	08005a24 	.word	0x08005a24
 8004fb4:	08005a2e 	.word	0x08005a2e
 8004fb8:	08002ac9 	.word	0x08002ac9
 8004fbc:	08004d41 	.word	0x08004d41
 8004fc0:	08005a2a 	.word	0x08005a2a

08004fc4 <__swbuf_r>:
 8004fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fc6:	460e      	mov	r6, r1
 8004fc8:	4614      	mov	r4, r2
 8004fca:	4605      	mov	r5, r0
 8004fcc:	b118      	cbz	r0, 8004fd6 <__swbuf_r+0x12>
 8004fce:	6983      	ldr	r3, [r0, #24]
 8004fd0:	b90b      	cbnz	r3, 8004fd6 <__swbuf_r+0x12>
 8004fd2:	f000 f9e7 	bl	80053a4 <__sinit>
 8004fd6:	4b21      	ldr	r3, [pc, #132]	; (800505c <__swbuf_r+0x98>)
 8004fd8:	429c      	cmp	r4, r3
 8004fda:	d12b      	bne.n	8005034 <__swbuf_r+0x70>
 8004fdc:	686c      	ldr	r4, [r5, #4]
 8004fde:	69a3      	ldr	r3, [r4, #24]
 8004fe0:	60a3      	str	r3, [r4, #8]
 8004fe2:	89a3      	ldrh	r3, [r4, #12]
 8004fe4:	071a      	lsls	r2, r3, #28
 8004fe6:	d52f      	bpl.n	8005048 <__swbuf_r+0x84>
 8004fe8:	6923      	ldr	r3, [r4, #16]
 8004fea:	b36b      	cbz	r3, 8005048 <__swbuf_r+0x84>
 8004fec:	6923      	ldr	r3, [r4, #16]
 8004fee:	6820      	ldr	r0, [r4, #0]
 8004ff0:	1ac0      	subs	r0, r0, r3
 8004ff2:	6963      	ldr	r3, [r4, #20]
 8004ff4:	b2f6      	uxtb	r6, r6
 8004ff6:	4283      	cmp	r3, r0
 8004ff8:	4637      	mov	r7, r6
 8004ffa:	dc04      	bgt.n	8005006 <__swbuf_r+0x42>
 8004ffc:	4621      	mov	r1, r4
 8004ffe:	4628      	mov	r0, r5
 8005000:	f000 f93c 	bl	800527c <_fflush_r>
 8005004:	bb30      	cbnz	r0, 8005054 <__swbuf_r+0x90>
 8005006:	68a3      	ldr	r3, [r4, #8]
 8005008:	3b01      	subs	r3, #1
 800500a:	60a3      	str	r3, [r4, #8]
 800500c:	6823      	ldr	r3, [r4, #0]
 800500e:	1c5a      	adds	r2, r3, #1
 8005010:	6022      	str	r2, [r4, #0]
 8005012:	701e      	strb	r6, [r3, #0]
 8005014:	6963      	ldr	r3, [r4, #20]
 8005016:	3001      	adds	r0, #1
 8005018:	4283      	cmp	r3, r0
 800501a:	d004      	beq.n	8005026 <__swbuf_r+0x62>
 800501c:	89a3      	ldrh	r3, [r4, #12]
 800501e:	07db      	lsls	r3, r3, #31
 8005020:	d506      	bpl.n	8005030 <__swbuf_r+0x6c>
 8005022:	2e0a      	cmp	r6, #10
 8005024:	d104      	bne.n	8005030 <__swbuf_r+0x6c>
 8005026:	4621      	mov	r1, r4
 8005028:	4628      	mov	r0, r5
 800502a:	f000 f927 	bl	800527c <_fflush_r>
 800502e:	b988      	cbnz	r0, 8005054 <__swbuf_r+0x90>
 8005030:	4638      	mov	r0, r7
 8005032:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005034:	4b0a      	ldr	r3, [pc, #40]	; (8005060 <__swbuf_r+0x9c>)
 8005036:	429c      	cmp	r4, r3
 8005038:	d101      	bne.n	800503e <__swbuf_r+0x7a>
 800503a:	68ac      	ldr	r4, [r5, #8]
 800503c:	e7cf      	b.n	8004fde <__swbuf_r+0x1a>
 800503e:	4b09      	ldr	r3, [pc, #36]	; (8005064 <__swbuf_r+0xa0>)
 8005040:	429c      	cmp	r4, r3
 8005042:	bf08      	it	eq
 8005044:	68ec      	ldreq	r4, [r5, #12]
 8005046:	e7ca      	b.n	8004fde <__swbuf_r+0x1a>
 8005048:	4621      	mov	r1, r4
 800504a:	4628      	mov	r0, r5
 800504c:	f000 f81a 	bl	8005084 <__swsetup_r>
 8005050:	2800      	cmp	r0, #0
 8005052:	d0cb      	beq.n	8004fec <__swbuf_r+0x28>
 8005054:	f04f 37ff 	mov.w	r7, #4294967295
 8005058:	e7ea      	b.n	8005030 <__swbuf_r+0x6c>
 800505a:	bf00      	nop
 800505c:	08005b9c 	.word	0x08005b9c
 8005060:	08005bbc 	.word	0x08005bbc
 8005064:	08005b7c 	.word	0x08005b7c

08005068 <__ascii_wctomb>:
 8005068:	b149      	cbz	r1, 800507e <__ascii_wctomb+0x16>
 800506a:	2aff      	cmp	r2, #255	; 0xff
 800506c:	bf85      	ittet	hi
 800506e:	238a      	movhi	r3, #138	; 0x8a
 8005070:	6003      	strhi	r3, [r0, #0]
 8005072:	700a      	strbls	r2, [r1, #0]
 8005074:	f04f 30ff 	movhi.w	r0, #4294967295
 8005078:	bf98      	it	ls
 800507a:	2001      	movls	r0, #1
 800507c:	4770      	bx	lr
 800507e:	4608      	mov	r0, r1
 8005080:	4770      	bx	lr
	...

08005084 <__swsetup_r>:
 8005084:	4b32      	ldr	r3, [pc, #200]	; (8005150 <__swsetup_r+0xcc>)
 8005086:	b570      	push	{r4, r5, r6, lr}
 8005088:	681d      	ldr	r5, [r3, #0]
 800508a:	4606      	mov	r6, r0
 800508c:	460c      	mov	r4, r1
 800508e:	b125      	cbz	r5, 800509a <__swsetup_r+0x16>
 8005090:	69ab      	ldr	r3, [r5, #24]
 8005092:	b913      	cbnz	r3, 800509a <__swsetup_r+0x16>
 8005094:	4628      	mov	r0, r5
 8005096:	f000 f985 	bl	80053a4 <__sinit>
 800509a:	4b2e      	ldr	r3, [pc, #184]	; (8005154 <__swsetup_r+0xd0>)
 800509c:	429c      	cmp	r4, r3
 800509e:	d10f      	bne.n	80050c0 <__swsetup_r+0x3c>
 80050a0:	686c      	ldr	r4, [r5, #4]
 80050a2:	89a3      	ldrh	r3, [r4, #12]
 80050a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80050a8:	0719      	lsls	r1, r3, #28
 80050aa:	d42c      	bmi.n	8005106 <__swsetup_r+0x82>
 80050ac:	06dd      	lsls	r5, r3, #27
 80050ae:	d411      	bmi.n	80050d4 <__swsetup_r+0x50>
 80050b0:	2309      	movs	r3, #9
 80050b2:	6033      	str	r3, [r6, #0]
 80050b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80050b8:	81a3      	strh	r3, [r4, #12]
 80050ba:	f04f 30ff 	mov.w	r0, #4294967295
 80050be:	e03e      	b.n	800513e <__swsetup_r+0xba>
 80050c0:	4b25      	ldr	r3, [pc, #148]	; (8005158 <__swsetup_r+0xd4>)
 80050c2:	429c      	cmp	r4, r3
 80050c4:	d101      	bne.n	80050ca <__swsetup_r+0x46>
 80050c6:	68ac      	ldr	r4, [r5, #8]
 80050c8:	e7eb      	b.n	80050a2 <__swsetup_r+0x1e>
 80050ca:	4b24      	ldr	r3, [pc, #144]	; (800515c <__swsetup_r+0xd8>)
 80050cc:	429c      	cmp	r4, r3
 80050ce:	bf08      	it	eq
 80050d0:	68ec      	ldreq	r4, [r5, #12]
 80050d2:	e7e6      	b.n	80050a2 <__swsetup_r+0x1e>
 80050d4:	0758      	lsls	r0, r3, #29
 80050d6:	d512      	bpl.n	80050fe <__swsetup_r+0x7a>
 80050d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80050da:	b141      	cbz	r1, 80050ee <__swsetup_r+0x6a>
 80050dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80050e0:	4299      	cmp	r1, r3
 80050e2:	d002      	beq.n	80050ea <__swsetup_r+0x66>
 80050e4:	4630      	mov	r0, r6
 80050e6:	f7ff fb31 	bl	800474c <_free_r>
 80050ea:	2300      	movs	r3, #0
 80050ec:	6363      	str	r3, [r4, #52]	; 0x34
 80050ee:	89a3      	ldrh	r3, [r4, #12]
 80050f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80050f4:	81a3      	strh	r3, [r4, #12]
 80050f6:	2300      	movs	r3, #0
 80050f8:	6063      	str	r3, [r4, #4]
 80050fa:	6923      	ldr	r3, [r4, #16]
 80050fc:	6023      	str	r3, [r4, #0]
 80050fe:	89a3      	ldrh	r3, [r4, #12]
 8005100:	f043 0308 	orr.w	r3, r3, #8
 8005104:	81a3      	strh	r3, [r4, #12]
 8005106:	6923      	ldr	r3, [r4, #16]
 8005108:	b94b      	cbnz	r3, 800511e <__swsetup_r+0x9a>
 800510a:	89a3      	ldrh	r3, [r4, #12]
 800510c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005110:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005114:	d003      	beq.n	800511e <__swsetup_r+0x9a>
 8005116:	4621      	mov	r1, r4
 8005118:	4630      	mov	r0, r6
 800511a:	f000 fa09 	bl	8005530 <__smakebuf_r>
 800511e:	89a0      	ldrh	r0, [r4, #12]
 8005120:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005124:	f010 0301 	ands.w	r3, r0, #1
 8005128:	d00a      	beq.n	8005140 <__swsetup_r+0xbc>
 800512a:	2300      	movs	r3, #0
 800512c:	60a3      	str	r3, [r4, #8]
 800512e:	6963      	ldr	r3, [r4, #20]
 8005130:	425b      	negs	r3, r3
 8005132:	61a3      	str	r3, [r4, #24]
 8005134:	6923      	ldr	r3, [r4, #16]
 8005136:	b943      	cbnz	r3, 800514a <__swsetup_r+0xc6>
 8005138:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800513c:	d1ba      	bne.n	80050b4 <__swsetup_r+0x30>
 800513e:	bd70      	pop	{r4, r5, r6, pc}
 8005140:	0781      	lsls	r1, r0, #30
 8005142:	bf58      	it	pl
 8005144:	6963      	ldrpl	r3, [r4, #20]
 8005146:	60a3      	str	r3, [r4, #8]
 8005148:	e7f4      	b.n	8005134 <__swsetup_r+0xb0>
 800514a:	2000      	movs	r0, #0
 800514c:	e7f7      	b.n	800513e <__swsetup_r+0xba>
 800514e:	bf00      	nop
 8005150:	20000004 	.word	0x20000004
 8005154:	08005b9c 	.word	0x08005b9c
 8005158:	08005bbc 	.word	0x08005bbc
 800515c:	08005b7c 	.word	0x08005b7c

08005160 <abort>:
 8005160:	b508      	push	{r3, lr}
 8005162:	2006      	movs	r0, #6
 8005164:	f000 fa54 	bl	8005610 <raise>
 8005168:	2001      	movs	r0, #1
 800516a:	f7fc fde9 	bl	8001d40 <_exit>
	...

08005170 <__sflush_r>:
 8005170:	898a      	ldrh	r2, [r1, #12]
 8005172:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005176:	4605      	mov	r5, r0
 8005178:	0710      	lsls	r0, r2, #28
 800517a:	460c      	mov	r4, r1
 800517c:	d458      	bmi.n	8005230 <__sflush_r+0xc0>
 800517e:	684b      	ldr	r3, [r1, #4]
 8005180:	2b00      	cmp	r3, #0
 8005182:	dc05      	bgt.n	8005190 <__sflush_r+0x20>
 8005184:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005186:	2b00      	cmp	r3, #0
 8005188:	dc02      	bgt.n	8005190 <__sflush_r+0x20>
 800518a:	2000      	movs	r0, #0
 800518c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005190:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005192:	2e00      	cmp	r6, #0
 8005194:	d0f9      	beq.n	800518a <__sflush_r+0x1a>
 8005196:	2300      	movs	r3, #0
 8005198:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800519c:	682f      	ldr	r7, [r5, #0]
 800519e:	602b      	str	r3, [r5, #0]
 80051a0:	d032      	beq.n	8005208 <__sflush_r+0x98>
 80051a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80051a4:	89a3      	ldrh	r3, [r4, #12]
 80051a6:	075a      	lsls	r2, r3, #29
 80051a8:	d505      	bpl.n	80051b6 <__sflush_r+0x46>
 80051aa:	6863      	ldr	r3, [r4, #4]
 80051ac:	1ac0      	subs	r0, r0, r3
 80051ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80051b0:	b10b      	cbz	r3, 80051b6 <__sflush_r+0x46>
 80051b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80051b4:	1ac0      	subs	r0, r0, r3
 80051b6:	2300      	movs	r3, #0
 80051b8:	4602      	mov	r2, r0
 80051ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80051bc:	6a21      	ldr	r1, [r4, #32]
 80051be:	4628      	mov	r0, r5
 80051c0:	47b0      	blx	r6
 80051c2:	1c43      	adds	r3, r0, #1
 80051c4:	89a3      	ldrh	r3, [r4, #12]
 80051c6:	d106      	bne.n	80051d6 <__sflush_r+0x66>
 80051c8:	6829      	ldr	r1, [r5, #0]
 80051ca:	291d      	cmp	r1, #29
 80051cc:	d82c      	bhi.n	8005228 <__sflush_r+0xb8>
 80051ce:	4a2a      	ldr	r2, [pc, #168]	; (8005278 <__sflush_r+0x108>)
 80051d0:	40ca      	lsrs	r2, r1
 80051d2:	07d6      	lsls	r6, r2, #31
 80051d4:	d528      	bpl.n	8005228 <__sflush_r+0xb8>
 80051d6:	2200      	movs	r2, #0
 80051d8:	6062      	str	r2, [r4, #4]
 80051da:	04d9      	lsls	r1, r3, #19
 80051dc:	6922      	ldr	r2, [r4, #16]
 80051de:	6022      	str	r2, [r4, #0]
 80051e0:	d504      	bpl.n	80051ec <__sflush_r+0x7c>
 80051e2:	1c42      	adds	r2, r0, #1
 80051e4:	d101      	bne.n	80051ea <__sflush_r+0x7a>
 80051e6:	682b      	ldr	r3, [r5, #0]
 80051e8:	b903      	cbnz	r3, 80051ec <__sflush_r+0x7c>
 80051ea:	6560      	str	r0, [r4, #84]	; 0x54
 80051ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80051ee:	602f      	str	r7, [r5, #0]
 80051f0:	2900      	cmp	r1, #0
 80051f2:	d0ca      	beq.n	800518a <__sflush_r+0x1a>
 80051f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80051f8:	4299      	cmp	r1, r3
 80051fa:	d002      	beq.n	8005202 <__sflush_r+0x92>
 80051fc:	4628      	mov	r0, r5
 80051fe:	f7ff faa5 	bl	800474c <_free_r>
 8005202:	2000      	movs	r0, #0
 8005204:	6360      	str	r0, [r4, #52]	; 0x34
 8005206:	e7c1      	b.n	800518c <__sflush_r+0x1c>
 8005208:	6a21      	ldr	r1, [r4, #32]
 800520a:	2301      	movs	r3, #1
 800520c:	4628      	mov	r0, r5
 800520e:	47b0      	blx	r6
 8005210:	1c41      	adds	r1, r0, #1
 8005212:	d1c7      	bne.n	80051a4 <__sflush_r+0x34>
 8005214:	682b      	ldr	r3, [r5, #0]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d0c4      	beq.n	80051a4 <__sflush_r+0x34>
 800521a:	2b1d      	cmp	r3, #29
 800521c:	d001      	beq.n	8005222 <__sflush_r+0xb2>
 800521e:	2b16      	cmp	r3, #22
 8005220:	d101      	bne.n	8005226 <__sflush_r+0xb6>
 8005222:	602f      	str	r7, [r5, #0]
 8005224:	e7b1      	b.n	800518a <__sflush_r+0x1a>
 8005226:	89a3      	ldrh	r3, [r4, #12]
 8005228:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800522c:	81a3      	strh	r3, [r4, #12]
 800522e:	e7ad      	b.n	800518c <__sflush_r+0x1c>
 8005230:	690f      	ldr	r7, [r1, #16]
 8005232:	2f00      	cmp	r7, #0
 8005234:	d0a9      	beq.n	800518a <__sflush_r+0x1a>
 8005236:	0793      	lsls	r3, r2, #30
 8005238:	680e      	ldr	r6, [r1, #0]
 800523a:	bf08      	it	eq
 800523c:	694b      	ldreq	r3, [r1, #20]
 800523e:	600f      	str	r7, [r1, #0]
 8005240:	bf18      	it	ne
 8005242:	2300      	movne	r3, #0
 8005244:	eba6 0807 	sub.w	r8, r6, r7
 8005248:	608b      	str	r3, [r1, #8]
 800524a:	f1b8 0f00 	cmp.w	r8, #0
 800524e:	dd9c      	ble.n	800518a <__sflush_r+0x1a>
 8005250:	6a21      	ldr	r1, [r4, #32]
 8005252:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005254:	4643      	mov	r3, r8
 8005256:	463a      	mov	r2, r7
 8005258:	4628      	mov	r0, r5
 800525a:	47b0      	blx	r6
 800525c:	2800      	cmp	r0, #0
 800525e:	dc06      	bgt.n	800526e <__sflush_r+0xfe>
 8005260:	89a3      	ldrh	r3, [r4, #12]
 8005262:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005266:	81a3      	strh	r3, [r4, #12]
 8005268:	f04f 30ff 	mov.w	r0, #4294967295
 800526c:	e78e      	b.n	800518c <__sflush_r+0x1c>
 800526e:	4407      	add	r7, r0
 8005270:	eba8 0800 	sub.w	r8, r8, r0
 8005274:	e7e9      	b.n	800524a <__sflush_r+0xda>
 8005276:	bf00      	nop
 8005278:	20400001 	.word	0x20400001

0800527c <_fflush_r>:
 800527c:	b538      	push	{r3, r4, r5, lr}
 800527e:	690b      	ldr	r3, [r1, #16]
 8005280:	4605      	mov	r5, r0
 8005282:	460c      	mov	r4, r1
 8005284:	b913      	cbnz	r3, 800528c <_fflush_r+0x10>
 8005286:	2500      	movs	r5, #0
 8005288:	4628      	mov	r0, r5
 800528a:	bd38      	pop	{r3, r4, r5, pc}
 800528c:	b118      	cbz	r0, 8005296 <_fflush_r+0x1a>
 800528e:	6983      	ldr	r3, [r0, #24]
 8005290:	b90b      	cbnz	r3, 8005296 <_fflush_r+0x1a>
 8005292:	f000 f887 	bl	80053a4 <__sinit>
 8005296:	4b14      	ldr	r3, [pc, #80]	; (80052e8 <_fflush_r+0x6c>)
 8005298:	429c      	cmp	r4, r3
 800529a:	d11b      	bne.n	80052d4 <_fflush_r+0x58>
 800529c:	686c      	ldr	r4, [r5, #4]
 800529e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d0ef      	beq.n	8005286 <_fflush_r+0xa>
 80052a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80052a8:	07d0      	lsls	r0, r2, #31
 80052aa:	d404      	bmi.n	80052b6 <_fflush_r+0x3a>
 80052ac:	0599      	lsls	r1, r3, #22
 80052ae:	d402      	bmi.n	80052b6 <_fflush_r+0x3a>
 80052b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052b2:	f000 f915 	bl	80054e0 <__retarget_lock_acquire_recursive>
 80052b6:	4628      	mov	r0, r5
 80052b8:	4621      	mov	r1, r4
 80052ba:	f7ff ff59 	bl	8005170 <__sflush_r>
 80052be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80052c0:	07da      	lsls	r2, r3, #31
 80052c2:	4605      	mov	r5, r0
 80052c4:	d4e0      	bmi.n	8005288 <_fflush_r+0xc>
 80052c6:	89a3      	ldrh	r3, [r4, #12]
 80052c8:	059b      	lsls	r3, r3, #22
 80052ca:	d4dd      	bmi.n	8005288 <_fflush_r+0xc>
 80052cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052ce:	f000 f908 	bl	80054e2 <__retarget_lock_release_recursive>
 80052d2:	e7d9      	b.n	8005288 <_fflush_r+0xc>
 80052d4:	4b05      	ldr	r3, [pc, #20]	; (80052ec <_fflush_r+0x70>)
 80052d6:	429c      	cmp	r4, r3
 80052d8:	d101      	bne.n	80052de <_fflush_r+0x62>
 80052da:	68ac      	ldr	r4, [r5, #8]
 80052dc:	e7df      	b.n	800529e <_fflush_r+0x22>
 80052de:	4b04      	ldr	r3, [pc, #16]	; (80052f0 <_fflush_r+0x74>)
 80052e0:	429c      	cmp	r4, r3
 80052e2:	bf08      	it	eq
 80052e4:	68ec      	ldreq	r4, [r5, #12]
 80052e6:	e7da      	b.n	800529e <_fflush_r+0x22>
 80052e8:	08005b9c 	.word	0x08005b9c
 80052ec:	08005bbc 	.word	0x08005bbc
 80052f0:	08005b7c 	.word	0x08005b7c

080052f4 <std>:
 80052f4:	2300      	movs	r3, #0
 80052f6:	b510      	push	{r4, lr}
 80052f8:	4604      	mov	r4, r0
 80052fa:	e9c0 3300 	strd	r3, r3, [r0]
 80052fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005302:	6083      	str	r3, [r0, #8]
 8005304:	8181      	strh	r1, [r0, #12]
 8005306:	6643      	str	r3, [r0, #100]	; 0x64
 8005308:	81c2      	strh	r2, [r0, #14]
 800530a:	6183      	str	r3, [r0, #24]
 800530c:	4619      	mov	r1, r3
 800530e:	2208      	movs	r2, #8
 8005310:	305c      	adds	r0, #92	; 0x5c
 8005312:	f7fd fb31 	bl	8002978 <memset>
 8005316:	4b05      	ldr	r3, [pc, #20]	; (800532c <std+0x38>)
 8005318:	6263      	str	r3, [r4, #36]	; 0x24
 800531a:	4b05      	ldr	r3, [pc, #20]	; (8005330 <std+0x3c>)
 800531c:	62a3      	str	r3, [r4, #40]	; 0x28
 800531e:	4b05      	ldr	r3, [pc, #20]	; (8005334 <std+0x40>)
 8005320:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005322:	4b05      	ldr	r3, [pc, #20]	; (8005338 <std+0x44>)
 8005324:	6224      	str	r4, [r4, #32]
 8005326:	6323      	str	r3, [r4, #48]	; 0x30
 8005328:	bd10      	pop	{r4, pc}
 800532a:	bf00      	nop
 800532c:	08005649 	.word	0x08005649
 8005330:	0800566b 	.word	0x0800566b
 8005334:	080056a3 	.word	0x080056a3
 8005338:	080056c7 	.word	0x080056c7

0800533c <_cleanup_r>:
 800533c:	4901      	ldr	r1, [pc, #4]	; (8005344 <_cleanup_r+0x8>)
 800533e:	f000 b8af 	b.w	80054a0 <_fwalk_reent>
 8005342:	bf00      	nop
 8005344:	0800527d 	.word	0x0800527d

08005348 <__sfmoreglue>:
 8005348:	b570      	push	{r4, r5, r6, lr}
 800534a:	2268      	movs	r2, #104	; 0x68
 800534c:	1e4d      	subs	r5, r1, #1
 800534e:	4355      	muls	r5, r2
 8005350:	460e      	mov	r6, r1
 8005352:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005356:	f7ff fa65 	bl	8004824 <_malloc_r>
 800535a:	4604      	mov	r4, r0
 800535c:	b140      	cbz	r0, 8005370 <__sfmoreglue+0x28>
 800535e:	2100      	movs	r1, #0
 8005360:	e9c0 1600 	strd	r1, r6, [r0]
 8005364:	300c      	adds	r0, #12
 8005366:	60a0      	str	r0, [r4, #8]
 8005368:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800536c:	f7fd fb04 	bl	8002978 <memset>
 8005370:	4620      	mov	r0, r4
 8005372:	bd70      	pop	{r4, r5, r6, pc}

08005374 <__sfp_lock_acquire>:
 8005374:	4801      	ldr	r0, [pc, #4]	; (800537c <__sfp_lock_acquire+0x8>)
 8005376:	f000 b8b3 	b.w	80054e0 <__retarget_lock_acquire_recursive>
 800537a:	bf00      	nop
 800537c:	2000048d 	.word	0x2000048d

08005380 <__sfp_lock_release>:
 8005380:	4801      	ldr	r0, [pc, #4]	; (8005388 <__sfp_lock_release+0x8>)
 8005382:	f000 b8ae 	b.w	80054e2 <__retarget_lock_release_recursive>
 8005386:	bf00      	nop
 8005388:	2000048d 	.word	0x2000048d

0800538c <__sinit_lock_acquire>:
 800538c:	4801      	ldr	r0, [pc, #4]	; (8005394 <__sinit_lock_acquire+0x8>)
 800538e:	f000 b8a7 	b.w	80054e0 <__retarget_lock_acquire_recursive>
 8005392:	bf00      	nop
 8005394:	2000048e 	.word	0x2000048e

08005398 <__sinit_lock_release>:
 8005398:	4801      	ldr	r0, [pc, #4]	; (80053a0 <__sinit_lock_release+0x8>)
 800539a:	f000 b8a2 	b.w	80054e2 <__retarget_lock_release_recursive>
 800539e:	bf00      	nop
 80053a0:	2000048e 	.word	0x2000048e

080053a4 <__sinit>:
 80053a4:	b510      	push	{r4, lr}
 80053a6:	4604      	mov	r4, r0
 80053a8:	f7ff fff0 	bl	800538c <__sinit_lock_acquire>
 80053ac:	69a3      	ldr	r3, [r4, #24]
 80053ae:	b11b      	cbz	r3, 80053b8 <__sinit+0x14>
 80053b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053b4:	f7ff bff0 	b.w	8005398 <__sinit_lock_release>
 80053b8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80053bc:	6523      	str	r3, [r4, #80]	; 0x50
 80053be:	4b13      	ldr	r3, [pc, #76]	; (800540c <__sinit+0x68>)
 80053c0:	4a13      	ldr	r2, [pc, #76]	; (8005410 <__sinit+0x6c>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	62a2      	str	r2, [r4, #40]	; 0x28
 80053c6:	42a3      	cmp	r3, r4
 80053c8:	bf04      	itt	eq
 80053ca:	2301      	moveq	r3, #1
 80053cc:	61a3      	streq	r3, [r4, #24]
 80053ce:	4620      	mov	r0, r4
 80053d0:	f000 f820 	bl	8005414 <__sfp>
 80053d4:	6060      	str	r0, [r4, #4]
 80053d6:	4620      	mov	r0, r4
 80053d8:	f000 f81c 	bl	8005414 <__sfp>
 80053dc:	60a0      	str	r0, [r4, #8]
 80053de:	4620      	mov	r0, r4
 80053e0:	f000 f818 	bl	8005414 <__sfp>
 80053e4:	2200      	movs	r2, #0
 80053e6:	60e0      	str	r0, [r4, #12]
 80053e8:	2104      	movs	r1, #4
 80053ea:	6860      	ldr	r0, [r4, #4]
 80053ec:	f7ff ff82 	bl	80052f4 <std>
 80053f0:	68a0      	ldr	r0, [r4, #8]
 80053f2:	2201      	movs	r2, #1
 80053f4:	2109      	movs	r1, #9
 80053f6:	f7ff ff7d 	bl	80052f4 <std>
 80053fa:	68e0      	ldr	r0, [r4, #12]
 80053fc:	2202      	movs	r2, #2
 80053fe:	2112      	movs	r1, #18
 8005400:	f7ff ff78 	bl	80052f4 <std>
 8005404:	2301      	movs	r3, #1
 8005406:	61a3      	str	r3, [r4, #24]
 8005408:	e7d2      	b.n	80053b0 <__sinit+0xc>
 800540a:	bf00      	nop
 800540c:	08005800 	.word	0x08005800
 8005410:	0800533d 	.word	0x0800533d

08005414 <__sfp>:
 8005414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005416:	4607      	mov	r7, r0
 8005418:	f7ff ffac 	bl	8005374 <__sfp_lock_acquire>
 800541c:	4b1e      	ldr	r3, [pc, #120]	; (8005498 <__sfp+0x84>)
 800541e:	681e      	ldr	r6, [r3, #0]
 8005420:	69b3      	ldr	r3, [r6, #24]
 8005422:	b913      	cbnz	r3, 800542a <__sfp+0x16>
 8005424:	4630      	mov	r0, r6
 8005426:	f7ff ffbd 	bl	80053a4 <__sinit>
 800542a:	3648      	adds	r6, #72	; 0x48
 800542c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005430:	3b01      	subs	r3, #1
 8005432:	d503      	bpl.n	800543c <__sfp+0x28>
 8005434:	6833      	ldr	r3, [r6, #0]
 8005436:	b30b      	cbz	r3, 800547c <__sfp+0x68>
 8005438:	6836      	ldr	r6, [r6, #0]
 800543a:	e7f7      	b.n	800542c <__sfp+0x18>
 800543c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005440:	b9d5      	cbnz	r5, 8005478 <__sfp+0x64>
 8005442:	4b16      	ldr	r3, [pc, #88]	; (800549c <__sfp+0x88>)
 8005444:	60e3      	str	r3, [r4, #12]
 8005446:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800544a:	6665      	str	r5, [r4, #100]	; 0x64
 800544c:	f000 f847 	bl	80054de <__retarget_lock_init_recursive>
 8005450:	f7ff ff96 	bl	8005380 <__sfp_lock_release>
 8005454:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005458:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800545c:	6025      	str	r5, [r4, #0]
 800545e:	61a5      	str	r5, [r4, #24]
 8005460:	2208      	movs	r2, #8
 8005462:	4629      	mov	r1, r5
 8005464:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005468:	f7fd fa86 	bl	8002978 <memset>
 800546c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005470:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005474:	4620      	mov	r0, r4
 8005476:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005478:	3468      	adds	r4, #104	; 0x68
 800547a:	e7d9      	b.n	8005430 <__sfp+0x1c>
 800547c:	2104      	movs	r1, #4
 800547e:	4638      	mov	r0, r7
 8005480:	f7ff ff62 	bl	8005348 <__sfmoreglue>
 8005484:	4604      	mov	r4, r0
 8005486:	6030      	str	r0, [r6, #0]
 8005488:	2800      	cmp	r0, #0
 800548a:	d1d5      	bne.n	8005438 <__sfp+0x24>
 800548c:	f7ff ff78 	bl	8005380 <__sfp_lock_release>
 8005490:	230c      	movs	r3, #12
 8005492:	603b      	str	r3, [r7, #0]
 8005494:	e7ee      	b.n	8005474 <__sfp+0x60>
 8005496:	bf00      	nop
 8005498:	08005800 	.word	0x08005800
 800549c:	ffff0001 	.word	0xffff0001

080054a0 <_fwalk_reent>:
 80054a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054a4:	4606      	mov	r6, r0
 80054a6:	4688      	mov	r8, r1
 80054a8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80054ac:	2700      	movs	r7, #0
 80054ae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80054b2:	f1b9 0901 	subs.w	r9, r9, #1
 80054b6:	d505      	bpl.n	80054c4 <_fwalk_reent+0x24>
 80054b8:	6824      	ldr	r4, [r4, #0]
 80054ba:	2c00      	cmp	r4, #0
 80054bc:	d1f7      	bne.n	80054ae <_fwalk_reent+0xe>
 80054be:	4638      	mov	r0, r7
 80054c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054c4:	89ab      	ldrh	r3, [r5, #12]
 80054c6:	2b01      	cmp	r3, #1
 80054c8:	d907      	bls.n	80054da <_fwalk_reent+0x3a>
 80054ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80054ce:	3301      	adds	r3, #1
 80054d0:	d003      	beq.n	80054da <_fwalk_reent+0x3a>
 80054d2:	4629      	mov	r1, r5
 80054d4:	4630      	mov	r0, r6
 80054d6:	47c0      	blx	r8
 80054d8:	4307      	orrs	r7, r0
 80054da:	3568      	adds	r5, #104	; 0x68
 80054dc:	e7e9      	b.n	80054b2 <_fwalk_reent+0x12>

080054de <__retarget_lock_init_recursive>:
 80054de:	4770      	bx	lr

080054e0 <__retarget_lock_acquire_recursive>:
 80054e0:	4770      	bx	lr

080054e2 <__retarget_lock_release_recursive>:
 80054e2:	4770      	bx	lr

080054e4 <__swhatbuf_r>:
 80054e4:	b570      	push	{r4, r5, r6, lr}
 80054e6:	460e      	mov	r6, r1
 80054e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054ec:	2900      	cmp	r1, #0
 80054ee:	b096      	sub	sp, #88	; 0x58
 80054f0:	4614      	mov	r4, r2
 80054f2:	461d      	mov	r5, r3
 80054f4:	da08      	bge.n	8005508 <__swhatbuf_r+0x24>
 80054f6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80054fa:	2200      	movs	r2, #0
 80054fc:	602a      	str	r2, [r5, #0]
 80054fe:	061a      	lsls	r2, r3, #24
 8005500:	d410      	bmi.n	8005524 <__swhatbuf_r+0x40>
 8005502:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005506:	e00e      	b.n	8005526 <__swhatbuf_r+0x42>
 8005508:	466a      	mov	r2, sp
 800550a:	f000 f903 	bl	8005714 <_fstat_r>
 800550e:	2800      	cmp	r0, #0
 8005510:	dbf1      	blt.n	80054f6 <__swhatbuf_r+0x12>
 8005512:	9a01      	ldr	r2, [sp, #4]
 8005514:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005518:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800551c:	425a      	negs	r2, r3
 800551e:	415a      	adcs	r2, r3
 8005520:	602a      	str	r2, [r5, #0]
 8005522:	e7ee      	b.n	8005502 <__swhatbuf_r+0x1e>
 8005524:	2340      	movs	r3, #64	; 0x40
 8005526:	2000      	movs	r0, #0
 8005528:	6023      	str	r3, [r4, #0]
 800552a:	b016      	add	sp, #88	; 0x58
 800552c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005530 <__smakebuf_r>:
 8005530:	898b      	ldrh	r3, [r1, #12]
 8005532:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005534:	079d      	lsls	r5, r3, #30
 8005536:	4606      	mov	r6, r0
 8005538:	460c      	mov	r4, r1
 800553a:	d507      	bpl.n	800554c <__smakebuf_r+0x1c>
 800553c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005540:	6023      	str	r3, [r4, #0]
 8005542:	6123      	str	r3, [r4, #16]
 8005544:	2301      	movs	r3, #1
 8005546:	6163      	str	r3, [r4, #20]
 8005548:	b002      	add	sp, #8
 800554a:	bd70      	pop	{r4, r5, r6, pc}
 800554c:	ab01      	add	r3, sp, #4
 800554e:	466a      	mov	r2, sp
 8005550:	f7ff ffc8 	bl	80054e4 <__swhatbuf_r>
 8005554:	9900      	ldr	r1, [sp, #0]
 8005556:	4605      	mov	r5, r0
 8005558:	4630      	mov	r0, r6
 800555a:	f7ff f963 	bl	8004824 <_malloc_r>
 800555e:	b948      	cbnz	r0, 8005574 <__smakebuf_r+0x44>
 8005560:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005564:	059a      	lsls	r2, r3, #22
 8005566:	d4ef      	bmi.n	8005548 <__smakebuf_r+0x18>
 8005568:	f023 0303 	bic.w	r3, r3, #3
 800556c:	f043 0302 	orr.w	r3, r3, #2
 8005570:	81a3      	strh	r3, [r4, #12]
 8005572:	e7e3      	b.n	800553c <__smakebuf_r+0xc>
 8005574:	4b0d      	ldr	r3, [pc, #52]	; (80055ac <__smakebuf_r+0x7c>)
 8005576:	62b3      	str	r3, [r6, #40]	; 0x28
 8005578:	89a3      	ldrh	r3, [r4, #12]
 800557a:	6020      	str	r0, [r4, #0]
 800557c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005580:	81a3      	strh	r3, [r4, #12]
 8005582:	9b00      	ldr	r3, [sp, #0]
 8005584:	6163      	str	r3, [r4, #20]
 8005586:	9b01      	ldr	r3, [sp, #4]
 8005588:	6120      	str	r0, [r4, #16]
 800558a:	b15b      	cbz	r3, 80055a4 <__smakebuf_r+0x74>
 800558c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005590:	4630      	mov	r0, r6
 8005592:	f000 f8d1 	bl	8005738 <_isatty_r>
 8005596:	b128      	cbz	r0, 80055a4 <__smakebuf_r+0x74>
 8005598:	89a3      	ldrh	r3, [r4, #12]
 800559a:	f023 0303 	bic.w	r3, r3, #3
 800559e:	f043 0301 	orr.w	r3, r3, #1
 80055a2:	81a3      	strh	r3, [r4, #12]
 80055a4:	89a0      	ldrh	r0, [r4, #12]
 80055a6:	4305      	orrs	r5, r0
 80055a8:	81a5      	strh	r5, [r4, #12]
 80055aa:	e7cd      	b.n	8005548 <__smakebuf_r+0x18>
 80055ac:	0800533d 	.word	0x0800533d

080055b0 <_malloc_usable_size_r>:
 80055b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055b4:	1f18      	subs	r0, r3, #4
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	bfbc      	itt	lt
 80055ba:	580b      	ldrlt	r3, [r1, r0]
 80055bc:	18c0      	addlt	r0, r0, r3
 80055be:	4770      	bx	lr

080055c0 <_raise_r>:
 80055c0:	291f      	cmp	r1, #31
 80055c2:	b538      	push	{r3, r4, r5, lr}
 80055c4:	4604      	mov	r4, r0
 80055c6:	460d      	mov	r5, r1
 80055c8:	d904      	bls.n	80055d4 <_raise_r+0x14>
 80055ca:	2316      	movs	r3, #22
 80055cc:	6003      	str	r3, [r0, #0]
 80055ce:	f04f 30ff 	mov.w	r0, #4294967295
 80055d2:	bd38      	pop	{r3, r4, r5, pc}
 80055d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80055d6:	b112      	cbz	r2, 80055de <_raise_r+0x1e>
 80055d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80055dc:	b94b      	cbnz	r3, 80055f2 <_raise_r+0x32>
 80055de:	4620      	mov	r0, r4
 80055e0:	f000 f830 	bl	8005644 <_getpid_r>
 80055e4:	462a      	mov	r2, r5
 80055e6:	4601      	mov	r1, r0
 80055e8:	4620      	mov	r0, r4
 80055ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80055ee:	f000 b817 	b.w	8005620 <_kill_r>
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d00a      	beq.n	800560c <_raise_r+0x4c>
 80055f6:	1c59      	adds	r1, r3, #1
 80055f8:	d103      	bne.n	8005602 <_raise_r+0x42>
 80055fa:	2316      	movs	r3, #22
 80055fc:	6003      	str	r3, [r0, #0]
 80055fe:	2001      	movs	r0, #1
 8005600:	e7e7      	b.n	80055d2 <_raise_r+0x12>
 8005602:	2400      	movs	r4, #0
 8005604:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005608:	4628      	mov	r0, r5
 800560a:	4798      	blx	r3
 800560c:	2000      	movs	r0, #0
 800560e:	e7e0      	b.n	80055d2 <_raise_r+0x12>

08005610 <raise>:
 8005610:	4b02      	ldr	r3, [pc, #8]	; (800561c <raise+0xc>)
 8005612:	4601      	mov	r1, r0
 8005614:	6818      	ldr	r0, [r3, #0]
 8005616:	f7ff bfd3 	b.w	80055c0 <_raise_r>
 800561a:	bf00      	nop
 800561c:	20000004 	.word	0x20000004

08005620 <_kill_r>:
 8005620:	b538      	push	{r3, r4, r5, lr}
 8005622:	4d07      	ldr	r5, [pc, #28]	; (8005640 <_kill_r+0x20>)
 8005624:	2300      	movs	r3, #0
 8005626:	4604      	mov	r4, r0
 8005628:	4608      	mov	r0, r1
 800562a:	4611      	mov	r1, r2
 800562c:	602b      	str	r3, [r5, #0]
 800562e:	f7fc fb77 	bl	8001d20 <_kill>
 8005632:	1c43      	adds	r3, r0, #1
 8005634:	d102      	bne.n	800563c <_kill_r+0x1c>
 8005636:	682b      	ldr	r3, [r5, #0]
 8005638:	b103      	cbz	r3, 800563c <_kill_r+0x1c>
 800563a:	6023      	str	r3, [r4, #0]
 800563c:	bd38      	pop	{r3, r4, r5, pc}
 800563e:	bf00      	nop
 8005640:	20000488 	.word	0x20000488

08005644 <_getpid_r>:
 8005644:	f7fc bb64 	b.w	8001d10 <_getpid>

08005648 <__sread>:
 8005648:	b510      	push	{r4, lr}
 800564a:	460c      	mov	r4, r1
 800564c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005650:	f000 f894 	bl	800577c <_read_r>
 8005654:	2800      	cmp	r0, #0
 8005656:	bfab      	itete	ge
 8005658:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800565a:	89a3      	ldrhlt	r3, [r4, #12]
 800565c:	181b      	addge	r3, r3, r0
 800565e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005662:	bfac      	ite	ge
 8005664:	6563      	strge	r3, [r4, #84]	; 0x54
 8005666:	81a3      	strhlt	r3, [r4, #12]
 8005668:	bd10      	pop	{r4, pc}

0800566a <__swrite>:
 800566a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800566e:	461f      	mov	r7, r3
 8005670:	898b      	ldrh	r3, [r1, #12]
 8005672:	05db      	lsls	r3, r3, #23
 8005674:	4605      	mov	r5, r0
 8005676:	460c      	mov	r4, r1
 8005678:	4616      	mov	r6, r2
 800567a:	d505      	bpl.n	8005688 <__swrite+0x1e>
 800567c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005680:	2302      	movs	r3, #2
 8005682:	2200      	movs	r2, #0
 8005684:	f000 f868 	bl	8005758 <_lseek_r>
 8005688:	89a3      	ldrh	r3, [r4, #12]
 800568a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800568e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005692:	81a3      	strh	r3, [r4, #12]
 8005694:	4632      	mov	r2, r6
 8005696:	463b      	mov	r3, r7
 8005698:	4628      	mov	r0, r5
 800569a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800569e:	f000 b817 	b.w	80056d0 <_write_r>

080056a2 <__sseek>:
 80056a2:	b510      	push	{r4, lr}
 80056a4:	460c      	mov	r4, r1
 80056a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056aa:	f000 f855 	bl	8005758 <_lseek_r>
 80056ae:	1c43      	adds	r3, r0, #1
 80056b0:	89a3      	ldrh	r3, [r4, #12]
 80056b2:	bf15      	itete	ne
 80056b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80056b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80056ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80056be:	81a3      	strheq	r3, [r4, #12]
 80056c0:	bf18      	it	ne
 80056c2:	81a3      	strhne	r3, [r4, #12]
 80056c4:	bd10      	pop	{r4, pc}

080056c6 <__sclose>:
 80056c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056ca:	f000 b813 	b.w	80056f4 <_close_r>
	...

080056d0 <_write_r>:
 80056d0:	b538      	push	{r3, r4, r5, lr}
 80056d2:	4d07      	ldr	r5, [pc, #28]	; (80056f0 <_write_r+0x20>)
 80056d4:	4604      	mov	r4, r0
 80056d6:	4608      	mov	r0, r1
 80056d8:	4611      	mov	r1, r2
 80056da:	2200      	movs	r2, #0
 80056dc:	602a      	str	r2, [r5, #0]
 80056de:	461a      	mov	r2, r3
 80056e0:	f7fc fb55 	bl	8001d8e <_write>
 80056e4:	1c43      	adds	r3, r0, #1
 80056e6:	d102      	bne.n	80056ee <_write_r+0x1e>
 80056e8:	682b      	ldr	r3, [r5, #0]
 80056ea:	b103      	cbz	r3, 80056ee <_write_r+0x1e>
 80056ec:	6023      	str	r3, [r4, #0]
 80056ee:	bd38      	pop	{r3, r4, r5, pc}
 80056f0:	20000488 	.word	0x20000488

080056f4 <_close_r>:
 80056f4:	b538      	push	{r3, r4, r5, lr}
 80056f6:	4d06      	ldr	r5, [pc, #24]	; (8005710 <_close_r+0x1c>)
 80056f8:	2300      	movs	r3, #0
 80056fa:	4604      	mov	r4, r0
 80056fc:	4608      	mov	r0, r1
 80056fe:	602b      	str	r3, [r5, #0]
 8005700:	f7fc fb61 	bl	8001dc6 <_close>
 8005704:	1c43      	adds	r3, r0, #1
 8005706:	d102      	bne.n	800570e <_close_r+0x1a>
 8005708:	682b      	ldr	r3, [r5, #0]
 800570a:	b103      	cbz	r3, 800570e <_close_r+0x1a>
 800570c:	6023      	str	r3, [r4, #0]
 800570e:	bd38      	pop	{r3, r4, r5, pc}
 8005710:	20000488 	.word	0x20000488

08005714 <_fstat_r>:
 8005714:	b538      	push	{r3, r4, r5, lr}
 8005716:	4d07      	ldr	r5, [pc, #28]	; (8005734 <_fstat_r+0x20>)
 8005718:	2300      	movs	r3, #0
 800571a:	4604      	mov	r4, r0
 800571c:	4608      	mov	r0, r1
 800571e:	4611      	mov	r1, r2
 8005720:	602b      	str	r3, [r5, #0]
 8005722:	f7fc fb5c 	bl	8001dde <_fstat>
 8005726:	1c43      	adds	r3, r0, #1
 8005728:	d102      	bne.n	8005730 <_fstat_r+0x1c>
 800572a:	682b      	ldr	r3, [r5, #0]
 800572c:	b103      	cbz	r3, 8005730 <_fstat_r+0x1c>
 800572e:	6023      	str	r3, [r4, #0]
 8005730:	bd38      	pop	{r3, r4, r5, pc}
 8005732:	bf00      	nop
 8005734:	20000488 	.word	0x20000488

08005738 <_isatty_r>:
 8005738:	b538      	push	{r3, r4, r5, lr}
 800573a:	4d06      	ldr	r5, [pc, #24]	; (8005754 <_isatty_r+0x1c>)
 800573c:	2300      	movs	r3, #0
 800573e:	4604      	mov	r4, r0
 8005740:	4608      	mov	r0, r1
 8005742:	602b      	str	r3, [r5, #0]
 8005744:	f7fc fb5b 	bl	8001dfe <_isatty>
 8005748:	1c43      	adds	r3, r0, #1
 800574a:	d102      	bne.n	8005752 <_isatty_r+0x1a>
 800574c:	682b      	ldr	r3, [r5, #0]
 800574e:	b103      	cbz	r3, 8005752 <_isatty_r+0x1a>
 8005750:	6023      	str	r3, [r4, #0]
 8005752:	bd38      	pop	{r3, r4, r5, pc}
 8005754:	20000488 	.word	0x20000488

08005758 <_lseek_r>:
 8005758:	b538      	push	{r3, r4, r5, lr}
 800575a:	4d07      	ldr	r5, [pc, #28]	; (8005778 <_lseek_r+0x20>)
 800575c:	4604      	mov	r4, r0
 800575e:	4608      	mov	r0, r1
 8005760:	4611      	mov	r1, r2
 8005762:	2200      	movs	r2, #0
 8005764:	602a      	str	r2, [r5, #0]
 8005766:	461a      	mov	r2, r3
 8005768:	f7fc fb54 	bl	8001e14 <_lseek>
 800576c:	1c43      	adds	r3, r0, #1
 800576e:	d102      	bne.n	8005776 <_lseek_r+0x1e>
 8005770:	682b      	ldr	r3, [r5, #0]
 8005772:	b103      	cbz	r3, 8005776 <_lseek_r+0x1e>
 8005774:	6023      	str	r3, [r4, #0]
 8005776:	bd38      	pop	{r3, r4, r5, pc}
 8005778:	20000488 	.word	0x20000488

0800577c <_read_r>:
 800577c:	b538      	push	{r3, r4, r5, lr}
 800577e:	4d07      	ldr	r5, [pc, #28]	; (800579c <_read_r+0x20>)
 8005780:	4604      	mov	r4, r0
 8005782:	4608      	mov	r0, r1
 8005784:	4611      	mov	r1, r2
 8005786:	2200      	movs	r2, #0
 8005788:	602a      	str	r2, [r5, #0]
 800578a:	461a      	mov	r2, r3
 800578c:	f7fc fae2 	bl	8001d54 <_read>
 8005790:	1c43      	adds	r3, r0, #1
 8005792:	d102      	bne.n	800579a <_read_r+0x1e>
 8005794:	682b      	ldr	r3, [r5, #0]
 8005796:	b103      	cbz	r3, 800579a <_read_r+0x1e>
 8005798:	6023      	str	r3, [r4, #0]
 800579a:	bd38      	pop	{r3, r4, r5, pc}
 800579c:	20000488 	.word	0x20000488

080057a0 <_init>:
 80057a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057a2:	bf00      	nop
 80057a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057a6:	bc08      	pop	{r3}
 80057a8:	469e      	mov	lr, r3
 80057aa:	4770      	bx	lr

080057ac <_fini>:
 80057ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ae:	bf00      	nop
 80057b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057b2:	bc08      	pop	{r3}
 80057b4:	469e      	mov	lr, r3
 80057b6:	4770      	bx	lr
