# ğŸ“¡ SPI (Serial Peripheral Interface) Protocol Implementation

## 1ï¸âƒ£ SPI Protocol Overview

### ğŸ“Š Block Diagram

<img width="2292" height="2508" alt="image" src="https://github.com/user-attachments/assets/7820acea-3486-47a1-8984-a050c6f19e7f" />

### ğŸ”„ ASM Chart

<img width="4772" height="4184" alt="image" src="https://github.com/user-attachments/assets/bb4cd94a-59de-4cb8-9dc7-e6d232748a59" />


### â±ï¸ Timing Diagram - Mode 0 (CPOL=0, CPHA=0 ê¸°ì¤€)

<img width="2808" height="1296" alt="image" src="https://github.com/user-attachments/assets/09bd93cd-e91d-457e-ad35-55b641fdfb28" />


---


### ğŸ”Œ Protocol Characteristics
| Property | Description |
|----------|-------------|
| **Type** | Synchronous Serial Communication |
| **Direction** | Full-Duplex (Simultaneous TX/RX) |
| **Topology** | Master-Slave (1 Master : N Slaves) |
| **Data Width** | 8-bit per transfer |
| **Clock** | Master generates SCLK (1MHz) |
| **Speed** | 1 Mbps (8 Î¼s/byte) |

### ğŸ“Œ Signal Interface

| Signal | Direction | Description |
|--------|-----------|-------------|
| `clk` | Input | 100MHz System Clock |
| `reset` | Input | Asynchronous Reset (Active High) |
| `sclk` | Masterâ†’Slave | SPI Clock (1MHz) |
| `mosi` | Masterâ†’Slave | Master Out Slave In (Data TX) |
| `miso` | Slaveâ†’Master | Master In Slave Out (Data RX) |
| `cs` | Masterâ†’Slave | Chip Select (Active Low) |
| `cpol` | Config | Clock Polarity (IDLE level) |
| `cpha` | Config | Clock Phase (Sample/Setup timing) |

---

## 2ï¸âƒ£ System Architecture


| State | Operation | Timing | Next Condition |
|-------|-----------|--------|----------------|
| `IDLE` | Wait, tx_ready=1 | - | start=1 â†’ CP_DELAY(CPHA=1) or CP0(CPHA=0) |
| `CP0` | SCLK Low half | 500ns | counter=49 â†’ CP1 |
| `CP1` | SCLK High half, Shift data | 500ns | counter=49, bit<7 â†’ CP0<br>bit=7 â†’ CP_DELAY or IDLE |
| `CP_DELAY` | Half-clock alignment | 500ns | counter=49 â†’ CP0 or IDLE |

**Slave FSM (SI Phase - MOSI RX):**
```
SI_IDLE â”€â”€[cs=0]â”€â”€> SI_PHASE â”€â”€[bit_cnt=7]â”€â”€> SI_IDLE (si_done=1)
                        â”‚  â–²
                        â””â”€â”€â”˜ (sclk_rising_edge)
```

**Slave FSM (SO Phase - MISO TX):**
```
SO_IDLE â”€â”€[so_start=1]â”€â”€> SO_PHASE â”€â”€[bit_cnt=7]â”€â”€> SO_IDLE
  (so_ready=1)               â”‚  â–²
                             â””â”€â”€â”˜ (sclk_falling_edge)
```



### ğŸ“ SPI Mode Comparison

| Mode | CPOL | CPHA | SCLK IDLE | Setup Edge | Sample Edge | Initial Delay |
|------|------|------|-----------|------------|-------------|---------------|
| **0** | 0 | 0 | Low | Falling | Rising | No |
| **1** | 0 | 1 | Low | Rising | Falling | Yes (500ns) |
| **2** | 1 | 0 | High | Rising | Falling | No |
| **3** | 1 | 1 | High | Falling | Rising | Yes (500ns) |

### ï¿½ Protocol Operation Summary

**SPI Mode 0 ê¸°ì¤€ ë™ì‘ íë¦„:**

1. **ì‹œì‘**: Masterê°€ `cs=0`ìœ¼ë¡œ Slave ì„ íƒ, `start=1`ë¡œ ì „ì†¡ ì‹œì‘
2. **ë°ì´í„° ì „ì†¡**: 
   - SCLKì˜ **falling edge**ì—ì„œ MOSI/MISO ë°ì´í„° ì¤€ë¹„ (Setup)
   - SCLKì˜ **rising edge**ì—ì„œ ë°ì´í„° ìƒ˜í”Œë§ (Sample)
   - MSB(D7)ë¶€í„° LSB(D0) ìˆœì„œë¡œ 8-bit ì „ì†¡
3. **ì™„ë£Œ**: 8-bit ì „ì†¡ ì™„ë£Œ í›„ `done=1`, 500ns í›„ `cs=1`ë¡œ í•´ì œ

**Full-Duplex íŠ¹ì§•:**
- Masterâ†’Slave (MOSI)ì™€ Slaveâ†’Master (MISO) ë™ì‹œ ì „ì†¡
- í•˜ë‚˜ì˜ SCLK ì£¼ê¸°ì— 1-bitì”© ì–‘ë°©í–¥ êµí™˜

---

## 4ï¸âƒ£ Key Design Features

### ğŸ”§ í•µì‹¬ ì„¤ê³„ ìš”ì†Œ

#### 1ï¸âƒ£ Clock Domain Crossing (CDC) í•´ê²°

**ë¬¸ì œ:**
- Master SCLK (1MHz, ë¹„ë™ê¸°) â†” Slave System Clock (100MHz)
- Metastability ë°œìƒ ê°€ëŠ¥ â†’ ë°ì´í„° ì†ì‹¤/ì˜¤ë¥˜

**í•´ê²°ì±…: 2-Stage Synchronizer + Edge Detector**
<img width="8308" height="1800" alt="image" src="https://github.com/user-attachments/assets/981950f7-6b84-4dca-a348-fa75b94b57b9" />

```systemverilog
// Synchronizer
always_ff @(posedge clk or posedge reset) begin
    if (reset) begin
        sclk_sync0 <= 1'b0;
        sclk_sync1 <= 1'b0;
    end else begin
        sclk_sync0 <= sclk;          // Stage 1: Metastable
        sclk_sync1 <= sclk_sync0;    // Stage 2: Stable
    end
end

// Edge Detection
assign sclk_rising_edge  = (sclk_sync0 & ~sclk_sync1);
assign sclk_falling_edge = (~sclk_sync0 & sclk_sync1);
```
- **MTBF**: 2-Stageë¡œ 10^9ë…„ ì´ìƒì˜ ê³ ì‹ ë¢°ì„± í™•ë³´
- **Latency**: 20~30ns (2 system clocks) ì¶”ê°€ë˜ë‚˜ 1MHz SCLK ëŒ€ë¹„ ë¬´ì‹œ ê°€ëŠ¥

#### 2ï¸âƒ£ CPOL/CPHA Mode êµ¬í˜„

**CPOL (Clock Polarity):**
```systemverilog
// IDLE ìƒíƒœì˜ SCLK ë ˆë²¨ ì œì–´
assign spi_clk_next = cpol ? ~p_clk : p_clk;
// CPOL=0: IDLE=Low, CPOL=1: IDLE=High
```

**CPHA (Clock Phase):**
```systemverilog
// p_clk: ì‹¤ì œ ë°ì´í„° valid ì‹œì  ê²°ì •
assign p_clk = ((state_next == CP0) && (cpha == 1)) ||
               ((state_next == CP1) && (cpha == 0));
// CPHA=0: ì²« edge ìƒ˜í”Œë§, CPHA=1: ë‘ ë²ˆì§¸ edge ìƒ˜í”Œë§
```

**CP_DELAY State:**
- CPHA=1ì¼ ë•Œ: ì‹œì‘ ì „ ë°˜ í´ëŸ­ ëŒ€ê¸° (ë°ì´í„° ì•ˆì •í™”)
- CPHA=0ì¼ ë•Œ: ì¢…ë£Œ í›„ ë°˜ í´ëŸ­ ëŒ€ê¸° (CS timing ë³´ì¥)

#### 3ï¸âƒ£ SI/SO Phase ë¶„ë¦¬ (Slave)

**ì„¤ê³„ ì´ìœ :**
- **Modularity**: MOSI ìˆ˜ì‹ (SI)ê³¼ MISO ì „ì†¡(SO) ë…ë¦½ ì œì–´
- **Flexibility**: Master/Slaveê°€ ë¹„ëŒ€ì¹­ ë°ì´í„° ì „ì†¡ ê°€ëŠ¥
- **Clarity**: ê° Phaseì˜ ì—­í• (RX/TX) ëª…í™•í™”

**êµ¬í˜„:**
- SI Phase: `sclk_rising_edge`ì—ì„œ MOSI ìƒ˜í”Œë§
- SO Phase: `sclk_falling_edge`ì—ì„œ MISO ì—…ë°ì´íŠ¸
- ê° Phaseë³„ ë…ë¦½ FSM ë° done ì‹ í˜¸

### âš™ï¸ Design Parameters

| Parameter | Value | Notes |
|-----------|-------|-------|
| System Clock | 100 MHz | Basys3 FPGA |
| SCLK Frequency | 1 MHz | 50 sys clocks per half period |
| Throughput | 1 Mbps | 1MHz Ã— 1-bit |
| Byte Transfer Time | 8 Î¼s | 8 bits Ã— 1 Î¼s |
| CDC Latency | 20~30 ns | 2-stage synchronizer delay |

### âœ… Design Decisions

**Why 1MHz SCLK?**
- **Fast enough**: 8Î¼s/byteëŠ” ëŒ€ë¶€ë¶„ ì‘ìš©ì— ì¶©ë¶„
- **Slow enough**: CDC ì•ˆì •ì„± í™•ë³´ (100MHz ëŒ€ë¹„ 1/100)
- **Practical**: ì¼ë°˜ì ì¸ SPI ë””ë°”ì´ìŠ¤ ì§€ì› ë²”ìœ„

**Why Separate SI/SO Phase?**
- Full-duplexì´ì§€ë§Œ Master ì£¼ë„í˜•ì´ë¯€ë¡œ RX/TX íƒ€ì´ë° ë‹¤ë¦„
- ë…ë¦½ì  ì œì–´ë¡œ í™•ì¥ì„± ë° ë””ë²„ê¹… ìš©ì´

### ğŸš¨ Known Limitations

- **Single Master**: 1:N í† í´ë¡œì§€ë§Œ ì§€ì› (Multi-master ë¶ˆê°€)
- **No Error Detection**: CRC/Parity ë¯¸êµ¬í˜„
- **Fixed Clock**: 1MHz í•˜ë“œì½”ë”© (íŒŒë¼ë¯¸í„°í™” ê°€ëŠ¥í•˜ë‚˜ ë¯¸êµ¬í˜„)
- **No FIFO**: ì—°ì† ìŠ¤íŠ¸ë¦¬ë° ë¶ˆê°€, ë°”ì´íŠ¸ë§ˆë‹¤ í•¸ë“œì…°ì´í¬ í•„ìš”

---

## ï¿½ References

- [Motorola SPI Block Guide](https://www.nxp.com/docs/en/data-sheet/MC68HC11E.pdf) - Original SPI Specification
- [Analog Devices: Introduction to SPI](https://www.analog.com/en/analog-dialogue/articles/introduction-to-spi-interface.html)
- [Xilinx UG912: CDC Techniques](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug912-vivado-properties.pdf)

---

## ğŸ“Š Revision History

| Version | Date | Description |
|---------|------|-------------|
| v1.0 | 2025-11-10 | Initial implementation with CPOL/CPHA support |
| v1.1 | 2025-11-10 | Fixed SI/SO phase bugs, Added 2-stage synchronizer |

---

**Author**: FPGA_Harman_25  
**Date**: November 10, 2025  
**Purpose**: Serial Communication Protocol Learning - SPI Implementation
