{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741710436086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741710436086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 13:27:16 2025 " "Processing started: Tue Mar 11 13:27:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741710436086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741710436086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Monociclo -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Monociclo -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741710436086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741710436307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741710436307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc main.v(4) " "Verilog HDL Declaration information at main.v(4): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "main.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741710441465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741710441466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741710441466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/control.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741710441467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741710441467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dmem.v(24) " "Verilog HDL warning at dmem.v(24): extended using \"x\" or \"z\"" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1741710441468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741710441468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741710441468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741710441469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741710441469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741710441470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741710441470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jump " "Found entity 1: mux_jump" {  } { { "mux_jump.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/mux_jump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741710441471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741710441471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741710441472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741710441472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741710441570 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jumpAddr main.v(124) " "Verilog HDL or VHDL warning at main.v(124): object \"jumpAddr\" assigned a value but never read" {  } { { "main.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741710441574 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "main.v" "pc" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741710441599 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i_mem.v 1 1 " "Using design file i_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I_MEM " "Found entity 1: I_MEM" {  } { { "i_mem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/i_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741710441643 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1741710441643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I_MEM I_MEM:instr_mem " "Elaborating entity \"I_MEM\" for hierarchy \"I_MEM:instr_mem\"" {  } { { "main.v" "instr_mem" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741710441643 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 255 i_mem.v(12) " "Verilog HDL warning at i_mem.v(12): number of words (64) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "i_mem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/i_mem.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1741710441685 "|main|I_MEM:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 i_mem.v(7) " "Net \"memory.data_a\" at i_mem.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/i_mem.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741710441685 "|main|I_MEM:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 i_mem.v(7) " "Net \"memory.waddr_a\" at i_mem.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/i_mem.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741710441685 "|main|I_MEM:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 i_mem.v(7) " "Net \"memory.we_a\" at i_mem.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/i_mem.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741710441685 "|main|I_MEM:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:aluctrl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:aluctrl\"" {  } { { "main.v" "aluctrl" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741710441686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "main.v" "ctrl" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741710441690 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode control.v(39) " "Verilog HDL Always Construct warning at control.v(39): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/control.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1741710441690 "|main|control:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrc control.v(38) " "Verilog HDL Always Construct warning at control.v(38): inferring latch(es) for variable \"PCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/control.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741710441692 "|main|control:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc control.v(38) " "Inferred latch for \"PCSrc\" at control.v(38)" {  } { { "control.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/control.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741710441692 "|main|control:ctrl"}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.v 1 1 " "Using design file regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REGFILE " "Found entity 1: REGFILE" {  } { { "regfile.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741710441702 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1741710441702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE REGFILE:regfile " "Elaborating entity \"REGFILE\" for hierarchy \"REGFILE:regfile\"" {  } { { "main.v" "regfile" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741710441702 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_regdst.v 1 1 " "Using design file mux_regdst.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_regdst " "Found entity 1: mux_regdst" {  } { { "mux_regdst.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/mux_regdst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741710441745 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1741710441745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_regdst mux_regdst:muxRegDst " "Elaborating entity \"mux_regdst\" for hierarchy \"mux_regdst:muxRegDst\"" {  } { { "main.v" "muxRegDst" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741710441746 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_alusrc.v 1 1 " "Using design file mux_alusrc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_alusrc " "Found entity 1: mux_alusrc" {  } { { "mux_alusrc.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/mux_alusrc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741710441763 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1741710441763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_alusrc mux_alusrc:muxALUSrc " "Elaborating entity \"mux_alusrc\" for hierarchy \"mux_alusrc:muxALUSrc\"" {  } { { "main.v" "muxALUSrc" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741710441764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "main.v" "alu" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741710441775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:data_mem " "Elaborating entity \"dmem\" for hierarchy \"dmem:data_mem\"" {  } { { "main.v" "data_mem" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741710441782 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_memtoreg.v 1 1 " "Using design file mux_memtoreg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_memtoreg " "Found entity 1: mux_memtoreg" {  } { { "mux_memtoreg.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/mux_memtoreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741710441813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1741710441813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_memtoreg mux_memtoreg:muxMemToReg " "Elaborating entity \"mux_memtoreg\" for hierarchy \"mux_memtoreg:muxMemToReg\"" {  } { { "main.v" "muxMemToReg" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741710441813 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_branch.v 1 1 " "Using design file mux_branch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_branch " "Found entity 1: mux_branch" {  } { { "mux_branch.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/mux_branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741710441831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1741710441831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_branch mux_branch:muxBranch " "Elaborating entity \"mux_branch\" for hierarchy \"mux_branch:muxBranch\"" {  } { { "main.v" "muxBranch" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741710441831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jump mux_jump:muxJump " "Elaborating entity \"mux_jump\" for hierarchy \"mux_jump:muxJump\"" {  } { { "main.v" "muxJump" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741710441859 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "select mux_jump.v(9) " "Verilog HDL Always Construct warning at mux_jump.v(9): variable \"select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_jump.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/mux_jump.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1741710441886 "|main|mux_jump:muxJump"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "branchAddr mux_jump.v(10) " "Verilog HDL Always Construct warning at mux_jump.v(10): variable \"branchAddr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_jump.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/mux_jump.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1741710441886 "|main|mux_jump:muxJump"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc4 mux_jump.v(11) " "Verilog HDL Always Construct warning at mux_jump.v(11): variable \"pc4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_jump.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/mux_jump.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1741710441886 "|main|mux_jump:muxJump"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ReadData1 mux_jump.v(12) " "Verilog HDL Always Construct warning at mux_jump.v(12): variable \"ReadData1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_jump.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/mux_jump.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1741710441886 "|main|mux_jump:muxJump"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/db/main.ram0_I_MEM_5216bc9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/db/main.ram0_I_MEM_5216bc9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1741710442358 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "I_MEM:instr_mem\|memory " "RAM logic \"I_MEM:instr_mem\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "i_mem.v" "memory" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/i_mem.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1741710442377 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:data_mem\|memory " "RAM logic \"dmem:data_mem\|memory\" is uninferred due to asynchronous read logic" {  } { { "dmem.v" "memory" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1741710442377 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1741710442377 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/db/main.ram0_I_MEM_5216bc9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/db/main.ram0_I_MEM_5216bc9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1741710442380 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1741710445996 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[0\] mux_memtoreg:muxMemToReg\|WriteData\[0\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[0\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[0\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[1\] mux_memtoreg:muxMemToReg\|WriteData\[1\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[1\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[1\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[2\] mux_memtoreg:muxMemToReg\|WriteData\[2\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[2\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[2\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[3\] mux_memtoreg:muxMemToReg\|WriteData\[3\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[3\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[3\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[4\] mux_memtoreg:muxMemToReg\|WriteData\[4\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[4\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[4\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[5\] mux_memtoreg:muxMemToReg\|WriteData\[5\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[5\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[5\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[6\] mux_memtoreg:muxMemToReg\|WriteData\[6\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[6\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[6\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[7\] mux_memtoreg:muxMemToReg\|WriteData\[7\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[7\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[7\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[8\] mux_memtoreg:muxMemToReg\|WriteData\[8\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[8\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[8\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[9\] mux_memtoreg:muxMemToReg\|WriteData\[9\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[9\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[9\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[10\] mux_memtoreg:muxMemToReg\|WriteData\[10\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[10\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[10\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[11\] mux_memtoreg:muxMemToReg\|WriteData\[11\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[11\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[11\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[12\] mux_memtoreg:muxMemToReg\|WriteData\[12\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[12\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[12\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[13\] mux_memtoreg:muxMemToReg\|WriteData\[13\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[13\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[13\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[14\] mux_memtoreg:muxMemToReg\|WriteData\[14\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[14\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[14\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[15\] mux_memtoreg:muxMemToReg\|WriteData\[15\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[15\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[15\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[16\] mux_memtoreg:muxMemToReg\|WriteData\[16\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[16\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[16\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[17\] mux_memtoreg:muxMemToReg\|WriteData\[17\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[17\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[17\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[18\] mux_memtoreg:muxMemToReg\|WriteData\[18\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[18\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[18\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[19\] mux_memtoreg:muxMemToReg\|WriteData\[19\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[19\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[19\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[20\] mux_memtoreg:muxMemToReg\|WriteData\[20\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[20\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[20\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[21\] mux_memtoreg:muxMemToReg\|WriteData\[21\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[21\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[21\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[22\] mux_memtoreg:muxMemToReg\|WriteData\[22\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[22\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[22\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[23\] mux_memtoreg:muxMemToReg\|WriteData\[23\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[23\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[23\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[24\] mux_memtoreg:muxMemToReg\|WriteData\[24\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[24\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[24\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[25\] mux_memtoreg:muxMemToReg\|WriteData\[25\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[25\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[25\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[26\] mux_memtoreg:muxMemToReg\|WriteData\[26\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[26\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[26\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[27\] mux_memtoreg:muxMemToReg\|WriteData\[27\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[27\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[27\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[28\] mux_memtoreg:muxMemToReg\|WriteData\[28\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[28\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[28\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[29\] mux_memtoreg:muxMemToReg\|WriteData\[29\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[29\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[29\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[30\] mux_memtoreg:muxMemToReg\|WriteData\[30\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[30\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[30\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dmem:data_mem\|ReadData\[31\] mux_memtoreg:muxMemToReg\|WriteData\[31\] " "Converted the fan-out from the tri-state buffer \"dmem:data_mem\|ReadData\[31\]\" to the node \"mux_memtoreg:muxMemToReg\|WriteData\[31\]\" into an OR gate" {  } { { "dmem.v" "" { Text "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741710446027 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1741710446027 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741710449202 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/output_files/main.map.smsg " "Generated suppressed messages file D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741710453171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741710453392 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741710453392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6991 " "Implemented 6991 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741710453650 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741710453650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6893 " "Implemented 6893 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741710453650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741710453650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741710453663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 13:27:33 2025 " "Processing ended: Tue Mar 11 13:27:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741710453663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741710453663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741710453663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741710453663 ""}
