
---------- Begin Simulation Statistics ----------
simSeconds                                   0.295186                       # Number of seconds simulated (Second)
simTicks                                 295185770500                       # Number of ticks simulated (Tick)
finalTick                                295185770500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2919.51                       # Real time elapsed on the host (Second)
hostTickRate                                101107827                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8787008                       # Number of bytes of host memory used (Byte)
simInsts                                    500000000                       # Number of instructions simulated (Count)
simOps                                      881085600                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   171261                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     301792                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        590371542                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1635626548                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     3858                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1453103927                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1386079                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            754544758                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined        1176289374                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                3063                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           590233392                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.461914                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.467864                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 229148169     38.82%     38.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  38998230      6.61%     45.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  50713915      8.59%     54.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  59587038     10.10%     64.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  67292141     11.40%     75.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  57844865      9.80%     85.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  45350716      7.68%     93.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  26966976      4.57%     97.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  14331342      2.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             590233392                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                10058784     90.89%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     6      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      5      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      4      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     90.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 933192      8.43%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 73821      0.67%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               291      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              542      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1503325      0.10%      0.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1126147803     77.50%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult     10960803      0.75%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         33179      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        21531      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          562      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           58      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           71      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       319192      0.02%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       159761      0.01%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            1      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       359744      0.02%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv        12474      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        29431      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    275944875     18.99%     97.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     37107746      2.55%     99.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       232172      0.02%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       271199      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1453103927                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.461338                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            11066645                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.007616                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               3506055535                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              2388005322                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1378381429                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   2838434                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  2177354                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1398731                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1461247647                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      1419600                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                        1410013602                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     262588819                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                  43090324                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                          298509049                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                      121608240                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     35920230                       # Number of stores executed (Count)
system.cpu.numRate                           2.388350                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1332                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          138150                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   500000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     881085600                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.180743                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.180743                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.846924                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.846924                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                 1892303767                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                1098829936                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     1940820                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     987152                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                   698602285                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  448797041                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 581166628                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      225                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      301396463                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      43280887                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      8353294                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      3766610                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               198717005                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted         189192263                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect          20334217                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups            117229288                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits               117144950                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999281                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 3872980                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 27                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          133831                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             126558                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             7273                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          700                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       754514726                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             795                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts          20333518                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    483543854                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.822142                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.704709                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       239028688     49.43%     49.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        95334180     19.72%     69.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        24123716      4.99%     74.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        32203182      6.66%     80.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        16400868      3.39%     84.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         6798044      1.41%     85.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         4980075      1.03%     86.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         5980508      1.24%     87.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        58694593     12.14%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    483543854                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            500000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              881085600                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   184808235                       # Number of memory references committed (Count)
system.cpu.commit.loads                     158568252                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         380                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   92319679                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    1326726                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   879013398                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1309548                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1044465      0.12%      0.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    686115091     77.87%     77.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      8200232      0.93%     78.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        30751      0.00%     78.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        18778      0.00%     78.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          400      0.00%     78.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           38      0.00%     78.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           44      0.00%     78.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       314436      0.04%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       157435      0.02%     78.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            1      0.00%     78.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       354351      0.04%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv        12303      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        29040      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    158403740     17.98%     97.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     25976973      2.95%     99.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       164512      0.02%     99.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       263010      0.03%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    881085600                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      58694593                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data      277690162                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         277690162                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     277691330                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        277691330                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      4412096                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         4412096                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      4441404                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        4441404                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  65352583840                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  65352583840                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  65352583840                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  65352583840                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    282102258                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     282102258                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    282132734                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    282132734                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.015640                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.015640                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.015742                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.015742                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 14812.140044                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 14812.140044                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 14714.397483                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 14714.397483                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       924929                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          710                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        56275                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           10                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      16.435877                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           71                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1617112                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1617112                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      2251808                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2251808                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      2251808                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2251808                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2160288                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2160288                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2189593                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2189593                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  35915454348                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  35915454348                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  37562301848                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  37562301848                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.007658                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.007658                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.007761                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.007761                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 16625.308453                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 16625.308453                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 17154.924156                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 17154.924156                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2188574                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          183                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          183                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data        91000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total        91000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          190                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          190                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.036842                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.036842                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        13000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        13000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       741500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       741500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.036842                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.036842                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 105928.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 105928.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          190                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          190                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          190                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          190                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    251645038                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       251645038                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      4217419                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       4217419                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  57178761500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  57178761500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    255862457                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    255862457                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.016483                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.016483                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 13557.761631                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 13557.761631                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2243037                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2243037                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1974382                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1974382                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  28021583500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  28021583500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.007717                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.007717                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 14192.584566                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 14192.584566                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data         1168                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          1168                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data        29308                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total        29308                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        30476                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        30476                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.961675                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.961675                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data        29305                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total        29305                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data   1646847500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total   1646847500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.961576                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.961576                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 56196.809418                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 56196.809418                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     26045124                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       26045124                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       194677                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       194677                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   8173822340                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   8173822340                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     26239801                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     26239801                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.007419                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.007419                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 41986.584650                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 41986.584650                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         8771                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         8771                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       185906                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       185906                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   7893870848                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   7893870848                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.007085                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.007085                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 42461.624950                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 42461.624950                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 295185770500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.766319                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            279881303                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2189598                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             127.823145                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.766319                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999772                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999772                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           41                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          342                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          635                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          566455826                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         566455826                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 295185770500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                172964490                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             108402096                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 270439764                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              18084101                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles               20342941                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved            112433446                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1574                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1840789291                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7156                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 295185770500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 295185770500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles          209481904                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                     1082608299                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                   198717005                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches          121144488                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     360399184                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                40688876                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  846                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          7015                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 197950933                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               7368299                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          590233392                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.247068                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.521924                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                269156099     45.60%     45.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 39870724      6.76%     52.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  8165720      1.38%     53.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 20839567      3.53%     57.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 26303428      4.46%     61.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 13240777      2.24%     63.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 22653841      3.84%     67.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 29559186      5.01%     72.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                160444050     27.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            590233392                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.336597                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.833775                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      197947929                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         197947929                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     197947929                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        197947929                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3004                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3004                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3004                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3004                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    194657000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    194657000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    194657000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    194657000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    197950933                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     197950933                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    197950933                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    197950933                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000015                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000015                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 64799.267643                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 64799.267643                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 64799.267643                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 64799.267643                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          117                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             39                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1801                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1801                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          689                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           689                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          689                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          689                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2315                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2315                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2315                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2315                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    150611500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    150611500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    150611500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    150611500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000012                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000012                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000012                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000012                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 65058.963283                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 65058.963283                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 65058.963283                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 65058.963283                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1801                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    197947929                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       197947929                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3004                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3004                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    194657000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    194657000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    197950933                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    197950933                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 64799.267643                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 64799.267643                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          689                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          689                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2315                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2315                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    150611500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    150611500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 65058.963283                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 65058.963283                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 295185770500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           510.670135                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            197950244                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2315                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           85507.664795                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   510.670135                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.997403                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.997403                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          395904181                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         395904181                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 295185770500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                  20342941                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   88275438                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2808387                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1635630406                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                20207                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                301396463                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                43280887                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1445                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     65439                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  2708869                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           8054                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect       16252983                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      9940492                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts             26193475                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1391005296                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1379780160                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1141646834                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1639688792                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.337139                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.696258                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 295185770500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 295185770500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     6345000                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads               142828202                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 9181                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                8054                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               17040904                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   14                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  52290                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          158535996                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.672568                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.520352                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              156329037     98.61%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               246809      0.16%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              1726028      1.09%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               103406      0.07%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 5872      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 6265      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 3790      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 4048      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 2266      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2708      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               2295      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               3315      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               8018      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               9600      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              37346      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3743      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3530      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              17744      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1949      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1913      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               9626      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                699      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                215      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                138      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                203      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                203      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                210      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                187      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                175      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                186      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             4472      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1314                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            158535996                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               262347843                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                35920292                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    218514                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     50609                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 295185770500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               197952075                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1439                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 295185770500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 295185770500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles               20342941                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                184918556                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                93682000                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           4819                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 275744406                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              15540670                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1772809678                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                358881                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1678018                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2418371                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               10482009                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              66                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          3050590503                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  6281458017                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               2513072287                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2606153                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            1525029120                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps               1525561275                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     253                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 234                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  13127608                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2060415215                       # The number of ROB reads (Count)
system.cpu.rob.writes                      3379863125                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                500000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  881085600                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   325                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    536                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                2047865                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   2048401                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   536                       # number of overall hits (Count)
system.l2.overallHits::cpu.data               2047865                       # number of overall hits (Count)
system.l2.overallHits::total                  2048401                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1774                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               141733                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  143507                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1774                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              141733                       # number of overall misses (Count)
system.l2.overallMisses::total                 143507                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       141422000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     12464956500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        12606378500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      141422000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    12464956500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       12606378500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2310                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2189598                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2191908                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2310                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2189598                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2191908                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.767965                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.064730                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.065471                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.767965                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.064730                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.065471                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79719.278467                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 87946.748464                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    87845.042402                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79719.278467                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 87946.748464                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   87845.042402                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                93715                       # number of writebacks (Count)
system.l2.writebacks::total                     93715                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst             1773                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           141733                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              143506                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1773                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          141733                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             143506                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    123595500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  11047626500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    11171222000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    123595500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  11047626500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   11171222000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.767532                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.064730                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.065471                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.767532                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.064730                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.065471                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69709.813875                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 77946.748464                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 77844.982091                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69709.813875                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 77946.748464                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 77844.982091                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         111022                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             536                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                536                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1774                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1774                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    141422000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    141422000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2310                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2310                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.767965                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.767965                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79719.278467                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79719.278467                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1773                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1773                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    123595500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    123595500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.767532                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.767532                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69709.813875                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69709.813875                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             107948                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                107948                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            78069                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               78069                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   6458211500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     6458211500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         186017                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            186017                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.419687                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.419687                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 82724.404053                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 82724.404053                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        78069                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           78069                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   5677521500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   5677521500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.419687                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.419687                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 72724.404053                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 72724.404053                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data        1939917                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           1939917                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        63664                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           63664                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   6006745000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6006745000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      2003581                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2003581                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.031775                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.031775                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 94350.731968                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 94350.731968                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        63664                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        63664                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5370105000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5370105000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.031775                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.031775                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 84350.731968                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 84350.731968                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         1796                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1796                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1796                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1796                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1617112                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1617112                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1617112                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1617112                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 295185770500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32552.681002                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      4382255                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     143790                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      30.476772                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     105.327811                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       167.843071                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     32279.510120                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.003214                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.005122                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.985092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.993429                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::3                   10                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                32758                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   70259886                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  70259886                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 295185770500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     93715.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1773.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    141159.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.083860903750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         5578                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         5578                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              447398                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              88380                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      143506                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      93715                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    143506                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    93715                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    574                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.45                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                143506                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                93715                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  125135                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   14080                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2914                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     797                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   2008                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   2128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   4912                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   5324                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   5510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   5584                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   5594                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   5601                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   5610                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   5607                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   5623                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   5664                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   5687                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   5692                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   5896                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   5786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   5791                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   5662                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         5578                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      25.623162                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     18.864172                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    397.739861                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023         5577     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          5578                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         5578                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.797060                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.765420                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.045347                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             3432     61.53%     61.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              117      2.10%     63.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1781     31.93%     95.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              227      4.07%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               19      0.34%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          5578                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   36736                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 9184384                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              5997760                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              31113911.70530695                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              20318594.59160481                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  285249187500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1202461.79                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       113472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      9034176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      5996416                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 384408.773525213008                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 30605052.488463360816                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 20314041.526605360210                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1773                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       141733                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        93715                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     50666000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   5228757000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 6648335273750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28576.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     36891.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  70942061.29                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       113472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      9070912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        9184384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       113472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       113472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      5997760                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      5997760                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1773                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       141733                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          143506                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        93715                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          93715                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         384409                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       30729503                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          31113912                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       384409                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        384409                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     20318595                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         20318595                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     20318595                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        384409                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      30729503                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         51432506                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               142932                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               93694                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         8349                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         9217                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         8618                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         8886                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         8811                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         8888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         9280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         9263                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        10011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         9992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         9601                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         9453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         8555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         8632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         7424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         7952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         5330                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         6129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         5647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         5994                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         5705                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         5882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         6034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         6108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         6968                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         6837                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         6225                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         6192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         5363                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         5592                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         4640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         5048                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2599448000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             714660000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         5279423000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                18186.61                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           36936.61                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               99928                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              26131                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            69.91                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           27.89                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       110567                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   136.967305                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    97.952264                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   171.425385                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        71064     64.27%     64.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        25877     23.40%     87.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         6130      5.54%     93.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2551      2.31%     95.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1225      1.11%     96.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          739      0.67%     97.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          491      0.44%     97.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          348      0.31%     98.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2142      1.94%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       110567                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               9147648                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            5996416                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               30.989461                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               20.314042                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.40                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.24                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.16                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               53.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 295185770500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       391629000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       208155750                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      509167680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     244447380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 23301617040.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  17220798390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  98849611200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  140725426440                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   476.735129                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 256781628500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   9856860000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28547282000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       397819380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       211446015                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      511366800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     244635300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 23301617040.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  17468360220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  98641138080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  140776382835                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   476.907754                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 256242204250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   9856860000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  29086706250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 295185770500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               65437                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         93715                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             16641                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              78069                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             78069                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          65437                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       397368                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       397368                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  397368                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     15182144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     15182144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 15182144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             143506                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   143506    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               143506                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 295185770500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           656428500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          764039250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         253862                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       110358                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            2005896                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1710827                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1801                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           588769                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                2                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               2                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            186017                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           186017                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2315                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2003581                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6426                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6567774                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                6574200                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       263104                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    243629440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               243892544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          111027                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   5998080                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           2302937                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000306                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.017494                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 2302232     99.97%     99.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     705      0.03%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             2302937                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 295185770500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3810058000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3476492                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        3284398499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       4382290                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2190375                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             667                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          667                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
