{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570409015982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570409015986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 06 18:43:35 2019 " "Processing started: Sun Oct 06 18:43:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570409015986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409015986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Design1_top -c Design1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Design1_top -c Design1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409015986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570409016261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570409016261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitallogic/ecen_2350/lab1/designblock1/source/sevensegcall.v 1 1 " "Found 1 design units, including 1 entities, in source file /digitallogic/ecen_2350/lab1/designblock1/source/sevensegcall.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegcall " "Found entity 1: sevensegcall" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570409023803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitallogic/ecen_2350/lab1/designblock1/source/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /digitallogic/ecen_2350/lab1/designblock1/source/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "../Source/sevenseg.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570409023807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitallogic/ecen_2350/lab1/designblock1/source/led_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /digitallogic/ecen_2350/lab1/designblock1/source/led_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_switch " "Found entity 1: led_switch" {  } { { "../Source/led_switch.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/led_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570409023809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitallogic/ecen_2350/lab1/designblock1/source/design1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /digitallogic/ecen_2350/lab1/designblock1/source/design1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_top " "Found entity 1: Design1_top" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570409023811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Design1_top " "Elaborating entity \"Design1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570409023832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_switch led_switch:U0 " "Elaborating entity \"led_switch\" for hierarchy \"led_switch:U0\"" {  } { { "../Source/Design1_top.v" "U0" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570409023834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegcall sevensegcall:U1 " "Elaborating entity \"sevensegcall\" for hierarchy \"sevensegcall:U1\"" {  } { { "../Source/Design1_top.v" "U1" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570409023835 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_1 sevensegcall.v(35) " "Verilog HDL Always Construct warning at sevensegcall.v(35): variable \"bday1_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570409023836 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_2 sevensegcall.v(36) " "Verilog HDL Always Construct warning at sevensegcall.v(36): variable \"bday1_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570409023836 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_3 sevensegcall.v(37) " "Verilog HDL Always Construct warning at sevensegcall.v(37): variable \"bday1_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570409023836 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_4 sevensegcall.v(38) " "Verilog HDL Always Construct warning at sevensegcall.v(38): variable \"bday1_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570409023836 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_5 sevensegcall.v(39) " "Verilog HDL Always Construct warning at sevensegcall.v(39): variable \"bday1_5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570409023836 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_6 sevensegcall.v(40) " "Verilog HDL Always Construct warning at sevensegcall.v(40): variable \"bday1_6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570409023836 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_1 sevensegcall.v(44) " "Verilog HDL Always Construct warning at sevensegcall.v(44): variable \"bday2_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570409023836 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_2 sevensegcall.v(45) " "Verilog HDL Always Construct warning at sevensegcall.v(45): variable \"bday2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570409023836 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_3 sevensegcall.v(46) " "Verilog HDL Always Construct warning at sevensegcall.v(46): variable \"bday2_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570409023837 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_4 sevensegcall.v(47) " "Verilog HDL Always Construct warning at sevensegcall.v(47): variable \"bday2_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570409023837 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_5 sevensegcall.v(48) " "Verilog HDL Always Construct warning at sevensegcall.v(48): variable \"bday2_5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570409023837 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_6 sevensegcall.v(49) " "Verilog HDL Always Construct warning at sevensegcall.v(49): variable \"bday2_6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570409023837 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday1 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570409023837 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday2 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570409023837 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday3 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday3\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570409023837 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday4 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday4\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570409023837 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday5 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday5\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570409023838 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday6 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday6\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570409023838 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[0\] sevensegcall.v(42) " "Inferred latch for \"bday6\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023840 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[1\] sevensegcall.v(42) " "Inferred latch for \"bday6\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023840 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[2\] sevensegcall.v(42) " "Inferred latch for \"bday6\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023840 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[3\] sevensegcall.v(42) " "Inferred latch for \"bday6\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023840 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[4\] sevensegcall.v(42) " "Inferred latch for \"bday6\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023840 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[5\] sevensegcall.v(42) " "Inferred latch for \"bday6\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023840 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[6\] sevensegcall.v(42) " "Inferred latch for \"bday6\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023840 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[7\] sevensegcall.v(42) " "Inferred latch for \"bday6\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[8\] sevensegcall.v(42) " "Inferred latch for \"bday6\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[9\] sevensegcall.v(42) " "Inferred latch for \"bday6\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[10\] sevensegcall.v(42) " "Inferred latch for \"bday6\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[11\] sevensegcall.v(42) " "Inferred latch for \"bday6\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[12\] sevensegcall.v(42) " "Inferred latch for \"bday6\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[13\] sevensegcall.v(42) " "Inferred latch for \"bday6\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[14\] sevensegcall.v(42) " "Inferred latch for \"bday6\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[15\] sevensegcall.v(42) " "Inferred latch for \"bday6\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[16\] sevensegcall.v(42) " "Inferred latch for \"bday6\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[17\] sevensegcall.v(42) " "Inferred latch for \"bday6\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[18\] sevensegcall.v(42) " "Inferred latch for \"bday6\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[19\] sevensegcall.v(42) " "Inferred latch for \"bday6\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[20\] sevensegcall.v(42) " "Inferred latch for \"bday6\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[21\] sevensegcall.v(42) " "Inferred latch for \"bday6\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[22\] sevensegcall.v(42) " "Inferred latch for \"bday6\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[23\] sevensegcall.v(42) " "Inferred latch for \"bday6\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[24\] sevensegcall.v(42) " "Inferred latch for \"bday6\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[25\] sevensegcall.v(42) " "Inferred latch for \"bday6\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[26\] sevensegcall.v(42) " "Inferred latch for \"bday6\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023841 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[27\] sevensegcall.v(42) " "Inferred latch for \"bday6\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[28\] sevensegcall.v(42) " "Inferred latch for \"bday6\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[29\] sevensegcall.v(42) " "Inferred latch for \"bday6\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[30\] sevensegcall.v(42) " "Inferred latch for \"bday6\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[31\] sevensegcall.v(42) " "Inferred latch for \"bday6\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[0\] sevensegcall.v(42) " "Inferred latch for \"bday5\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[1\] sevensegcall.v(42) " "Inferred latch for \"bday5\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[2\] sevensegcall.v(42) " "Inferred latch for \"bday5\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[3\] sevensegcall.v(42) " "Inferred latch for \"bday5\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[4\] sevensegcall.v(42) " "Inferred latch for \"bday5\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[5\] sevensegcall.v(42) " "Inferred latch for \"bday5\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[6\] sevensegcall.v(42) " "Inferred latch for \"bday5\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[7\] sevensegcall.v(42) " "Inferred latch for \"bday5\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[8\] sevensegcall.v(42) " "Inferred latch for \"bday5\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[9\] sevensegcall.v(42) " "Inferred latch for \"bday5\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[10\] sevensegcall.v(42) " "Inferred latch for \"bday5\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[11\] sevensegcall.v(42) " "Inferred latch for \"bday5\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[12\] sevensegcall.v(42) " "Inferred latch for \"bday5\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[13\] sevensegcall.v(42) " "Inferred latch for \"bday5\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[14\] sevensegcall.v(42) " "Inferred latch for \"bday5\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023842 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[15\] sevensegcall.v(42) " "Inferred latch for \"bday5\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[16\] sevensegcall.v(42) " "Inferred latch for \"bday5\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[17\] sevensegcall.v(42) " "Inferred latch for \"bday5\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[18\] sevensegcall.v(42) " "Inferred latch for \"bday5\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[19\] sevensegcall.v(42) " "Inferred latch for \"bday5\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[20\] sevensegcall.v(42) " "Inferred latch for \"bday5\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[21\] sevensegcall.v(42) " "Inferred latch for \"bday5\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[22\] sevensegcall.v(42) " "Inferred latch for \"bday5\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[23\] sevensegcall.v(42) " "Inferred latch for \"bday5\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[24\] sevensegcall.v(42) " "Inferred latch for \"bday5\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[25\] sevensegcall.v(42) " "Inferred latch for \"bday5\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[26\] sevensegcall.v(42) " "Inferred latch for \"bday5\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[27\] sevensegcall.v(42) " "Inferred latch for \"bday5\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[28\] sevensegcall.v(42) " "Inferred latch for \"bday5\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[29\] sevensegcall.v(42) " "Inferred latch for \"bday5\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[30\] sevensegcall.v(42) " "Inferred latch for \"bday5\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[31\] sevensegcall.v(42) " "Inferred latch for \"bday5\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[0\] sevensegcall.v(42) " "Inferred latch for \"bday4\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[1\] sevensegcall.v(42) " "Inferred latch for \"bday4\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[2\] sevensegcall.v(42) " "Inferred latch for \"bday4\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023843 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[3\] sevensegcall.v(42) " "Inferred latch for \"bday4\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[4\] sevensegcall.v(42) " "Inferred latch for \"bday4\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[5\] sevensegcall.v(42) " "Inferred latch for \"bday4\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[6\] sevensegcall.v(42) " "Inferred latch for \"bday4\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[7\] sevensegcall.v(42) " "Inferred latch for \"bday4\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[8\] sevensegcall.v(42) " "Inferred latch for \"bday4\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[9\] sevensegcall.v(42) " "Inferred latch for \"bday4\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[10\] sevensegcall.v(42) " "Inferred latch for \"bday4\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[11\] sevensegcall.v(42) " "Inferred latch for \"bday4\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[12\] sevensegcall.v(42) " "Inferred latch for \"bday4\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[13\] sevensegcall.v(42) " "Inferred latch for \"bday4\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[14\] sevensegcall.v(42) " "Inferred latch for \"bday4\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[15\] sevensegcall.v(42) " "Inferred latch for \"bday4\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[16\] sevensegcall.v(42) " "Inferred latch for \"bday4\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[17\] sevensegcall.v(42) " "Inferred latch for \"bday4\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[18\] sevensegcall.v(42) " "Inferred latch for \"bday4\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[19\] sevensegcall.v(42) " "Inferred latch for \"bday4\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[20\] sevensegcall.v(42) " "Inferred latch for \"bday4\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[21\] sevensegcall.v(42) " "Inferred latch for \"bday4\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[22\] sevensegcall.v(42) " "Inferred latch for \"bday4\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023844 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[23\] sevensegcall.v(42) " "Inferred latch for \"bday4\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[24\] sevensegcall.v(42) " "Inferred latch for \"bday4\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[25\] sevensegcall.v(42) " "Inferred latch for \"bday4\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[26\] sevensegcall.v(42) " "Inferred latch for \"bday4\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[27\] sevensegcall.v(42) " "Inferred latch for \"bday4\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[28\] sevensegcall.v(42) " "Inferred latch for \"bday4\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[29\] sevensegcall.v(42) " "Inferred latch for \"bday4\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[30\] sevensegcall.v(42) " "Inferred latch for \"bday4\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[31\] sevensegcall.v(42) " "Inferred latch for \"bday4\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[0\] sevensegcall.v(42) " "Inferred latch for \"bday3\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[1\] sevensegcall.v(42) " "Inferred latch for \"bday3\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[2\] sevensegcall.v(42) " "Inferred latch for \"bday3\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[3\] sevensegcall.v(42) " "Inferred latch for \"bday3\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[4\] sevensegcall.v(42) " "Inferred latch for \"bday3\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[5\] sevensegcall.v(42) " "Inferred latch for \"bday3\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[6\] sevensegcall.v(42) " "Inferred latch for \"bday3\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[7\] sevensegcall.v(42) " "Inferred latch for \"bday3\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[8\] sevensegcall.v(42) " "Inferred latch for \"bday3\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[9\] sevensegcall.v(42) " "Inferred latch for \"bday3\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[10\] sevensegcall.v(42) " "Inferred latch for \"bday3\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023845 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[11\] sevensegcall.v(42) " "Inferred latch for \"bday3\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[12\] sevensegcall.v(42) " "Inferred latch for \"bday3\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[13\] sevensegcall.v(42) " "Inferred latch for \"bday3\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[14\] sevensegcall.v(42) " "Inferred latch for \"bday3\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[15\] sevensegcall.v(42) " "Inferred latch for \"bday3\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[16\] sevensegcall.v(42) " "Inferred latch for \"bday3\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[17\] sevensegcall.v(42) " "Inferred latch for \"bday3\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[18\] sevensegcall.v(42) " "Inferred latch for \"bday3\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[19\] sevensegcall.v(42) " "Inferred latch for \"bday3\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[20\] sevensegcall.v(42) " "Inferred latch for \"bday3\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[21\] sevensegcall.v(42) " "Inferred latch for \"bday3\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[22\] sevensegcall.v(42) " "Inferred latch for \"bday3\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[23\] sevensegcall.v(42) " "Inferred latch for \"bday3\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[24\] sevensegcall.v(42) " "Inferred latch for \"bday3\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[25\] sevensegcall.v(42) " "Inferred latch for \"bday3\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[26\] sevensegcall.v(42) " "Inferred latch for \"bday3\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[27\] sevensegcall.v(42) " "Inferred latch for \"bday3\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[28\] sevensegcall.v(42) " "Inferred latch for \"bday3\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[29\] sevensegcall.v(42) " "Inferred latch for \"bday3\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[30\] sevensegcall.v(42) " "Inferred latch for \"bday3\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023846 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[31\] sevensegcall.v(42) " "Inferred latch for \"bday3\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[0\] sevensegcall.v(42) " "Inferred latch for \"bday2\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[1\] sevensegcall.v(42) " "Inferred latch for \"bday2\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[2\] sevensegcall.v(42) " "Inferred latch for \"bday2\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[3\] sevensegcall.v(42) " "Inferred latch for \"bday2\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[4\] sevensegcall.v(42) " "Inferred latch for \"bday2\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[5\] sevensegcall.v(42) " "Inferred latch for \"bday2\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[6\] sevensegcall.v(42) " "Inferred latch for \"bday2\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[7\] sevensegcall.v(42) " "Inferred latch for \"bday2\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[8\] sevensegcall.v(42) " "Inferred latch for \"bday2\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[9\] sevensegcall.v(42) " "Inferred latch for \"bday2\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[10\] sevensegcall.v(42) " "Inferred latch for \"bday2\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[11\] sevensegcall.v(42) " "Inferred latch for \"bday2\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[12\] sevensegcall.v(42) " "Inferred latch for \"bday2\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[13\] sevensegcall.v(42) " "Inferred latch for \"bday2\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[14\] sevensegcall.v(42) " "Inferred latch for \"bday2\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[15\] sevensegcall.v(42) " "Inferred latch for \"bday2\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[16\] sevensegcall.v(42) " "Inferred latch for \"bday2\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[17\] sevensegcall.v(42) " "Inferred latch for \"bday2\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[18\] sevensegcall.v(42) " "Inferred latch for \"bday2\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023847 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[19\] sevensegcall.v(42) " "Inferred latch for \"bday2\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[20\] sevensegcall.v(42) " "Inferred latch for \"bday2\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[21\] sevensegcall.v(42) " "Inferred latch for \"bday2\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[22\] sevensegcall.v(42) " "Inferred latch for \"bday2\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[23\] sevensegcall.v(42) " "Inferred latch for \"bday2\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[24\] sevensegcall.v(42) " "Inferred latch for \"bday2\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[25\] sevensegcall.v(42) " "Inferred latch for \"bday2\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[26\] sevensegcall.v(42) " "Inferred latch for \"bday2\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[27\] sevensegcall.v(42) " "Inferred latch for \"bday2\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[28\] sevensegcall.v(42) " "Inferred latch for \"bday2\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[29\] sevensegcall.v(42) " "Inferred latch for \"bday2\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[30\] sevensegcall.v(42) " "Inferred latch for \"bday2\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[31\] sevensegcall.v(42) " "Inferred latch for \"bday2\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[0\] sevensegcall.v(42) " "Inferred latch for \"bday1\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[1\] sevensegcall.v(42) " "Inferred latch for \"bday1\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[2\] sevensegcall.v(42) " "Inferred latch for \"bday1\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[3\] sevensegcall.v(42) " "Inferred latch for \"bday1\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[4\] sevensegcall.v(42) " "Inferred latch for \"bday1\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[5\] sevensegcall.v(42) " "Inferred latch for \"bday1\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[6\] sevensegcall.v(42) " "Inferred latch for \"bday1\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023848 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[7\] sevensegcall.v(42) " "Inferred latch for \"bday1\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[8\] sevensegcall.v(42) " "Inferred latch for \"bday1\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[9\] sevensegcall.v(42) " "Inferred latch for \"bday1\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[10\] sevensegcall.v(42) " "Inferred latch for \"bday1\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[11\] sevensegcall.v(42) " "Inferred latch for \"bday1\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[12\] sevensegcall.v(42) " "Inferred latch for \"bday1\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[13\] sevensegcall.v(42) " "Inferred latch for \"bday1\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[14\] sevensegcall.v(42) " "Inferred latch for \"bday1\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[15\] sevensegcall.v(42) " "Inferred latch for \"bday1\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[16\] sevensegcall.v(42) " "Inferred latch for \"bday1\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[17\] sevensegcall.v(42) " "Inferred latch for \"bday1\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[18\] sevensegcall.v(42) " "Inferred latch for \"bday1\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[19\] sevensegcall.v(42) " "Inferred latch for \"bday1\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[20\] sevensegcall.v(42) " "Inferred latch for \"bday1\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[21\] sevensegcall.v(42) " "Inferred latch for \"bday1\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[22\] sevensegcall.v(42) " "Inferred latch for \"bday1\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[23\] sevensegcall.v(42) " "Inferred latch for \"bday1\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[24\] sevensegcall.v(42) " "Inferred latch for \"bday1\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[25\] sevensegcall.v(42) " "Inferred latch for \"bday1\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023849 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[26\] sevensegcall.v(42) " "Inferred latch for \"bday1\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023850 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[27\] sevensegcall.v(42) " "Inferred latch for \"bday1\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023850 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[28\] sevensegcall.v(42) " "Inferred latch for \"bday1\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023850 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[29\] sevensegcall.v(42) " "Inferred latch for \"bday1\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023850 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[30\] sevensegcall.v(42) " "Inferred latch for \"bday1\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023850 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[31\] sevensegcall.v(42) " "Inferred latch for \"bday1\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409023850 "|Design1_top|sevensegcall:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevensegcall:U1\|sevenseg:a0 " "Elaborating entity \"sevenseg\" for hierarchy \"sevensegcall:U1\|sevenseg:a0\"" {  } { { "../Source/sevensegcall.v" "a0" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570409023881 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1570409024162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570409024175 "|Design1_top|HEX0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570409024175 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570409024222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570409024542 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570409024542 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570409024586 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570409024586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570409024586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570409024586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570409024616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 06 18:43:44 2019 " "Processing ended: Sun Oct 06 18:43:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570409024616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570409024616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570409024616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570409024616 ""}
