;redcode
;assert 1
	SPL 0, <405
	CMP -207, <-100
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMZ 0, 190
	SUB #12, @-17
	CMP <0, @2
	SUB @6, @52
	MOV #0, -40
	MOV #0, -40
	MOV #0, -40
	SUB @6, @52
	CMP <0, @2
	CMP @0, @2
	JMN 210, 30
	JMN 210, 30
	JMN 210, 30
	ADD 210, 30
	CMP @-127, -100
	MOV @6, @52
	MOV @6, @52
	MOV @6, @52
	ADD -40, <20
	ADD #16, 20
	MOV #-0, 9
	ADD #16, 20
	MOV #-0, 9
	MOV #0, -40
	ADD #16, 20
	MOV @6, @52
	MOV @121, 106
	SUB @-127, -100
	MOV @6, @52
	ADD #116, 20
	MOV -474, -20
	SUB @6, @-52
	MOV -474, -20
	CMP @-127, -100
	MOV @121, 106
	SLT #16, 20
	SLT #16, 20
	SUB 300, 90
	MOV -507, <-120
	SUB #12, @-17
	MOV @6, @52
	SPL 0, <405
	CMP <0, @2
	SPL 0, <405
	ADD 210, 30
	MOV -1, <-20
	MOV -4, <-20
