<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="31" Lut="77" T_Register="1761(31)" T_Alu="248(0)" T_Lut="4581(77)" T_Bsram="10(0)">
    <SubModule name="cpu_1" Register="542" Alu="64" Lut="1647" T_Register="1534(542)" T_Alu="186(64)" T_Lut="2962(1647)">
        <SubModule name="cpu_regs" Register="992" Alu="8" Lut="1063" T_Register="992(992)" T_Alu="8(8)" T_Lut="1063(1063)"/>
        <SubModule name="SignExtendSelector" Lut="44" T_Lut="44(44)"/>
        <SubModule name="control_stall_id" Alu="10" Lut="1" T_Alu="10(10)" T_Lut="1(1)"/>
        <SubModule name="cpu_alu" Alu="84" Lut="120" T_Alu="84(84)" T_Lut="120(120)"/>
        <SubModule name="control_bypass_ex" Alu="20" T_Alu="20(20)"/>
        <SubModule name="mem_write_selector" Lut="87" T_Lut="87(87)"/>
    </SubModule>
    <SubModule name="bu" Lut="224" T_Lut="224(224)"/>
    <SubModule name="mem" Register="79" Lut="136" Bsram="8" T_Register="79(79)" T_Lut="136(136)" T_Bsram="8(8)"/>
    <SubModule name="bm" Register="1" Lut="2" T_Register="1(1)" T_Lut="2(2)"/>
    <SubModule name="slower_clock"/>
    <SubModule name="D1" Register="30" Lut="1141" T_Register="30(30)" T_Lut="1141(1141)" T_Bsram="2(0)">
        <SubModule name="text_Buffer" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="attributes_Buffer" Bsram="1" T_Bsram="1(1)"/>
    </SubModule>
    <SubModule name="counter1mhz" Register="43" Alu="31" Lut="20" T_Register="43(43)" T_Alu="31(31)" T_Lut="20(20)"/>
    <SubModule name="counter27mhz" Register="43" Alu="31" Lut="19" T_Register="43(43)" T_Alu="31(31)" T_Lut="19(19)"/>
</Module>
