Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Jul 28 16:45:40 2020
| Host         : kidre-N551JX running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   690 |
| Unused register locations in slices containing registers |   810 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           10 |
|      2 |           38 |
|      3 |           31 |
|      4 |           65 |
|      5 |           17 |
|      6 |           45 |
|      8 |           74 |
|      9 |           28 |
|     10 |           46 |
|     11 |            6 |
|     12 |           19 |
|     13 |           13 |
|     15 |            6 |
|    16+ |          292 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1379 |          266 |
| No           | No                    | Yes                    |             216 |           51 |
| No           | Yes                   | No                     |             469 |          143 |
| Yes          | No                    | No                     |            7270 |         1121 |
| Yes          | No                    | Yes                    |             360 |           56 |
| Yes          | Yes                   | No                     |            4448 |          699 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                  Clock Signal                                 |                                                                                                                                            Enable Signal                                                                                                                                           |                                                                                                                 Set/Reset Signal                                                                                                                 | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/push_6                                                                                                                                                     |                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push_4                                                                                                                                                     |                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push_2                                                                                                                                                     |                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                                                   |                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                                |                                                                                                                                                                                                                                                  |                0 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push_0                                                                                                                                                 |                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                                |                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1__0_n_2                                                                                                                                                       |                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1_n_2                                                                                                                                                          |                                                                                                                                                                                                                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[1]_i_1_n_2                                                                                                                                                         | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ier9_out                                                                                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/reset_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/exitcond_reg_7140                                                                                                                                                                          |                                                                                                                                                                                                                                                  |                0 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                          |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ier9_out                                                                                                                                                                                                      | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                 |                                                                                                                                                                                                                                                  |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/exitcond_reg_7140                                                                                                                                                                     |                                                                                                                                                                                                                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_2                                                                                                                                                                                                               | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                   |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/tmp_9_reg_694[0]_i_1_n_2                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                       |                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/int_ier9_out                                                                                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ier9_out                                                                                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                         |                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0][0]                                                                                                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_2                                                                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_2                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__1_n_2                                                                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__2_n_2                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1_n_2                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/exitcond_reg_7140                                                                                                                                                                       |                                                                                                                                                                                                                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/align_len_reg[31]_0[0]                                                                                                                                                                      | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1_n_2                                                                                                                                                              | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                                 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                        | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                 |                                                                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/gen_single_thread.active_target_hot_reg[0]                                                                                                                                 | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/gen_single_thread.active_target_hot_reg[0]                                                                                                                                 | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_single_thread.active_target_hot_reg[0]                                                                                                                                 | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__0_n_2                                                                                                                                                                          | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              3 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                           |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__2_n_2                                                                                                                                                                  | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              3 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                     |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_2                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__2_n_2                                                                                                                                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1_n_2                                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                   | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[2]_0                                                                                                                            |                                                                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                   | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1_n_2                                                                                                                                                                              | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[2]_i_1_n_2                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1_n_2                                                                                                                                                           | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_0_in[0]                                                                                                                     |                0 |              3 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_ready_i_reg_0                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                     | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                  |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                 | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[2]_i_1__0_n_2                                                                                                                     |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__2_n_2                                                                                                                                                               | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__1_n_2                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_2                                                                                                                                                 | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__1_n_2                                                                                                                                                                       | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                                                                                              | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[26][0]                                                                                              | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                                                                                               | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                                                                                          | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              4 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                                    | design_1_i/reset_24M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[4].w_issuing_cnt_reg[32][0]                                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                                         |                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[24][0]                                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[16][0]                                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                                                                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                   | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[4].r_issuing_cnt_reg[32][0]                                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                   | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                          | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_2                                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_2                                                                                                                                                                              | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                                                                        | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                              | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                    |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                                                                                        | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                              | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                               | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_2_[1]                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                                                                                             | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[18][0]                                                                                             | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[26][0]                                                                                             | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2][0]                                                                                              | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2][0]                                                                                               | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_2_[1]                                                                                                |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[34][0]                                                                                             | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                                                                                             | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                                                                                             | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_2_[1]                                                                                                |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                                                                                             | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5_i_1__0_n_2                                                                                                                                             |                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_2_[1]                                                                                                |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_2_[1]                                                                                                |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[18][0]                                                                                              | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[34][0]                                                                                              | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                                                                                              | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                                                                                              | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                                                                                              | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                                                                                              | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5_i_1__0_n_2                                                                                                                                           |                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_2_[1]                                                                                                |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                  | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                    |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[3]_i_1__2_n_2                                                                                                                          | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                  | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[3]_i_1__1_n_2                                                                                                                          | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                  | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                    |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[3]_i_1__0_n_2                                                                                                                          | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__2_n_2                                                                                                                                                      | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__2_n_2                                                                                                                                                        | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                       | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.loop_cnt[4]_i_1_n_2                                                                                                         |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.loop_cnt[4]_i_1_n_2                                                                                                           |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                             |                                                                                                                                                                                                                                                  |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/reset_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/frame_valid_V[0] |                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                      | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[0][0]                                                                                                      |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__4_n_2                                                                                                                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__3_n_2                                                                                                                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                 | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[0][0]                                                                                      |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                            | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                            | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                      |                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[0][0]                                                                                            |                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                      |                                                                                                                                                                                                                                                  |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                        |                                                                                                                                                                                                                                                  |                1 |              6 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/reset_24M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                             | design_1_i/reset_24M/U0/SEQ/seq_clr                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[0][0]                                                                                            |                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[0][0]                                                                                            |                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                             |                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_2                                                                                                                   |                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[0][0]                                                                                            |                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]_0                                                                                             | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]                                             |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                               |                                                                                                                                                                                                                                                  |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                        |                                                                                                                                                                                                                                                  |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                        |                                                                                                                                                                                                                                                  |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]_0                                                                                              | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]                                              |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[0][0]                                                                                            |                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                      |                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                               |                                                                                                                                                                                                                                                  |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_2                                                                                                                   |                                                                                                                                                                                                                                                  |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                 | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/reset_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                            | design_1_i/reset_100M/U0/SEQ/seq_clr                                                                                                                                                                                                             |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[0][0]                                                                                            |                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                               |                                                                                                                                                                                                                                                  |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                      |                                                                                                                                                                                                                                                  |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_2                                                                                                                   |                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                               |                                                                                                                                                                                                                                                  |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                        |                                                                                                                                                                                                                                                  |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_2                                                                                                                   |                                                                                                                                                                                                                                                  |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/D[1]                                                                                                                                                                                                                 | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_2                                                                                                                                                                        | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/outStream_CHROMA_V_V_1_load_B                                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                0 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/outStream_CHROMA_V_V_1_load_A                                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                                   | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                       | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[0][0]                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_2                                                                                                                                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/inStream_V_V_0_load_A                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                       | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                        | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/si_full_size_q_reg_0                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/E[0]                                                                                                                                                                                                  | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                        | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/si_full_size_q_reg_0                                                                          |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_2                                                                                                                                                                                                      | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                          | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                   |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/inputStream_V_0_load_A                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/inputStream_V_0_load_B                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                      | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/si_full_size_q_reg_0                                                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/chosen_reg[0][0]                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                        |                                                                                                                                                                                                                                                  |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                        | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/si_full_size_q_reg_0                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                   |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                      |                                                                                                                                                                                                                                                  |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                      | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/si_full_size_q_reg_0                                                                        |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                      | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/si_full_size_q_reg_0                                                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                      |                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                        | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/si_full_size_q_reg_0                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                        |                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_frame_intr/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1[31]_i_1_n_2                                                                                                                                                |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                   |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_load_A                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                        | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/si_full_size_q_reg_0                                                                          |                0 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/outStream_grayscale_V_V_1_load_B                                                                                                                                                                                                     |                                                                                                                                                                                                                                                  |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/chosen_reg[0][0]                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                      | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/si_full_size_q_reg_0                                                                        |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                  |                1 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_load_B                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                0 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/outStream_grayscale_V_V_1_load_A                                                                                                                                                                                                     |                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                   |                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                        | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/outStream_LUMA_V_V_1_load_A                                                                                                                                                                                                          |                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                         |                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                   |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/outStream_LUMA_V_V_1_load_B                                                                                                                                                                                                          |                                                                                                                                                                                                                                                  |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                 |                                                                                                                                                                                                                                                  |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/inStream_V_V_0_load_B                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/inputStream_V_0_load_B                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                  |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                      | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/si_full_size_q_reg_0                                                                        |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                      | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/si_full_size_q_reg_0                                                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                                | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/E[0]                                                                                                                                                                                               | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                                   | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_2                                                                                                                                                                        | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_2                                                                                                                                                                      | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                   |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/E[0]                                                                                                                                                                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                        | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/si_full_size_q_reg_0                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                  | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]                                                                                       |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_2                                                                                                                                                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                  | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]                                                                                         |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/inputStream_V_0_load_B                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/inputStream_V_0_load_A                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/inputStream_V_0_load_A                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                  |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                              | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                                  |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf_reg[8]                                                                                                                                                          | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                                  |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_2                                                                                                                   |                                                                                                                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                                  |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/last_sect_buf                                                                                                                                                                                      | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_2                                                                                                                        |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                                  |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                                  |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                                  |                1 |              9 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/p_72_in                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                  |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                                  |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                               |                                                                                                                                                                                                                                                  |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                                  |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                      | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[3][0]                                                                                                                    |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                                  |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                        | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/last_sect_buf                                                                                                                                                                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_2                                                                                                                      |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/invalid_len_event_reg2_reg[0]                                                                                                                                                | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[3][0]                                                                                                    |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                                  |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                                  |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                               |                                                                                                                                                                                                                                                  |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_2                                                                                                                   |                                                                                                                                                                                                                                                  |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0] | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/indvar_reg_335_reg[0][0]                                                                                                                                                                | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/indvar_reg_335_reg[0][0]                                                                                                                 |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                 |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0] | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                   | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                   | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0] | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                   | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/rs_rdata/indvar_next_reg_684_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/rs_rdata/indvar_reg_278_reg[0]                                                                                                                                                                         | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/rs_rdata/indvar_reg_278_reg[0]_0[0]                                                                                                                  |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                         |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                   | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                 | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                   |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0] | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                   | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/indvar_reg_335_reg[0][0]                                                                                                                                                                   | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/indvar_reg_335_reg[0][0]                                                                                                                    |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0] | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0] | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/indvar_reg_335_reg[0][0]                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/indvar_reg_335_reg[0][0]                                                                                                               |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                   | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                              |                                                                                                                                                                                                                                                  |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                              |                                                                                                                                                                                                                                                  |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                              |                                                                                                                                                                                                                                                  |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                              |                                                                                                                                                                                                                                                  |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                              |                                                                                                                                                                                                                                                  |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                              |                                                                                                                                                                                                                                                  |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                              |                                                                                                                                                                                                                                                  |                0 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                              |                                                                                                                                                                                                                                                  |                1 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/i_1_reg_694[3]_i_1_n_2                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                6 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                              |                                                                                                                                                                                                                                                  |                1 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/i_1_reg_694[3]_i_1_n_2                                                                                                                                                                                                                                | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_enable_reg_pp0_iter00                                                                                                                                                                            |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                              |                                                                                                                                                                                                                                                  |                0 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/i_1_reg_694[3]_i_1_n_2                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                  |                6 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                              |                                                                                                                                                                                                                                                  |                1 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/i_1_reg_694[3]_i_1_n_2                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/j_reg_2900__1                                                                                                                                                                                                                                            | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_CS_fsm_state13                                                                                                                                                                                      |                2 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/i_1_reg_694[3]_i_1_n_2                                                                                                                                                                                                                                   | design_1_i/VDMA/axis_to_ddr_writer_0/inst/ap_enable_reg_pp0_iter00                                                                                                                                                                               |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                              |                                                                                                                                                                                                                                                  |                1 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/i_1_reg_694[3]_i_1_n_2                                                                                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_enable_reg_pp0_iter00                                                                                                                                                                          |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                             |                                                                                                                                                                                                                                                  |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                             |                                                                                                                                                                                                                                                  |                4 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                             |                                                                                                                                                                                                                                                  |                1 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                             |                                                                                                                                                                                                                                                  |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                             |                                                                                                                                                                                                                                                  |                0 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                             |                                                                                                                                                                                                                                                  |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                           |                                                                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                             |                                                                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_ready_i_reg_0                                                                                                            |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                             |                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/SR[0]                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4__0                                                                               |                                                                                                                                                                                                                                                  |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                           |                                                                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                           |                                                                                                                                                                                                                                                  |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/p_0_in[0]                                                                                                                  |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                           |                                                                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                            | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/SR[0]                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                           |                                                                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                             |                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[15]_i_1_n_2                                                                                                                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                      | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                             |                                                                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                                 | design_1_i/VDMA/axis_to_ddr_writer_0/inst/SR[0]                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                           |                                                                                                                                                                                                                                                  |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                             |                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                             |                                                                                                                                                                                                                                                  |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/skid_buffer_reg[130]_0                                                                                                                                                       |                                                                                                                                                                                                                                                  |                0 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen424_in                                                                             |                                                                                                                                                                                                                                                  |                1 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen59_in                                                                              |                                                                                                                                                                                                                                                  |                1 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen66_in                                                                              |                                                                                                                                                                                                                                                  |                0 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen74_in                                                                              |                                                                                                                                                                                                                                                  |                0 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen82_in                                                                              |                                                                                                                                                                                                                                                  |                0 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen90_in                                                                              |                                                                                                                                                                                                                                                  |                0 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                         |                                                                                                                                                                                                                                                  |                6 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                         |                                                                                                                                                                                                                                                  |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                  |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                6 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                  |                1 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                     |                                                                                                                                                                                                                                                  |                3 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                         |                                                                                                                                                                                                                                                  |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                3 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                  |                1 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                            | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                  |                1 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                         |                                                                                                                                                                                                                                                  |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt_reg[0][0]                                                                                                                                                           | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                       | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                         |                2 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                               | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                 |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                                                                                                                                       | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg[0][0]                                                                                                                                                                           | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                                 | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                   |                1 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                        | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                4 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                1 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                  |                2 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                  |                3 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/invalid_len_event_reg2_reg[0]                                                                                                                                                | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                5 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                  |                2 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                         |                                                                                                                                                                                                                                                  |                7 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                6 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                         |                                                                                                                                                                                                                                                  |                7 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                  |                6 |             22 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                                    | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                    |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                  |                1 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                             | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                               |                2 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                  |                0 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                           | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                             |                0 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                  |                6 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                  |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                  |                7 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                  |                5 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                  |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                  |                4 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                  |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                  |                4 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                  |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                  |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                  |                7 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                  |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                4 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                  |                0 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[10][0]                                                                                                                                                           |                                                                                                                                                                                                                                                  |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[10][0]                                                                                                                                                             |                                                                                                                                                                                                                                                  |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_CS_fsm_state10                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                  |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                  |                7 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                  |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[0]_i_1_n_2                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                4 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                  |                0 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                0 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                4 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                      | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                7 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                5 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_CS_fsm_state10                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                0 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                   | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                       |                                                                                                                                                                                                                                                  |                0 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                       |                                                                                                                                                                                                                                                  |                5 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                2 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[10][0]                                                                                                                                                                |                                                                                                                                                                                                                                                  |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                  |                7 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                  |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/align_len_reg[31]_0[0]                                                                                                                                                                      | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                  |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                  |                6 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                  |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                  |                7 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                  |                6 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                  |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                  |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                  |                5 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/last_sect_buf                                                                                                                                                                                      | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                     |                                                                                                                                                                                                                                                  |                3 |             30 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                           | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                     |                2 |             30 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                 | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                           |                3 |             30 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                         | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                   |                3 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                3 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                          |                                                                                                                                                                                                                                                  |                3 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/last_sect_buf                                                                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                         |                                                                                                                                                                                                                                                  |                3 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                      | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                   | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_279_reg[0]_0[0]                                                                                                                                                        | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_279_reg[0][0]                                                                                                        |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                3 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines                                                                                                                                                                                                                            | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines[0]_i_1_n_2                                                                                                                                                               |                4 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_readings                                                                                                                                                                                                                         | design_1_i/reset_24M/U0/peripheral_reset[0]                                                                                                                                                                                                      |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                                  | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                           | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                               | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                              | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                                  | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                          | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                                | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_279_reg[0]_0[0]                                                                                                                                                             | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_279_reg[0][0]                                                                                                             |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                                  | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                              | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                          | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/rs_rreq/i_1_reg_669_reg[0][0]                                                                                                                                                                          |                                                                                                                                                                                                                                                  |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_CS_fsm_state17                                                                                                                                                                                                                                        | design_1_i/VDMA/ddr_to_axis_reader_0/inst/i_reg_267_0                                                                                                                                                                                            |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                          | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                          | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_279_reg[0]_0[0]                                                                                                                                                          | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_279_reg[0][0]                                                                                                          |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                          | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                          | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                           | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                             |                                                                                                                                                                                                                                                  |                0 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                             |                                                                                                                                                                                                                                                  |                0 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                4 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                 | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                             |                                                                                                                                                                                                                                                  |                0 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                             |                                                                                                                                                                                                                                                  |                0 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                             |                                                                                                                                                                                                                                                  |                0 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                5 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                5 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                       | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                             |                                                                                                                                                                                                                                                  |                0 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                4 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/tmp_3_reg_248_reg[0][0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                  |                0 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/D[1]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                  |                1 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/D[1]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                1 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/D[1]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                  |                0 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               10 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                               |               10 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                   |                6 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                  |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                  |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                  |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                  |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                  |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                  |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                  |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                  |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                  |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                  |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                  |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                  |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                6 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               10 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               10 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                              | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                7 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                  |               21 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/i_reg_324[3]_i_2_n_2                                                                                                                                                                                                                                | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_enable_reg_pp0_iter00                                                                                                                                                                          |                6 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/i_reg_324[3]_i_2_n_2                                                                                                                                                                                                                                  | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_enable_reg_pp0_iter00                                                                                                                                                                            |                9 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/p_42_in                                                                                                                                                                                                                                                  | design_1_i/VDMA/axis_to_ddr_writer_0/inst/ap_enable_reg_pp0_iter00                                                                                                                                                                               |                6 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                        | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               16 |             72 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                  | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |             73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |             73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                       | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |             73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                   | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               13 |             76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               13 |             76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/BASE_ADDRESS_r_reg[0][0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |               22 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/BASE_ADDRESS_r_reg[0][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                  |               24 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/BASE_ADDRESS_r_reg[0][0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                  |               23 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |               19 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/si_full_size_q_reg_0                                                                                                                          |                                                                                                                                                                                                                                                  |               30 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/si_full_size_q_reg_0                                                                                                                          |                                                                                                                                                                                                                                                  |               27 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/si_full_size_q_reg_0                                                                                                                          |                                                                                                                                                                                                                                                  |               30 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/si_full_size_q_reg_0                                                                                                                            |                                                                                                                                                                                                                                                  |               30 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/si_full_size_q_reg_0                                                                                                                            |                                                                                                                                                                                                                                                  |               29 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/si_full_size_q_reg_0                                                                                                                            |                                                                                                                                                                                                                                                  |               27 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/si_full_size_q_reg_0                                                                                                                            |                                                                                                                                                                                                                                                  |               27 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/si_full_size_q_reg_0                                                                                                                          |                                                                                                                                                                                                                                                  |               26 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/si_full_size_q_reg_0                                                                                                                            |                                                                                                                                                                                                                                                  |               33 |             98 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/si_full_size_q_reg_0                                                                                                                          |                                                                                                                                                                                                                                                  |               31 |             98 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/si_full_size_q_reg_0                                                                                                                          |                                                                                                                                                                                                                                                  |               29 |             98 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/si_full_size_q_reg_0                                                                                                                            |                                                                                                                                                                                                                                                  |               27 |             98 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                         |                                                                                                                                                                                                                                                  |                2 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                     |                                                                                                                                                                                                                                                  |               29 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                     |                                                                                                                                                                                                                                                  |               30 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                         |                                                                                                                                                                                                                                                  |                1 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                     |                                                                                                                                                                                                                                                  |               37 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                         |                                                                                                                                                                                                                                                  |                0 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                         |                                                                                                                                                                                                                                                  |                3 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                         |                                                                                                                                                                                                                                                  |                0 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                     |                                                                                                                                                                                                                                                  |               30 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                         |                                                                                                                                                                                                                                                  |                0 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_0[0]                                                                                                             |                                                                                                                                                                                                                                                  |               30 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                                                                                                               |                                                                                                                                                                                                                                                  |               34 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               80 |            204 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |               41 |            226 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |              231 |           1156 |
+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


