INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:24:51 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.434ns  (required time - arrival time)
  Source:                 control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.720ns period=3.440ns})
  Destination:            buffer35/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.720ns period=3.440ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.440ns  (clk rise@3.440ns - clk rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.603ns (16.653%)  route 3.018ns (83.347%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.923 - 3.440 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1078, unset)         0.508     0.508    control_merge0/fork_valid/generateBlocks[0].regblock/clk
                         FDSE                                         r  control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 f  control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg/Q
                         net (fo=4, unplaced)         0.440     1.174    control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_0
                         LUT5 (Prop_lut5_I0_O)        0.119     1.293 f  control_merge0/fork_valid/generateBlocks[0].regblock/fullReg_i_3__10/O
                         net (fo=14, unplaced)        0.428     1.721    control_merge1/fork_valid/generateBlocks[0].regblock/control_merge0_outs_valid
                         LUT6 (Prop_lut6_I2_O)        0.043     1.764 f  control_merge1/fork_valid/generateBlocks[0].regblock/transmitValue_i_5__3/O
                         net (fo=7, unplaced)         0.279     2.043    control_merge2/tehb/control/branchInputs_valid
                         LUT5 (Prop_lut5_I3_O)        0.043     2.086 r  control_merge2/tehb/control/outs[31]_i_3__0/O
                         net (fo=61, unplaced)        0.309     2.395    buffer36/control/control_merge2_index
                         LUT6 (Prop_lut6_I3_O)        0.043     2.438 r  buffer36/control/transmitValue_i_2__19/O
                         net (fo=3, unplaced)         0.262     2.700    fork19/control/generateBlocks[1].regblock/branch_ready__2_7
                         LUT5 (Prop_lut5_I1_O)        0.043     2.743 f  fork19/control/generateBlocks[1].regblock/transmitValue_i_2__5/O
                         net (fo=4, unplaced)         0.729     3.472    fork19/control/generateBlocks[1].regblock/transmitValue_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.515 r  fork19/control/generateBlocks[1].regblock/transmitValue_i_3__20/O
                         net (fo=11, unplaced)        0.290     3.805    buffer36/control/outs_reg[5]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.848 r  buffer36/control/outs[5]_i_1__3/O
                         net (fo=7, unplaced)         0.281     4.129    buffer35/E[0]
                         FDRE                                         r  buffer35/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.440     3.440 r  
                                                      0.000     3.440 r  clk (IN)
                         net (fo=1078, unset)         0.483     3.923    buffer35/clk
                         FDRE                                         r  buffer35/outs_reg[0]/C
                         clock pessimism              0.000     3.923    
                         clock uncertainty           -0.035     3.887    
                         FDRE (Setup_fdre_C_CE)      -0.192     3.695    buffer35/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 -0.434    




