axi_ro_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../../../../../ip_repo/ipshared/9f7c/hdl/axi_ro_v1_0_S00_AXI.v,
axi_ro_v1_0.v,verilog,xil_defaultlib,../../../../../../../ip_repo/ipshared/9f7c/hdl/axi_ro_v1_0.v,
ring_oscillators_axi_ro_control_0_0.v,verilog,xil_defaultlib,../../../../../../../ip_repo/src/ring_oscillators_axi_ro_control_0_0/sim/ring_oscillators_axi_ro_control_0_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
