// Seed: 3583848003
module module_0;
  assign id_1 = 1 == 1;
  module_2 modCall_1 ();
endmodule
module module_1 ();
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  wire id_1;
  assign id_2[] = -1;
  id_3(
      1, -1
  );
  assign module_0.id_1 = 0;
endmodule
macromodule module_3 (
    output supply1 id_0
);
  logic [7:0] id_3, id_4, id_5, id_6;
  module_2 modCall_1 ();
  wire id_7;
  wire id_8;
  supply0 id_9 = -1;
  wire id_10;
  wire id_11;
endmodule
module module_4 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    output tri id_3,
    input wire id_4,
    input tri id_5,
    input tri id_6,
    input tri1 id_7,
    id_12,
    input tri1 id_8,
    output tri0 id_9,
    input tri0 id_10
);
  wire id_13;
  module_2 modCall_1 ();
endmodule
