// Seed: 700637179
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5  = -1;
  assign id_24 = 1;
  wire id_25, id_26;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output uwire id_2,
    input wire id_3,
    output wire id_4,
    input wor id_5,
    output supply0 id_6,
    input tri0 id_7,
    input uwire id_8,
    input tri id_9,
    input supply1 id_10,
    input tri0 id_11
);
  tri1 id_13, id_14;
  assign id_2 = -1;
  assign id_0 = -1'b0;
  wire id_15;
  assign id_14 = 1;
  assign id_2  = 1;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_13,
      id_14,
      id_15,
      id_15,
      id_14,
      id_13,
      id_14,
      id_13,
      id_15,
      id_13,
      id_15,
      id_15,
      id_14,
      id_13,
      id_15,
      id_14,
      id_13,
      id_13,
      id_14,
      id_13
  );
  assign modCall_1.id_5 = 0;
  logic [7:0] id_16;
  wire id_17;
  uwire id_18, id_19, id_20;
  rtran (id_16, id_16[1][1]);
  assign id_4 = id_18;
endmodule
