[Data config set] lib = /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib
[Data config set] sdc = /home/jinghanhui/verilogtest/mustdo/ex6sta/sdcsrc/top.sdc
[Data config set] tech lef = /home/jinghanhui/yosys-sta/scripts/../nangate45/lef/NangateOpenCellLibrary.tech.lef
Read LEF file : /home/jinghanhui/yosys-sta/scripts/../nangate45/lef/NangateOpenCellLibrary.tech.lef
[Data config set] lef = /home/jinghanhui/yosys-sta/scripts/../nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Read LEF file : /home/jinghanhui/yosys-sta/scripts/../nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[Data config set] verilog = /home/jinghanhui/verilogtest/mustdo/ex6sta/result/top-500MHz/top.netlist.syn.v
Read Verilog file success : /home/jinghanhui/verilogtest/mustdo/ex6sta/result/top-500MHz/top.netlist.syn.v
WARNING: Logging before InitGoogleLogging() is written to STDERR
I20240820 00:44:59.887260 325025 VerilogParserRustC.cc:41] load verilog file /home/jinghanhui/verilogtest/mustdo/ex6sta/result/top-500MHz/top.netlist.syn.v
r str /home/jinghanhui/verilogtest/mustdo/ex6sta/result/top-500MHz/top.netlist.syn.v
I20240820 00:44:59.891527 325025 Sta.cc:298] load lib start
I20240820 00:44:59.894171 325034 LibParserRustC.cc:1269] load liberty file /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib
rust read lib file /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib
I20240820 00:45:00.274433 325034 LibParserRustC.cc:1278] load liberty file /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib success.
I20240820 00:45:00.274875 325025 Sta.cc:317] load lib end
I20240820 00:45:00.276031 325088 LibParserRustC.cc:1289] link liberty file /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib start.
I20240820 00:45:00.386276 325088 LibParserRustC.cc:1295] link liberty file /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib success.
I20240820 00:45:00.387012 325025 TimingIDBAdapter.cc:738] core area width -0um height -0um
I20240820 00:45:00.395790 325025 Sta.cc:172] read sdc /home/jinghanhui/verilogtest/mustdo/ex6sta/sdcsrc/top.sdc start 
I20240820 00:45:00.398146 325025 Sta.cc:185] read sdc end
I20240820 00:45:00.398164 325025 StaBuildGraph.cc:310] build graph start
I20240820 00:45:00.403431 325025 StaBuildGraph.cc:327] build graph end
I20240820 00:45:00.403813 325025 Sta.cc:2287] update timing start
I20240820 00:45:00.403954 325025 StaApplySdc.cc:694] apply sdc start
I20240820 00:45:00.404110 325025 StaApplySdc.cc:725] apply sdc end
I20240820 00:45:00.404116 325025 StaClockPropagation.cc:320] ideal clock propagation start
I20240820 00:45:00.404246 325025 StaClockPropagation.cc:416] ideal clock propagation end
I20240820 00:45:00.404251 325025 StaCheck.cc:129] found loop fwd start
I20240820 00:45:00.404328 325025 StaCheck.cc:148] found loop fwd end
I20240820 00:45:00.404331 325025 StaCheck.cc:150] found loop bwd start
I20240820 00:45:00.404430 325025 StaCheck.cc:172] found loop bwd end
I20240820 00:45:00.404435 325025 StaSlewPropagation.cc:266] slew propagation start
E20240820 00:45:00.406176 325163 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240820 00:45:00.406219 325163 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240820 00:45:00.406230 325163 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240820 00:45:00.406239 325163 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240820 00:45:00.407033 325141 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240820 00:45:00.407012 325136 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240820 00:45:00.407055 325141 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240820 00:45:00.407056 325150 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240820 00:45:00.407065 325141 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240820 00:45:00.407068 325136 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
I20240820 00:45:00.408931 325025 StaSlewPropagation.cc:305] slew propagation end
I20240820 00:45:00.408959 325025 StaDelayPropagation.cc:268] delay propagation start
I20240820 00:45:00.412073 325025 StaDelayPropagation.cc:309] delay propagation end
I20240820 00:45:00.412101 325025 StaClockPropagation.cc:322] propagated(kNormal) clock propagation start
I20240820 00:45:00.412110 325025 StaClockPropagation.cc:418] propagated(kNormal) clock propagation end
I20240820 00:45:00.412117 325025 StaApplySdc.cc:694] apply sdc start
I20240820 00:45:00.412120 325025 StaApplySdc.cc:725] apply sdc end
I20240820 00:45:00.412125 325025 StaClockPropagation.cc:324] propagated(kGenerated) clock propagation start
I20240820 00:45:00.412128 325025 StaClockPropagation.cc:420] propagated(kGenerated) clock propagation end
I20240820 00:45:00.412133 325025 StaApplySdc.cc:694] apply sdc start
I20240820 00:45:00.412137 325025 StaApplySdc.cc:725] apply sdc end
I20240820 00:45:00.412259 325025 StaBuildPropTag.cc:325] build propagation tag start
I20240820 00:45:00.412447 325025 StaDataPropagation.cc:589] data fwd propagation start
I20240820 00:45:00.414541 325237 StaDataPropagation.cc:529] Thread 140425966913088 date fwd propagate found start vertex.clk
I20240820 00:45:00.414646 325251 StaDataPropagation.cc:529] Thread 140426312943168 date fwd propagate found start vertex.reset
I20240820 00:45:00.415376 325025 StaDataPropagation.cc:632] data fwd propagation end
I20240820 00:45:00.415401 325025 StaDataPropagation.cc:589] data fwd propagation start
I20240820 00:45:00.417454 325025 StaDataPropagation.cc:632] data fwd propagation end
I20240820 00:45:00.417469 325025 StaAnalyze.cc:539] analyze timing path start
E20240820 00:45:00.417479 325025 StaAnalyze.cc:324] The output port hex_high[0] is not constrained
E20240820 00:45:00.417485 325025 StaAnalyze.cc:324] The output port hex_high[0] is not constrained
E20240820 00:45:00.417490 325025 StaAnalyze.cc:324] The output port hex_high[1] is not constrained
E20240820 00:45:00.417495 325025 StaAnalyze.cc:324] The output port hex_high[1] is not constrained
E20240820 00:45:00.417498 325025 StaAnalyze.cc:324] The output port hex_high[2] is not constrained
E20240820 00:45:00.417502 325025 StaAnalyze.cc:324] The output port hex_high[2] is not constrained
E20240820 00:45:00.417506 325025 StaAnalyze.cc:324] The output port hex_high[3] is not constrained
E20240820 00:45:00.417511 325025 StaAnalyze.cc:324] The output port hex_high[3] is not constrained
E20240820 00:45:00.417515 325025 StaAnalyze.cc:324] The output port hex_high[4] is not constrained
E20240820 00:45:00.417519 325025 StaAnalyze.cc:324] The output port hex_high[4] is not constrained
E20240820 00:45:00.417547 325025 StaAnalyze.cc:302] end vertex _159_:D has no clock data.
E20240820 00:45:00.417552 325025 StaAnalyze.cc:302] end vertex _159_:D has no clock data.
E20240820 00:45:00.417557 325025 StaAnalyze.cc:302] end vertex _160_:D has no clock data.
E20240820 00:45:00.417560 325025 StaAnalyze.cc:302] end vertex _160_:D has no clock data.
E20240820 00:45:00.417563 325025 StaAnalyze.cc:302] end vertex _160_:SN has no clock data.
E20240820 00:45:00.417567 325025 StaAnalyze.cc:302] end vertex _160_:SN has no clock data.
E20240820 00:45:00.417572 325025 StaAnalyze.cc:302] end vertex _161_:D has no clock data.
E20240820 00:45:00.417574 325025 StaAnalyze.cc:302] end vertex _161_:D has no clock data.
E20240820 00:45:00.417578 325025 StaAnalyze.cc:302] end vertex _161_:RN has no clock data.
E20240820 00:45:00.417582 325025 StaAnalyze.cc:302] end vertex _161_:RN has no clock data.
E20240820 00:45:00.417586 325025 StaAnalyze.cc:302] end vertex _162_:D has no clock data.
E20240820 00:45:00.417589 325025 StaAnalyze.cc:302] end vertex _162_:D has no clock data.
E20240820 00:45:00.417593 325025 StaAnalyze.cc:302] end vertex _162_:RN has no clock data.
E20240820 00:45:00.417596 325025 StaAnalyze.cc:302] end vertex _162_:RN has no clock data.
E20240820 00:45:00.417600 325025 StaAnalyze.cc:302] end vertex _163_:D has no clock data.
E20240820 00:45:00.417603 325025 StaAnalyze.cc:302] end vertex _163_:D has no clock data.
E20240820 00:45:00.417606 325025 StaAnalyze.cc:302] end vertex _163_:RN has no clock data.
E20240820 00:45:00.417610 325025 StaAnalyze.cc:302] end vertex _163_:RN has no clock data.
E20240820 00:45:00.417614 325025 StaAnalyze.cc:302] end vertex _164_:D has no clock data.
E20240820 00:45:00.417618 325025 StaAnalyze.cc:302] end vertex _164_:D has no clock data.
E20240820 00:45:00.417621 325025 StaAnalyze.cc:302] end vertex _164_:RN has no clock data.
E20240820 00:45:00.417625 325025 StaAnalyze.cc:302] end vertex _164_:RN has no clock data.
E20240820 00:45:00.417629 325025 StaAnalyze.cc:302] end vertex _165_:D has no clock data.
E20240820 00:45:00.417632 325025 StaAnalyze.cc:302] end vertex _165_:D has no clock data.
E20240820 00:45:00.417635 325025 StaAnalyze.cc:302] end vertex _165_:RN has no clock data.
E20240820 00:45:00.417640 325025 StaAnalyze.cc:302] end vertex _165_:RN has no clock data.
E20240820 00:45:00.417644 325025 StaAnalyze.cc:302] end vertex _166_:D has no clock data.
E20240820 00:45:00.417647 325025 StaAnalyze.cc:302] end vertex _166_:D has no clock data.
E20240820 00:45:00.417650 325025 StaAnalyze.cc:302] end vertex _166_:RN has no clock data.
E20240820 00:45:00.417654 325025 StaAnalyze.cc:302] end vertex _166_:RN has no clock data.
E20240820 00:45:00.417657 325025 StaAnalyze.cc:302] end vertex _167_:D has no clock data.
E20240820 00:45:00.417661 325025 StaAnalyze.cc:302] end vertex _167_:D has no clock data.
E20240820 00:45:00.417665 325025 StaAnalyze.cc:302] end vertex _167_:RN has no clock data.
E20240820 00:45:00.417668 325025 StaAnalyze.cc:302] end vertex _167_:RN has no clock data.
I20240820 00:45:00.417671 325025 StaAnalyze.cc:577] analyze timing path end
I20240820 00:45:00.417677 325025 StaApplySdc.cc:694] apply sdc start
I20240820 00:45:00.417685 325025 StaApplySdc.cc:725] apply sdc end
I20240820 00:45:00.417690 325025 StaDataPropagation.cc:635] data bwd propagation start
I20240820 00:45:00.419456 325025 StaDataPropagation.cc:670] data bwd propagation end
I20240820 00:45:00.419488 325025 Sta.cc:2316] update timing end
[1;31m
  _____       _ _     _____        _         
 |_   _|     (_) |   |  __ \      | |        
   | |  _ __  _| |_  | |  | | __ _| |_ __ _  
   | | | '_ \| | __| | |  | |/ _` | __/ _` | 
  _| |_| | | | | |_  | |__| | (_| | || (_| | 
 |_____|_| |_|_|\__| |_____/ \__,_|\__\__,_| 
                                             
[0m
[1;35m
  ______ _        ______                      _    
 |  ____(_)      |  ____|                    | |   
 | |__   ___  __ | |__ __ _ _ __   ___  _   _| |_  
 |  __| | \ \/ / |  __/ _` | '_ \ / _ \| | | | __| 
 | |    | |>  <  | | | (_| | | | | (_) | |_| | |_  
 |_|    |_/_/\_\ |_|  \__,_|_| |_|\___/ \__,_|\__| 
                                                   
[0m
I20240820 00:45:00.419641 325025 FixFanout.cpp:55] [Result: ] Find 0 Net with fanout violation.
I20240820 00:45:00.419649 325025 FixFanout.cpp:56] [Result: ] Insert 0 Buffers.
iNO fixfanout run successfully.
I20240820 00:45:00.419781 325025 verilog_write.cpp:55] start write verilog file /home/jinghanhui/verilogtest/mustdo/ex6sta/result/top-500MHz/top.netlist.fixed.v
I20240820 00:45:00.420818 325025 verilog_write.cpp:73] finish write verilog file /home/jinghanhui/verilogtest/mustdo/ex6sta/result/top-500MHz/top.netlist.fixed.v
