
ping_pong.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000c0  00800100  00000f4a  00000fde  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000f4a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001b  008001c0  008001c0  0000109e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000109e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000310  00000000  00000000  000010ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000034cc  00000000  00000000  000013de  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000127f  00000000  00000000  000048aa  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000126e  00000000  00000000  00005b29  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000008e8  00000000  00000000  00006d98  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000996  00000000  00000000  00007680  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001f3a  00000000  00000000  00008016  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000002e8  00000000  00000000  00009f50  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 b4 01 	jmp	0x368	; 0x368 <__ctors_end>
   4:	0c 94 09 02 	jmp	0x412	; 0x412 <__vector_1>
   8:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
   c:	0c 94 e7 01 	jmp	0x3ce	; 0x3ce <__vector_3>
  10:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  14:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  18:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  1c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  20:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  24:	0c 94 4a 02 	jmp	0x494	; 0x494 <__vector_9>
  28:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  2c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  30:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  34:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  38:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  3c:	0c 94 2d 02 	jmp	0x45a	; 0x45a <__vector_15>
  40:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  44:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  48:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  4c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  50:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  54:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  58:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  5c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  60:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  64:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  68:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  6c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>

00000070 <__trampolines_end>:
	...
  78:	00 06       	cpc	r0, r16
  7a:	5f 5f       	subi	r21, 0xFF	; 255
  7c:	06 00       	.word	0x0006	; ????
  7e:	00 00       	nop
  80:	00 07       	cpc	r16, r16
  82:	07 00       	.word	0x0007	; ????
  84:	07 07       	cpc	r16, r23
  86:	00 00       	nop
  88:	14 7f       	andi	r17, 0xF4	; 244
  8a:	7f 14       	cp	r7, r15
  8c:	7f 7f       	andi	r23, 0xFF	; 255
  8e:	14 00       	.word	0x0014	; ????
  90:	24 2e       	mov	r2, r20
  92:	6b 6b       	ori	r22, 0xBB	; 187
  94:	3a 12       	cpse	r3, r26
  96:	00 00       	nop
  98:	46 66       	ori	r20, 0x66	; 102
  9a:	30 18       	sub	r3, r0
  9c:	0c 66       	ori	r16, 0x6C	; 108
  9e:	62 00       	.word	0x0062	; ????
  a0:	30 7a       	andi	r19, 0xA0	; 160
  a2:	4f 5d       	subi	r20, 0xDF	; 223
  a4:	37 7a       	andi	r19, 0xA7	; 167
  a6:	48 00       	.word	0x0048	; ????
  a8:	04 07       	cpc	r16, r20
  aa:	03 00       	.word	0x0003	; ????
  ac:	00 00       	nop
  ae:	00 00       	nop
  b0:	00 1c       	adc	r0, r0
  b2:	3e 63       	ori	r19, 0x3E	; 62
  b4:	41 00       	.word	0x0041	; ????
  b6:	00 00       	nop
  b8:	00 41       	sbci	r16, 0x10	; 16
  ba:	63 3e       	cpi	r22, 0xE3	; 227
  bc:	1c 00       	.word	0x001c	; ????
  be:	00 00       	nop
  c0:	08 2a       	or	r0, r24
  c2:	3e 1c       	adc	r3, r14
  c4:	1c 3e       	cpi	r17, 0xEC	; 236
  c6:	2a 08       	sbc	r2, r10
  c8:	08 08       	sbc	r0, r8
  ca:	3e 3e       	cpi	r19, 0xEE	; 238
  cc:	08 08       	sbc	r0, r8
  ce:	00 00       	nop
  d0:	00 a0       	ldd	r0, Z+32	; 0x20
  d2:	e0 60       	ori	r30, 0x00	; 0
  d4:	00 00       	nop
  d6:	00 00       	nop
  d8:	08 08       	sbc	r0, r8
  da:	08 08       	sbc	r0, r8
  dc:	08 08       	sbc	r0, r8
  de:	00 00       	nop
  e0:	00 00       	nop
  e2:	60 60       	ori	r22, 0x00	; 0
  e4:	00 00       	nop
  e6:	00 00       	nop
  e8:	60 30       	cpi	r22, 0x00	; 0
  ea:	18 0c       	add	r1, r8
  ec:	06 03       	mulsu	r16, r22
  ee:	01 00       	.word	0x0001	; ????
  f0:	3e 7f       	andi	r19, 0xFE	; 254
  f2:	59 4d       	sbci	r21, 0xD9	; 217
  f4:	7f 3e       	cpi	r23, 0xEF	; 239
  f6:	00 00       	nop
  f8:	42 42       	sbci	r20, 0x22	; 34
  fa:	7f 7f       	andi	r23, 0xFF	; 255
  fc:	40 40       	sbci	r20, 0x00	; 0
  fe:	00 00       	nop
 100:	62 73       	andi	r22, 0x32	; 50
 102:	59 49       	sbci	r21, 0x99	; 153
 104:	6f 66       	ori	r22, 0x6F	; 111
 106:	00 00       	nop
 108:	22 63       	ori	r18, 0x32	; 50
 10a:	49 49       	sbci	r20, 0x99	; 153
 10c:	7f 36       	cpi	r23, 0x6F	; 111
 10e:	00 00       	nop
 110:	18 1c       	adc	r1, r8
 112:	16 13       	cpse	r17, r22
 114:	7f 7f       	andi	r23, 0xFF	; 255
 116:	10 00       	.word	0x0010	; ????
 118:	27 67       	ori	r18, 0x77	; 119
 11a:	45 45       	sbci	r20, 0x55	; 85
 11c:	7d 39       	cpi	r23, 0x9D	; 157
 11e:	00 00       	nop
 120:	3c 7e       	andi	r19, 0xEC	; 236
 122:	4b 49       	sbci	r20, 0x9B	; 155
 124:	79 30       	cpi	r23, 0x09	; 9
 126:	00 00       	nop
 128:	03 63       	ori	r16, 0x33	; 51
 12a:	71 19       	sub	r23, r1
 12c:	0f 07       	cpc	r16, r31
 12e:	00 00       	nop
 130:	36 7f       	andi	r19, 0xF6	; 246
 132:	49 49       	sbci	r20, 0x99	; 153
 134:	7f 36       	cpi	r23, 0x6F	; 111
 136:	00 00       	nop
 138:	06 4f       	sbci	r16, 0xF6	; 246
 13a:	49 69       	ori	r20, 0x99	; 153
 13c:	3f 1e       	adc	r3, r31
 13e:	00 00       	nop
 140:	00 00       	nop
 142:	6c 6c       	ori	r22, 0xCC	; 204
 144:	00 00       	nop
 146:	00 00       	nop
 148:	00 a0       	ldd	r0, Z+32	; 0x20
 14a:	ec 6c       	ori	r30, 0xCC	; 204
 14c:	00 00       	nop
 14e:	00 00       	nop
 150:	08 1c       	adc	r0, r8
 152:	36 63       	ori	r19, 0x36	; 54
 154:	41 00       	.word	0x0041	; ????
 156:	00 00       	nop
 158:	14 14       	cp	r1, r4
 15a:	14 14       	cp	r1, r4
 15c:	14 14       	cp	r1, r4
 15e:	00 00       	nop
 160:	00 41       	sbci	r16, 0x10	; 16
 162:	63 36       	cpi	r22, 0x63	; 99
 164:	1c 08       	sbc	r1, r12
 166:	00 00       	nop
 168:	02 03       	mulsu	r16, r18
 16a:	51 59       	subi	r21, 0x91	; 145
 16c:	0f 06       	cpc	r0, r31
 16e:	00 00       	nop
 170:	3e 7f       	andi	r19, 0xFE	; 254
 172:	41 5d       	subi	r20, 0xD1	; 209
 174:	5d 1f       	adc	r21, r29
 176:	1e 00       	.word	0x001e	; ????
 178:	7c 7e       	andi	r23, 0xEC	; 236
 17a:	13 13       	cpse	r17, r19
 17c:	7e 7c       	andi	r23, 0xCE	; 206
 17e:	00 00       	nop
 180:	41 7f       	andi	r20, 0xF1	; 241
 182:	7f 49       	sbci	r23, 0x9F	; 159
 184:	49 7f       	andi	r20, 0xF9	; 249
 186:	36 00       	.word	0x0036	; ????
 188:	1c 3e       	cpi	r17, 0xEC	; 236
 18a:	63 41       	sbci	r22, 0x13	; 19
 18c:	41 63       	ori	r20, 0x31	; 49
 18e:	22 00       	.word	0x0022	; ????
 190:	41 7f       	andi	r20, 0xF1	; 241
 192:	7f 41       	sbci	r23, 0x1F	; 31
 194:	63 7f       	andi	r22, 0xF3	; 243
 196:	1c 00       	.word	0x001c	; ????
 198:	41 7f       	andi	r20, 0xF1	; 241
 19a:	7f 49       	sbci	r23, 0x9F	; 159
 19c:	5d 41       	sbci	r21, 0x1D	; 29
 19e:	63 00       	.word	0x0063	; ????
 1a0:	41 7f       	andi	r20, 0xF1	; 241
 1a2:	7f 49       	sbci	r23, 0x9F	; 159
 1a4:	1d 01       	movw	r2, r26
 1a6:	03 00       	.word	0x0003	; ????
 1a8:	1c 3e       	cpi	r17, 0xEC	; 236
 1aa:	63 41       	sbci	r22, 0x13	; 19
 1ac:	51 73       	andi	r21, 0x31	; 49
 1ae:	72 00       	.word	0x0072	; ????
 1b0:	7f 7f       	andi	r23, 0xFF	; 255
 1b2:	08 08       	sbc	r0, r8
 1b4:	7f 7f       	andi	r23, 0xFF	; 255
 1b6:	00 00       	nop
 1b8:	00 41       	sbci	r16, 0x10	; 16
 1ba:	7f 7f       	andi	r23, 0xFF	; 255
 1bc:	41 00       	.word	0x0041	; ????
 1be:	00 00       	nop
 1c0:	30 70       	andi	r19, 0x00	; 0
 1c2:	40 41       	sbci	r20, 0x10	; 16
 1c4:	7f 3f       	cpi	r23, 0xFF	; 255
 1c6:	01 00       	.word	0x0001	; ????
 1c8:	41 7f       	andi	r20, 0xF1	; 241
 1ca:	7f 08       	sbc	r7, r15
 1cc:	1c 77       	andi	r17, 0x7C	; 124
 1ce:	63 00       	.word	0x0063	; ????
 1d0:	41 7f       	andi	r20, 0xF1	; 241
 1d2:	7f 41       	sbci	r23, 0x1F	; 31
 1d4:	40 60       	ori	r20, 0x00	; 0
 1d6:	70 00       	.word	0x0070	; ????
 1d8:	7f 7f       	andi	r23, 0xFF	; 255
 1da:	06 0c       	add	r0, r6
 1dc:	06 7f       	andi	r16, 0xF6	; 246
 1de:	7f 00       	.word	0x007f	; ????
 1e0:	7f 7f       	andi	r23, 0xFF	; 255
 1e2:	06 0c       	add	r0, r6
 1e4:	18 7f       	andi	r17, 0xF8	; 248
 1e6:	7f 00       	.word	0x007f	; ????
 1e8:	1c 3e       	cpi	r17, 0xEC	; 236
 1ea:	63 41       	sbci	r22, 0x13	; 19
 1ec:	63 3e       	cpi	r22, 0xE3	; 227
 1ee:	1c 00       	.word	0x001c	; ????
 1f0:	41 7f       	andi	r20, 0xF1	; 241
 1f2:	7f 49       	sbci	r23, 0x9F	; 159
 1f4:	09 0f       	add	r16, r25
 1f6:	06 00       	.word	0x0006	; ????
 1f8:	1e 3f       	cpi	r17, 0xFE	; 254
 1fa:	21 71       	andi	r18, 0x11	; 17
 1fc:	7f 5e       	subi	r23, 0xEF	; 239
 1fe:	00 00       	nop
 200:	41 7f       	andi	r20, 0xF1	; 241
 202:	7f 19       	sub	r23, r15
 204:	39 6f       	ori	r19, 0xF9	; 249
 206:	46 00       	.word	0x0046	; ????
 208:	26 67       	ori	r18, 0x76	; 118
 20a:	4d 59       	subi	r20, 0x9D	; 157
 20c:	7b 32       	cpi	r23, 0x2B	; 43
 20e:	00 00       	nop
 210:	03 41       	sbci	r16, 0x13	; 19
 212:	7f 7f       	andi	r23, 0xFF	; 255
 214:	41 03       	mulsu	r20, r17
 216:	00 00       	nop
 218:	7f 7f       	andi	r23, 0xFF	; 255
 21a:	40 40       	sbci	r20, 0x00	; 0
 21c:	7f 7f       	andi	r23, 0xFF	; 255
 21e:	00 00       	nop
 220:	1f 3f       	cpi	r17, 0xFF	; 255
 222:	60 60       	ori	r22, 0x00	; 0
 224:	3f 1f       	adc	r19, r31
 226:	00 00       	nop
 228:	7f 7f       	andi	r23, 0xFF	; 255
 22a:	30 18       	sub	r3, r0
 22c:	30 7f       	andi	r19, 0xF0	; 240
 22e:	7f 00       	.word	0x007f	; ????
 230:	63 77       	andi	r22, 0x73	; 115
 232:	1c 08       	sbc	r1, r12
 234:	1c 77       	andi	r17, 0x7C	; 124
 236:	63 00       	.word	0x0063	; ????
 238:	07 4f       	sbci	r16, 0xF7	; 247
 23a:	78 78       	andi	r23, 0x88	; 136
 23c:	4f 07       	cpc	r20, r31
 23e:	00 00       	nop
 240:	67 73       	andi	r22, 0x37	; 55
 242:	59 4d       	sbci	r21, 0xD9	; 217
 244:	47 63       	ori	r20, 0x37	; 55
 246:	71 00       	.word	0x0071	; ????
 248:	00 7f       	andi	r16, 0xF0	; 240
 24a:	7f 41       	sbci	r23, 0x1F	; 31
 24c:	41 00       	.word	0x0041	; ????
 24e:	00 00       	nop
 250:	01 03       	mulsu	r16, r17
 252:	06 0c       	add	r0, r6
 254:	18 30       	cpi	r17, 0x08	; 8
 256:	60 00       	.word	0x0060	; ????
 258:	00 41       	sbci	r16, 0x10	; 16
 25a:	41 7f       	andi	r20, 0xF1	; 241
 25c:	7f 00       	.word	0x007f	; ????
 25e:	00 00       	nop
 260:	08 0c       	add	r0, r8
 262:	06 03       	mulsu	r16, r22
 264:	06 0c       	add	r0, r6
 266:	08 00       	.word	0x0008	; ????
 268:	80 80       	ld	r8, Z
 26a:	80 80       	ld	r8, Z
 26c:	80 80       	ld	r8, Z
 26e:	80 80       	ld	r8, Z
 270:	00 00       	nop
 272:	03 07       	cpc	r16, r19
 274:	04 00       	.word	0x0004	; ????
 276:	00 00       	nop
 278:	20 74       	andi	r18, 0x40	; 64
 27a:	54 54       	subi	r21, 0x44	; 68
 27c:	3c 78       	andi	r19, 0x8C	; 140
 27e:	40 00       	.word	0x0040	; ????
 280:	41 3f       	cpi	r20, 0xF1	; 241
 282:	7f 44       	sbci	r23, 0x4F	; 79
 284:	44 7c       	andi	r20, 0xC4	; 196
 286:	38 00       	.word	0x0038	; ????
 288:	38 7c       	andi	r19, 0xC8	; 200
 28a:	44 44       	sbci	r20, 0x44	; 68
 28c:	6c 28       	or	r6, r12
 28e:	00 00       	nop
 290:	30 78       	andi	r19, 0x80	; 128
 292:	48 49       	sbci	r20, 0x98	; 152
 294:	3f 7f       	andi	r19, 0xFF	; 255
 296:	40 00       	.word	0x0040	; ????
 298:	38 7c       	andi	r19, 0xC8	; 200
 29a:	54 54       	subi	r21, 0x44	; 68
 29c:	5c 18       	sub	r5, r12
 29e:	00 00       	nop
 2a0:	48 7e       	andi	r20, 0xE8	; 232
 2a2:	7f 49       	sbci	r23, 0x9F	; 159
 2a4:	03 02       	muls	r16, r19
 2a6:	00 00       	nop
 2a8:	98 bc       	out	0x28, r9	; 40
 2aa:	a4 a4       	ldd	r10, Z+44	; 0x2c
 2ac:	f8 7c       	andi	r31, 0xC8	; 200
 2ae:	04 00       	.word	0x0004	; ????
 2b0:	41 7f       	andi	r20, 0xF1	; 241
 2b2:	7f 08       	sbc	r7, r15
 2b4:	04 7c       	andi	r16, 0xC4	; 196
 2b6:	78 00       	.word	0x0078	; ????
 2b8:	00 44       	sbci	r16, 0x40	; 64
 2ba:	7d 7d       	andi	r23, 0xDD	; 221
 2bc:	40 00       	.word	0x0040	; ????
 2be:	00 00       	nop
 2c0:	40 c4       	rjmp	.+2176   	; 0xb42 <register_init+0x16>
 2c2:	84 fd       	sbrc	r24, 4
 2c4:	7d 00       	.word	0x007d	; ????
 2c6:	00 00       	nop
 2c8:	41 7f       	andi	r20, 0xF1	; 241
 2ca:	7f 10       	cpse	r7, r15
 2cc:	38 6c       	ori	r19, 0xC8	; 200
 2ce:	44 00       	.word	0x0044	; ????
 2d0:	00 41       	sbci	r16, 0x10	; 16
 2d2:	7f 7f       	andi	r23, 0xFF	; 255
 2d4:	40 00       	.word	0x0040	; ????
 2d6:	00 00       	nop
 2d8:	7c 7c       	andi	r23, 0xCC	; 204
 2da:	0c 18       	sub	r0, r12
 2dc:	0c 7c       	andi	r16, 0xCC	; 204
 2de:	78 00       	.word	0x0078	; ????
 2e0:	7c 7c       	andi	r23, 0xCC	; 204
 2e2:	04 04       	cpc	r0, r4
 2e4:	7c 78       	andi	r23, 0x8C	; 140
 2e6:	00 00       	nop
 2e8:	38 7c       	andi	r19, 0xC8	; 200
 2ea:	44 44       	sbci	r20, 0x44	; 68
 2ec:	7c 38       	cpi	r23, 0x8C	; 140
 2ee:	00 00       	nop
 2f0:	84 fc       	sbrc	r8, 4
 2f2:	f8 a4       	ldd	r15, Y+40	; 0x28
 2f4:	24 3c       	cpi	r18, 0xC4	; 196
 2f6:	18 00       	.word	0x0018	; ????
 2f8:	18 3c       	cpi	r17, 0xC8	; 200
 2fa:	24 a4       	ldd	r2, Z+44	; 0x2c
 2fc:	f8 fc       	.word	0xfcf8	; ????
 2fe:	84 00       	.word	0x0084	; ????
 300:	44 7c       	andi	r20, 0xC4	; 196
 302:	78 44       	sbci	r23, 0x48	; 72
 304:	1c 18       	sub	r1, r12
 306:	00 00       	nop
 308:	48 5c       	subi	r20, 0xC8	; 200
 30a:	54 54       	subi	r21, 0x44	; 68
 30c:	74 24       	eor	r7, r4
 30e:	00 00       	nop
 310:	00 04       	cpc	r0, r0
 312:	3e 7f       	andi	r19, 0xFE	; 254
 314:	44 24       	eor	r4, r4
 316:	00 00       	nop
 318:	3c 7c       	andi	r19, 0xCC	; 204
 31a:	40 40       	sbci	r20, 0x00	; 0
 31c:	3c 7c       	andi	r19, 0xCC	; 204
 31e:	40 00       	.word	0x0040	; ????
 320:	1c 3c       	cpi	r17, 0xCC	; 204
 322:	60 60       	ori	r22, 0x00	; 0
 324:	3c 1c       	adc	r3, r12
 326:	00 00       	nop
 328:	3c 7c       	andi	r19, 0xCC	; 204
 32a:	60 30       	cpi	r22, 0x00	; 0
 32c:	60 7c       	andi	r22, 0xC0	; 192
 32e:	3c 00       	.word	0x003c	; ????
 330:	44 6c       	ori	r20, 0xC4	; 196
 332:	38 10       	cpse	r3, r8
 334:	38 6c       	ori	r19, 0xC8	; 200
 336:	44 00       	.word	0x0044	; ????
 338:	9c bc       	out	0x2c, r9	; 44
 33a:	a0 a0       	ldd	r10, Z+32	; 0x20
 33c:	fc 7c       	andi	r31, 0xCC	; 204
 33e:	00 00       	nop
 340:	4c 64       	ori	r20, 0x4C	; 76
 342:	74 5c       	subi	r23, 0xC4	; 196
 344:	4c 64       	ori	r20, 0x4C	; 76
 346:	00 00       	nop
 348:	08 08       	sbc	r0, r8
 34a:	3e 77       	andi	r19, 0x7E	; 126
 34c:	41 41       	sbci	r20, 0x11	; 17
 34e:	00 00       	nop
 350:	00 00       	nop
 352:	00 77       	andi	r16, 0x70	; 112
 354:	77 00       	.word	0x0077	; ????
 356:	00 00       	nop
 358:	41 41       	sbci	r20, 0x11	; 17
 35a:	77 3e       	cpi	r23, 0xE7	; 231
 35c:	08 08       	sbc	r0, r8
 35e:	00 00       	nop
 360:	02 03       	mulsu	r16, r18
 362:	01 03       	mulsu	r16, r17
 364:	02 03       	mulsu	r16, r18
 366:	01 00       	.word	0x0001	; ????

00000368 <__ctors_end>:
 368:	11 24       	eor	r1, r1
 36a:	1f be       	out	0x3f, r1	; 63
 36c:	cf ef       	ldi	r28, 0xFF	; 255
 36e:	d4 e0       	ldi	r29, 0x04	; 4
 370:	de bf       	out	0x3e, r29	; 62
 372:	cd bf       	out	0x3d, r28	; 61

00000374 <__do_copy_data>:
 374:	11 e0       	ldi	r17, 0x01	; 1
 376:	a0 e0       	ldi	r26, 0x00	; 0
 378:	b1 e0       	ldi	r27, 0x01	; 1
 37a:	ea e4       	ldi	r30, 0x4A	; 74
 37c:	ff e0       	ldi	r31, 0x0F	; 15
 37e:	02 c0       	rjmp	.+4      	; 0x384 <__do_copy_data+0x10>
 380:	05 90       	lpm	r0, Z+
 382:	0d 92       	st	X+, r0
 384:	a0 3c       	cpi	r26, 0xC0	; 192
 386:	b1 07       	cpc	r27, r17
 388:	d9 f7       	brne	.-10     	; 0x380 <__do_copy_data+0xc>

0000038a <__do_clear_bss>:
 38a:	21 e0       	ldi	r18, 0x01	; 1
 38c:	a0 ec       	ldi	r26, 0xC0	; 192
 38e:	b1 e0       	ldi	r27, 0x01	; 1
 390:	01 c0       	rjmp	.+2      	; 0x394 <.do_clear_bss_start>

00000392 <.do_clear_bss_loop>:
 392:	1d 92       	st	X+, r1

00000394 <.do_clear_bss_start>:
 394:	ab 3d       	cpi	r26, 0xDB	; 219
 396:	b2 07       	cpc	r27, r18
 398:	e1 f7       	brne	.-8      	; 0x392 <.do_clear_bss_loop>
 39a:	0e 94 c8 05 	call	0xb90	; 0xb90 <main>
 39e:	0c 94 a3 07 	jmp	0xf46	; 0xf46 <_exit>

000003a2 <__bad_interrupt>:
 3a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000003a6 <ADC_init>:

volatile int ADC_ready;

int ADC_init(void) {
	// Interrupt on rising edge PE0
	EMCUCR |= (1<<ISC2);
 3a6:	86 b7       	in	r24, 0x36	; 54
 3a8:	81 60       	ori	r24, 0x01	; 1
 3aa:	86 bf       	out	0x36, r24	; 54

	// Enable interrupt on PE0
	GICR |= (1<<INT2);
 3ac:	8b b7       	in	r24, 0x3b	; 59
 3ae:	80 62       	ori	r24, 0x20	; 32
 3b0:	8b bf       	out	0x3b, r24	; 59
	
	// Button input
	clr_bit(DDRE, PE0);
 3b2:	30 98       	cbi	0x06, 0	; 6
	
	//Enable the external memory interface/4 bits address
	MCUCR |= (1<<SRE);
 3b4:	85 b7       	in	r24, 0x35	; 53
 3b6:	80 68       	ori	r24, 0x80	; 128
 3b8:	85 bf       	out	0x35, r24	; 53
	SFIOR |= (1<<XMM2);
 3ba:	80 b7       	in	r24, 0x30	; 48
 3bc:	80 62       	ori	r24, 0x20	; 32
 3be:	80 bf       	out	0x30, r24	; 48
	
	//Set the interrupt pin to input
	DDRE &= ~(1<<PINE0);
 3c0:	30 98       	cbi	0x06, 0	; 6

	//set button pins to input
	clr_bit(DDRB, DDB0);
 3c2:	b8 98       	cbi	0x17, 0	; 23
	clr_bit(DDRB, DDB1);
 3c4:	b9 98       	cbi	0x17, 1	; 23
	
	//set joystick button to input
	clr_bit(DDRB, DDB2);
 3c6:	ba 98       	cbi	0x17, 2	; 23
	return 0;
}
 3c8:	80 e0       	ldi	r24, 0x00	; 0
 3ca:	90 e0       	ldi	r25, 0x00	; 0
 3cc:	08 95       	ret

000003ce <__vector_3>:
	ADC_ready = 0; 
	return *adc;
}


ISR(INT2_vect){
 3ce:	1f 92       	push	r1
 3d0:	0f 92       	push	r0
 3d2:	0f b6       	in	r0, 0x3f	; 63
 3d4:	0f 92       	push	r0
 3d6:	11 24       	eor	r1, r1
 3d8:	8f 93       	push	r24
 3da:	9f 93       	push	r25
	ADC_ready = 1;
 3dc:	81 e0       	ldi	r24, 0x01	; 1
 3de:	90 e0       	ldi	r25, 0x00	; 0
 3e0:	90 93 cc 01 	sts	0x01CC, r25
 3e4:	80 93 cb 01 	sts	0x01CB, r24
	//wake up the CPU
}
 3e8:	9f 91       	pop	r25
 3ea:	8f 91       	pop	r24
 3ec:	0f 90       	pop	r0
 3ee:	0f be       	out	0x3f, r0	; 63
 3f0:	0f 90       	pop	r0
 3f2:	1f 90       	pop	r1
 3f4:	18 95       	reti

000003f6 <CAN_int_vect>:
	return 0; 
}

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
 3f6:	40 e0       	ldi	r20, 0x00	; 0
 3f8:	61 e0       	ldi	r22, 0x01	; 1
 3fa:	8c e2       	ldi	r24, 0x2C	; 44
 3fc:	0e 94 b0 02 	call	0x560	; 0x560 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
 400:	40 e0       	ldi	r20, 0x00	; 0
 402:	64 e0       	ldi	r22, 0x04	; 4
 404:	8c e2       	ldi	r24, 0x2C	; 44
 406:	0e 94 b0 02 	call	0x560	; 0x560 <MCP2515_bit_modify>
	rx_int_flag = 1;
 40a:	81 e0       	ldi	r24, 0x01	; 1
 40c:	80 93 c0 01 	sts	0x01C0, r24
 410:	08 95       	ret

00000412 <__vector_1>:
		
}



ISR(INT0_vect){
 412:	1f 92       	push	r1
 414:	0f 92       	push	r0
 416:	0f b6       	in	r0, 0x3f	; 63
 418:	0f 92       	push	r0
 41a:	11 24       	eor	r1, r1
 41c:	2f 93       	push	r18
 41e:	3f 93       	push	r19
 420:	4f 93       	push	r20
 422:	5f 93       	push	r21
 424:	6f 93       	push	r22
 426:	7f 93       	push	r23
 428:	8f 93       	push	r24
 42a:	9f 93       	push	r25
 42c:	af 93       	push	r26
 42e:	bf 93       	push	r27
 430:	ef 93       	push	r30
 432:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
 434:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <CAN_int_vect>
}
 438:	ff 91       	pop	r31
 43a:	ef 91       	pop	r30
 43c:	bf 91       	pop	r27
 43e:	af 91       	pop	r26
 440:	9f 91       	pop	r25
 442:	8f 91       	pop	r24
 444:	7f 91       	pop	r23
 446:	6f 91       	pop	r22
 448:	5f 91       	pop	r21
 44a:	4f 91       	pop	r20
 44c:	3f 91       	pop	r19
 44e:	2f 91       	pop	r18
 450:	0f 90       	pop	r0
 452:	0f be       	out	0x3f, r0	; 63
 454:	0f 90       	pop	r0
 456:	1f 90       	pop	r1
 458:	18 95       	reti

0000045a <__vector_15>:
}*/




ISR(TIMER1_OVF_vect){
 45a:	1f 92       	push	r1
 45c:	0f 92       	push	r0
 45e:	0f b6       	in	r0, 0x3f	; 63
 460:	0f 92       	push	r0
 462:	11 24       	eor	r1, r1
 464:	8f 93       	push	r24
 466:	9f 93       	push	r25
	oled_flag = 1;
 468:	81 e0       	ldi	r24, 0x01	; 1
 46a:	90 e0       	ldi	r25, 0x00	; 0
 46c:	90 93 ca 01 	sts	0x01CA, r25
 470:	80 93 c9 01 	sts	0x01C9, r24
	score += 1;	
 474:	80 91 c3 01 	lds	r24, 0x01C3
 478:	90 91 c4 01 	lds	r25, 0x01C4
 47c:	01 96       	adiw	r24, 0x01	; 1
 47e:	90 93 c4 01 	sts	0x01C4, r25
 482:	80 93 c3 01 	sts	0x01C3, r24
}
 486:	9f 91       	pop	r25
 488:	8f 91       	pop	r24
 48a:	0f 90       	pop	r0
 48c:	0f be       	out	0x3f, r0	; 63
 48e:	0f 90       	pop	r0
 490:	1f 90       	pop	r1
 492:	18 95       	reti

00000494 <__vector_9>:

ISR(TIMER3_OVF_vect){
 494:	1f 92       	push	r1
 496:	0f 92       	push	r0
 498:	0f b6       	in	r0, 0x3f	; 63
 49a:	0f 92       	push	r0
 49c:	11 24       	eor	r1, r1
 49e:	8f 93       	push	r24
 4a0:	9f 93       	push	r25
	send_can_flag = 1;
 4a2:	81 e0       	ldi	r24, 0x01	; 1
 4a4:	90 e0       	ldi	r25, 0x00	; 0
 4a6:	90 93 c2 01 	sts	0x01C2, r25
 4aa:	80 93 c1 01 	sts	0x01C1, r24
	
}
 4ae:	9f 91       	pop	r25
 4b0:	8f 91       	pop	r24
 4b2:	0f 90       	pop	r0
 4b4:	0f be       	out	0x3f, r0	; 63
 4b6:	0f 90       	pop	r0
 4b8:	1f 90       	pop	r1
 4ba:	18 95       	reti

000004bc <EEPROM_read>:

unsigned char EEPROM_read(unsigned int uiAddress)
{	
	
	/* Wait for completion of previous write */
	while(EECR & (1<<EEWE));
 4bc:	e1 99       	sbic	0x1c, 1	; 28
 4be:	fe cf       	rjmp	.-4      	; 0x4bc <EEPROM_read>
	
	/* Set up address register */
	EEAR = uiAddress;
 4c0:	9f bb       	out	0x1f, r25	; 31
 4c2:	8e bb       	out	0x1e, r24	; 30
	/* Start eeprom read by writing EERE */
	EECR |= (1<<EERE);
 4c4:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	return EEDR;
 4c6:	8d b3       	in	r24, 0x1d	; 29
	 
}
 4c8:	08 95       	ret

000004ca <read_highscore_list>:
	highscore_names[place] =  new_name;
	update_highscore_list();
}
	
	
void read_highscore_list(void){
 4ca:	af 92       	push	r10
 4cc:	bf 92       	push	r11
 4ce:	cf 92       	push	r12
 4d0:	df 92       	push	r13
 4d2:	ef 92       	push	r14
 4d4:	ff 92       	push	r15
 4d6:	0f 93       	push	r16
 4d8:	1f 93       	push	r17
 4da:	cf 93       	push	r28
 4dc:	df 93       	push	r29
 4de:	0f 2e       	mov	r0, r31
 4e0:	f0 e1       	ldi	r31, 0x10	; 16
 4e2:	cf 2e       	mov	r12, r31
 4e4:	f1 e0       	ldi	r31, 0x01	; 1
 4e6:	df 2e       	mov	r13, r31
 4e8:	f0 2d       	mov	r31, r0
 4ea:	00 e0       	ldi	r16, 0x00	; 0
 4ec:	10 e0       	ldi	r17, 0x00	; 0
 4ee:	a1 2c       	mov	r10, r1
 4f0:	b1 2c       	mov	r11, r1
 4f2:	18 c0       	rjmp	.+48     	; 0x524 <__stack+0x25>
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
 4f4:	f6 01       	movw	r30, r12
 4f6:	e0 80       	ld	r14, Z
 4f8:	f1 80       	ldd	r15, Z+1	; 0x01
 4fa:	ec 0e       	add	r14, r28
 4fc:	fd 1e       	adc	r15, r29
 4fe:	ce 01       	movw	r24, r28
 500:	80 0f       	add	r24, r16
 502:	91 1f       	adc	r25, r17
 504:	0e 94 5e 02 	call	0x4bc	; 0x4bc <EEPROM_read>
 508:	f7 01       	movw	r30, r14
 50a:	80 83       	st	Z, r24
}
	
	
void read_highscore_list(void){
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
 50c:	21 96       	adiw	r28, 0x01	; 1
 50e:	c3 30       	cpi	r28, 0x03	; 3
 510:	d1 05       	cpc	r29, r1
 512:	81 f7       	brne	.-32     	; 0x4f4 <read_highscore_list+0x2a>
 514:	f2 e0       	ldi	r31, 0x02	; 2
 516:	cf 0e       	add	r12, r31
 518:	d1 1c       	adc	r13, r1
 51a:	0d 5f       	subi	r16, 0xFD	; 253
 51c:	1f 4f       	sbci	r17, 0xFF	; 255
	update_highscore_list();
}
	
	
void read_highscore_list(void){
	for (int i = 0; i < 5 ; i++){
 51e:	0f 30       	cpi	r16, 0x0F	; 15
 520:	11 05       	cpc	r17, r1
 522:	19 f0       	breq	.+6      	; 0x52a <__stack+0x2b>
	highscore_names[place] =  new_name;
	update_highscore_list();
}
	
	
void read_highscore_list(void){
 524:	ca 2d       	mov	r28, r10
 526:	db 2d       	mov	r29, r11
 528:	e5 cf       	rjmp	.-54     	; 0x4f4 <read_highscore_list+0x2a>
 52a:	06 e0       	ldi	r16, 0x06	; 6
 52c:	11 e0       	ldi	r17, 0x01	; 1
	for (int i = 0; i < 5 ; i++){
 52e:	cf e0       	ldi	r28, 0x0F	; 15
 530:	d0 e0       	ldi	r29, 0x00	; 0
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
		}
	}
	for (int i = 0; i < 5 ; i++){
		highscore_scores[i] = EEPROM_read(i+15);
 532:	ce 01       	movw	r24, r28
 534:	0e 94 5e 02 	call	0x4bc	; 0x4bc <EEPROM_read>
 538:	90 e0       	ldi	r25, 0x00	; 0
 53a:	f8 01       	movw	r30, r16
 53c:	81 93       	st	Z+, r24
 53e:	91 93       	st	Z+, r25
 540:	8f 01       	movw	r16, r30
 542:	21 96       	adiw	r28, 0x01	; 1
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
		}
	}
	for (int i = 0; i < 5 ; i++){
 544:	c4 31       	cpi	r28, 0x14	; 20
 546:	d1 05       	cpc	r29, r1
 548:	a1 f7       	brne	.-24     	; 0x532 <__stack+0x33>
		highscore_scores[i] = EEPROM_read(i+15);
	}
}
 54a:	df 91       	pop	r29
 54c:	cf 91       	pop	r28
 54e:	1f 91       	pop	r17
 550:	0f 91       	pop	r16
 552:	ff 90       	pop	r15
 554:	ef 90       	pop	r14
 556:	df 90       	pop	r13
 558:	cf 90       	pop	r12
 55a:	bf 90       	pop	r11
 55c:	af 90       	pop	r10
 55e:	08 95       	ret

00000560 <MCP2515_bit_modify>:
	SPI_deactivate_SS();	
	return status;
}


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
 560:	1f 93       	push	r17
 562:	cf 93       	push	r28
 564:	df 93       	push	r29
 566:	18 2f       	mov	r17, r24
 568:	d6 2f       	mov	r29, r22
 56a:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
 56c:	0e 94 92 05 	call	0xb24	; 0xb24 <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
 570:	85 e0       	ldi	r24, 0x05	; 5
 572:	0e 94 8d 05 	call	0xb1a	; 0xb1a <SPI_read_write>
	SPI_read_write(address);
 576:	81 2f       	mov	r24, r17
 578:	0e 94 8d 05 	call	0xb1a	; 0xb1a <SPI_read_write>
	SPI_read_write(mask_byte);
 57c:	8d 2f       	mov	r24, r29
 57e:	0e 94 8d 05 	call	0xb1a	; 0xb1a <SPI_read_write>
	SPI_read_write(data_byte);
 582:	8c 2f       	mov	r24, r28
 584:	0e 94 8d 05 	call	0xb1a	; 0xb1a <SPI_read_write>
	SPI_deactivate_SS();
 588:	0e 94 94 05 	call	0xb28	; 0xb28 <SPI_deactivate_SS>
 58c:	df 91       	pop	r29
 58e:	cf 91       	pop	r28
 590:	1f 91       	pop	r17
 592:	08 95       	ret

00000594 <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while( !( UCSR0A & (1<<UDRE0)) );
 594:	5d 9b       	sbis	0x0b, 5	; 11
 596:	fe cf       	rjmp	.-4      	; 0x594 <UART_transmit>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
 598:	8c b9       	out	0x0c, r24	; 12
	return 0; 
}
 59a:	80 e0       	ldi	r24, 0x00	; 0
 59c:	90 e0       	ldi	r25, 0x00	; 0
 59e:	08 95       	ret

000005a0 <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
 5a0:	5f 9b       	sbis	0x0b, 7	; 11
 5a2:	fe cf       	rjmp	.-4      	; 0x5a0 <UART_receive>
 
	//Get and return received data from buffer
 
	return UDR0;
 5a4:	8c b1       	in	r24, 0x0c	; 12
}
 5a6:	08 95       	ret

000005a8 <UART_init>:

int UART_init(unsigned int ubrr ){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
 5a8:	89 b9       	out	0x09, r24	; 9

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
 5aa:	88 e1       	ldi	r24, 0x18	; 24
 5ac:	8a b9       	out	0x0a, r24	; 10
	
	uart = fdevopen(&UART_transmit, &UART_receive);
 5ae:	60 ed       	ldi	r22, 0xD0	; 208
 5b0:	72 e0       	ldi	r23, 0x02	; 2
 5b2:	8a ec       	ldi	r24, 0xCA	; 202
 5b4:	92 e0       	ldi	r25, 0x02	; 2
 5b6:	0e 94 08 07 	call	0xe10	; 0xe10 <fdevopen>
 5ba:	90 93 ce 01 	sts	0x01CE, r25
 5be:	80 93 cd 01 	sts	0x01CD, r24
	
	return 0; 
}
 5c2:	80 e0       	ldi	r24, 0x00	; 0
 5c4:	90 e0       	ldi	r25, 0x00	; 0
 5c6:	08 95       	ret

000005c8 <menu_sram_update>:
	}
	print_selection_sign(page);
	
}*/

void menu_sram_update(menu* menu_node, int selector_pos){
 5c8:	ef 92       	push	r14
 5ca:	ff 92       	push	r15
 5cc:	0f 93       	push	r16
 5ce:	1f 93       	push	r17
 5d0:	cf 93       	push	r28
 5d2:	df 93       	push	r29
 5d4:	8c 01       	movw	r16, r24
 5d6:	7b 01       	movw	r14, r22
	int col = 0; 
	int page = 0; 
	oled_sram_reset();
 5d8:	0e 94 8a 04 	call	0x914	; 0x914 <oled_sram_reset>
	
	menu* current = menu_node->child;
 5dc:	f8 01       	movw	r30, r16
 5de:	c6 81       	ldd	r28, Z+6	; 0x06
 5e0:	d7 81       	ldd	r29, Z+7	; 0x07
	
	oled_sram_string(menu_node->name, page, col);
 5e2:	40 e0       	ldi	r20, 0x00	; 0
 5e4:	50 e0       	ldi	r21, 0x00	; 0
 5e6:	60 e0       	ldi	r22, 0x00	; 0
 5e8:	70 e0       	ldi	r23, 0x00	; 0
 5ea:	80 81       	ld	r24, Z
 5ec:	91 81       	ldd	r25, Z+1	; 0x01
 5ee:	0e 94 06 05 	call	0xa0c	; 0xa0c <oled_sram_string>
	
	page = 1;
	col = 2;
	while(current != NULL){
 5f2:	20 97       	sbiw	r28, 0x00	; 0
 5f4:	81 f0       	breq	.+32     	; 0x616 <menu_sram_update+0x4e>
	
	menu* current = menu_node->child;
	
	oled_sram_string(menu_node->name, page, col);
	
	page = 1;
 5f6:	01 e0       	ldi	r16, 0x01	; 1
 5f8:	10 e0       	ldi	r17, 0x00	; 0
	col = 2;
	while(current != NULL){
		oled_sram_string(current->name, page, col);
 5fa:	42 e0       	ldi	r20, 0x02	; 2
 5fc:	50 e0       	ldi	r21, 0x00	; 0
 5fe:	b8 01       	movw	r22, r16
 600:	88 81       	ld	r24, Y
 602:	99 81       	ldd	r25, Y+1	; 0x01
 604:	0e 94 06 05 	call	0xa0c	; 0xa0c <oled_sram_string>
		current = current->next_sibling;
 608:	0a 80       	ldd	r0, Y+2	; 0x02
 60a:	db 81       	ldd	r29, Y+3	; 0x03
 60c:	c0 2d       	mov	r28, r0
		page++;
 60e:	0f 5f       	subi	r16, 0xFF	; 255
 610:	1f 4f       	sbci	r17, 0xFF	; 255
	
	oled_sram_string(menu_node->name, page, col);
	
	page = 1;
	col = 2;
	while(current != NULL){
 612:	20 97       	sbiw	r28, 0x00	; 0
 614:	91 f7       	brne	.-28     	; 0x5fa <menu_sram_update+0x32>
		oled_sram_string(current->name, page, col);
		current = current->next_sibling;
		page++;
	}
	oled_sram_char('*', selector_pos, 0);
 616:	40 e0       	ldi	r20, 0x00	; 0
 618:	50 e0       	ldi	r21, 0x00	; 0
 61a:	b7 01       	movw	r22, r14
 61c:	8a e2       	ldi	r24, 0x2A	; 42
 61e:	0e 94 4a 05 	call	0xa94	; 0xa94 <oled_sram_char>
	
}
 622:	df 91       	pop	r29
 624:	cf 91       	pop	r28
 626:	1f 91       	pop	r17
 628:	0f 91       	pop	r16
 62a:	ff 90       	pop	r15
 62c:	ef 90       	pop	r14
 62e:	08 95       	ret

00000630 <create_menu>:


menu* create_menu(char* new_name){
 630:	cf 93       	push	r28
 632:	df 93       	push	r29
 634:	ec 01       	movw	r28, r24
	menu* new_menu = (menu*)malloc(sizeof(menu));
 636:	8c e0       	ldi	r24, 0x0C	; 12
 638:	90 e0       	ldi	r25, 0x00	; 0
 63a:	0e 94 e1 05 	call	0xbc2	; 0xbc2 <malloc>
 63e:	fc 01       	movw	r30, r24
	
	if(new_menu == NULL){
 640:	00 97       	sbiw	r24, 0x00	; 0
 642:	41 f4       	brne	.+16     	; 0x654 <create_menu+0x24>
		printf("Out of mem\n");
 644:	84 e6       	ldi	r24, 0x64	; 100
 646:	91 e0       	ldi	r25, 0x01	; 1
 648:	0e 94 53 07 	call	0xea6	; 0xea6 <puts>
		exit(1);
 64c:	81 e0       	ldi	r24, 0x01	; 1
 64e:	90 e0       	ldi	r25, 0x00	; 0
 650:	0e 94 a3 07 	call	0xf46	; 0xf46 <_exit>
	}
	
	new_menu->name = new_name;
 654:	d1 83       	std	Z+1, r29	; 0x01
 656:	c0 83       	st	Z, r28
	new_menu->next_sibling = NULL;
 658:	13 82       	std	Z+3, r1	; 0x03
 65a:	12 82       	std	Z+2, r1	; 0x02
	new_menu->prev_sibling = NULL;
 65c:	15 82       	std	Z+5, r1	; 0x05
 65e:	14 82       	std	Z+4, r1	; 0x04
	new_menu->parent = NULL;
 660:	11 86       	std	Z+9, r1	; 0x09
 662:	10 86       	std	Z+8, r1	; 0x08
	new_menu->child = NULL;
 664:	17 82       	std	Z+7, r1	; 0x07
 666:	16 82       	std	Z+6, r1	; 0x06
	new_menu->number_of_childs = 0;
 668:	13 86       	std	Z+11, r1	; 0x0b
 66a:	12 86       	std	Z+10, r1	; 0x0a
	
	return new_menu;
}
 66c:	df 91       	pop	r29
 66e:	cf 91       	pop	r28
 670:	08 95       	ret

00000672 <create_submenu>:

menu* create_submenu(menu* parent_menu, menu* child_menu){ //tar inn liste av submenu struct
	if (parent_menu->child == NULL){
 672:	dc 01       	movw	r26, r24
 674:	16 96       	adiw	r26, 0x06	; 6
 676:	ed 91       	ld	r30, X+
 678:	fc 91       	ld	r31, X
 67a:	17 97       	sbiw	r26, 0x07	; 7
 67c:	30 97       	sbiw	r30, 0x00	; 0
 67e:	29 f4       	brne	.+10     	; 0x68a <create_submenu+0x18>
		//make new child
		parent_menu->child = child_menu;
 680:	17 96       	adiw	r26, 0x07	; 7
 682:	7c 93       	st	X, r23
 684:	6e 93       	st	-X, r22
 686:	16 97       	sbiw	r26, 0x06	; 6
 688:	0e c0       	rjmp	.+28     	; 0x6a6 <create_submenu+0x34>
	}
	
	else{
		//make new sibling
		menu* current = parent_menu->child;
		while (current->next_sibling != NULL){
 68a:	22 81       	ldd	r18, Z+2	; 0x02
 68c:	33 81       	ldd	r19, Z+3	; 0x03
 68e:	21 15       	cp	r18, r1
 690:	31 05       	cpc	r19, r1
 692:	11 f0       	breq	.+4      	; 0x698 <create_submenu+0x26>
			current = current->next_sibling;
 694:	f9 01       	movw	r30, r18
 696:	f9 cf       	rjmp	.-14     	; 0x68a <create_submenu+0x18>
		}
		
		current->next_sibling =child_menu;
 698:	73 83       	std	Z+3, r23	; 0x03
 69a:	62 83       	std	Z+2, r22	; 0x02
		child_menu->prev_sibling =current;
 69c:	db 01       	movw	r26, r22
 69e:	15 96       	adiw	r26, 0x05	; 5
 6a0:	fc 93       	st	X, r31
 6a2:	ee 93       	st	-X, r30
 6a4:	14 97       	sbiw	r26, 0x04	; 4
		
	}
	parent_menu->number_of_childs++;
 6a6:	fc 01       	movw	r30, r24
 6a8:	22 85       	ldd	r18, Z+10	; 0x0a
 6aa:	33 85       	ldd	r19, Z+11	; 0x0b
 6ac:	2f 5f       	subi	r18, 0xFF	; 255
 6ae:	3f 4f       	sbci	r19, 0xFF	; 255
 6b0:	33 87       	std	Z+11, r19	; 0x0b
 6b2:	22 87       	std	Z+10, r18	; 0x0a
	child_menu->parent = parent_menu;
 6b4:	db 01       	movw	r26, r22
 6b6:	19 96       	adiw	r26, 0x09	; 9
 6b8:	9c 93       	st	X, r25
 6ba:	8e 93       	st	-X, r24
 6bc:	18 97       	sbiw	r26, 0x08	; 8
	
	return parent_menu;
}
 6be:	08 95       	ret

000006c0 <menu_setup>:


extern states current_state; 


void menu_setup(void){
 6c0:	2f 92       	push	r2
 6c2:	3f 92       	push	r3
 6c4:	4f 92       	push	r4
 6c6:	5f 92       	push	r5
 6c8:	6f 92       	push	r6
 6ca:	7f 92       	push	r7
 6cc:	8f 92       	push	r8
 6ce:	9f 92       	push	r9
 6d0:	af 92       	push	r10
 6d2:	bf 92       	push	r11
 6d4:	cf 92       	push	r12
 6d6:	df 92       	push	r13
 6d8:	ef 92       	push	r14
 6da:	ff 92       	push	r15
 6dc:	0f 93       	push	r16
 6de:	1f 93       	push	r17
 6e0:	cf 93       	push	r28
 6e2:	df 93       	push	r29
 6e4:	00 d0       	rcall	.+0      	; 0x6e6 <menu_setup+0x26>
 6e6:	00 d0       	rcall	.+0      	; 0x6e8 <menu_setup+0x28>
 6e8:	cd b7       	in	r28, 0x3d	; 61
 6ea:	de b7       	in	r29, 0x3e	; 62
	menu* menu_front_page = create_menu("JAJ PINGPONG");
 6ec:	8f e6       	ldi	r24, 0x6F	; 111
 6ee:	91 e0       	ldi	r25, 0x01	; 1
 6f0:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
 6f4:	6c 01       	movw	r12, r24
	display_menu = menu_front_page;
 6f6:	90 93 d0 01 	sts	0x01D0, r25
 6fa:	80 93 cf 01 	sts	0x01CF, r24

	menu* sub1 = create_menu("Play game");
 6fe:	8c e7       	ldi	r24, 0x7C	; 124
 700:	91 e0       	ldi	r25, 0x01	; 1
 702:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
 706:	9c 83       	std	Y+4, r25	; 0x04
 708:	8b 83       	std	Y+3, r24	; 0x03
	menu* sub2 = create_menu("Highscore");
 70a:	86 e8       	ldi	r24, 0x86	; 134
 70c:	91 e0       	ldi	r25, 0x01	; 1
 70e:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
 712:	7c 01       	movw	r14, r24
	menu* subsub1 = create_menu("Easy");
 714:	80 e9       	ldi	r24, 0x90	; 144
 716:	91 e0       	ldi	r25, 0x01	; 1
 718:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
 71c:	5c 01       	movw	r10, r24
	menu* subsub2 = create_menu("Medium");
 71e:	85 e9       	ldi	r24, 0x95	; 149
 720:	91 e0       	ldi	r25, 0x01	; 1
 722:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
 726:	4c 01       	movw	r8, r24
	menu* subsub3 = create_menu("Hard");
 728:	8c e9       	ldi	r24, 0x9C	; 156
 72a:	91 e0       	ldi	r25, 0x01	; 1
 72c:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
 730:	3c 01       	movw	r6, r24
	menu* subsub4 = create_menu("View");
 732:	81 ea       	ldi	r24, 0xA1	; 161
 734:	91 e0       	ldi	r25, 0x01	; 1
 736:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
 73a:	2c 01       	movw	r4, r24
	menu* subsub5 = create_menu("Reset");
 73c:	86 ea       	ldi	r24, 0xA6	; 166
 73e:	91 e0       	ldi	r25, 0x01	; 1
 740:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
 744:	8c 01       	movw	r16, r24
	menu* subsubsub1 = create_menu("YES");
 746:	8c ea       	ldi	r24, 0xAC	; 172
 748:	91 e0       	ldi	r25, 0x01	; 1
 74a:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
 74e:	1c 01       	movw	r2, r24
	menu* subsubsub2 = create_menu("NO");
 750:	80 eb       	ldi	r24, 0xB0	; 176
 752:	91 e0       	ldi	r25, 0x01	; 1
 754:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
 758:	9a 83       	std	Y+2, r25	; 0x02
 75a:	89 83       	std	Y+1, r24	; 0x01
	
	
	create_submenu(menu_front_page, sub1);
 75c:	6b 81       	ldd	r22, Y+3	; 0x03
 75e:	7c 81       	ldd	r23, Y+4	; 0x04
 760:	c6 01       	movw	r24, r12
 762:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	create_submenu(menu_front_page, sub2);
 766:	b7 01       	movw	r22, r14
 768:	c6 01       	movw	r24, r12
 76a:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	create_submenu(sub1, subsub1);
 76e:	b5 01       	movw	r22, r10
 770:	8b 81       	ldd	r24, Y+3	; 0x03
 772:	9c 81       	ldd	r25, Y+4	; 0x04
 774:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	create_submenu(sub1, subsub2);
 778:	b4 01       	movw	r22, r8
 77a:	8b 81       	ldd	r24, Y+3	; 0x03
 77c:	9c 81       	ldd	r25, Y+4	; 0x04
 77e:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	create_submenu(sub1, subsub3);
 782:	b3 01       	movw	r22, r6
 784:	8b 81       	ldd	r24, Y+3	; 0x03
 786:	9c 81       	ldd	r25, Y+4	; 0x04
 788:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	create_submenu(sub2, subsub4);
 78c:	b2 01       	movw	r22, r4
 78e:	c7 01       	movw	r24, r14
 790:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	create_submenu(sub2, subsub5);
 794:	b8 01       	movw	r22, r16
 796:	c7 01       	movw	r24, r14
 798:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	create_submenu(subsub5, subsubsub1);
 79c:	b1 01       	movw	r22, r2
 79e:	c8 01       	movw	r24, r16
 7a0:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	create_submenu(subsub5, subsubsub2);
 7a4:	69 81       	ldd	r22, Y+1	; 0x01
 7a6:	7a 81       	ldd	r23, Y+2	; 0x02
 7a8:	c8 01       	movw	r24, r16
 7aa:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	
	oled_reset();
 7ae:	0e 94 ca 04 	call	0x994	; 0x994 <oled_reset>
	menu_sram_update(display_menu, current_page);
 7b2:	60 91 1a 01 	lds	r22, 0x011A
 7b6:	70 91 1b 01 	lds	r23, 0x011B
 7ba:	80 91 cf 01 	lds	r24, 0x01CF
 7be:	90 91 d0 01 	lds	r25, 0x01D0
 7c2:	0e 94 e4 02 	call	0x5c8	; 0x5c8 <menu_sram_update>
	oled_update();
 7c6:	0e 94 68 05 	call	0xad0	; 0xad0 <oled_update>
	current_menu = display_menu->child;
 7ca:	e0 91 cf 01 	lds	r30, 0x01CF
 7ce:	f0 91 d0 01 	lds	r31, 0x01D0
 7d2:	86 81       	ldd	r24, Z+6	; 0x06
 7d4:	97 81       	ldd	r25, Z+7	; 0x07
 7d6:	90 93 c6 01 	sts	0x01C6, r25
 7da:	80 93 c5 01 	sts	0x01C5, r24
}
 7de:	0f 90       	pop	r0
 7e0:	0f 90       	pop	r0
 7e2:	0f 90       	pop	r0
 7e4:	0f 90       	pop	r0
 7e6:	df 91       	pop	r29
 7e8:	cf 91       	pop	r28
 7ea:	1f 91       	pop	r17
 7ec:	0f 91       	pop	r16
 7ee:	ff 90       	pop	r15
 7f0:	ef 90       	pop	r14
 7f2:	df 90       	pop	r13
 7f4:	cf 90       	pop	r12
 7f6:	bf 90       	pop	r11
 7f8:	af 90       	pop	r10
 7fa:	9f 90       	pop	r9
 7fc:	8f 90       	pop	r8
 7fe:	7f 90       	pop	r7
 800:	6f 90       	pop	r6
 802:	5f 90       	pop	r5
 804:	4f 90       	pop	r4
 806:	3f 90       	pop	r3
 808:	2f 90       	pop	r2
 80a:	08 95       	ret

0000080c <oled_init>:
static uint8_t current_page, current_col;


void oled_init(){
	//  display  off
	*OLED_c = 0xae;
 80c:	e0 91 20 01 	lds	r30, 0x0120
 810:	f0 91 21 01 	lds	r31, 0x0121
 814:	8e ea       	ldi	r24, 0xAE	; 174
 816:	80 83       	st	Z, r24

	//segment  remap
	*OLED_c = 0xa1;	
 818:	e0 91 20 01 	lds	r30, 0x0120
 81c:	f0 91 21 01 	lds	r31, 0x0121
 820:	81 ea       	ldi	r24, 0xA1	; 161
 822:	80 83       	st	Z, r24

	//common  pads  hardware:  alternative		
	*OLED_c = 0xda;			
 824:	e0 91 20 01 	lds	r30, 0x0120
 828:	f0 91 21 01 	lds	r31, 0x0121
 82c:	8a ed       	ldi	r24, 0xDA	; 218
 82e:	80 83       	st	Z, r24
	*OLED_c = 0x12;
 830:	e0 91 20 01 	lds	r30, 0x0120
 834:	f0 91 21 01 	lds	r31, 0x0121
 838:	82 e1       	ldi	r24, 0x12	; 18
 83a:	80 83       	st	Z, r24

	//common output scan direction:com63~com0
	*OLED_c = 0xc8;
 83c:	e0 91 20 01 	lds	r30, 0x0120
 840:	f0 91 21 01 	lds	r31, 0x0121
 844:	88 ec       	ldi	r24, 0xC8	; 200
 846:	80 83       	st	Z, r24

	//multiplex  ration  mode:63
	*OLED_c = 0xa8;
 848:	e0 91 20 01 	lds	r30, 0x0120
 84c:	f0 91 21 01 	lds	r31, 0x0121
 850:	88 ea       	ldi	r24, 0xA8	; 168
 852:	80 83       	st	Z, r24
	*OLED_c = 0x3f;
 854:	e0 91 20 01 	lds	r30, 0x0120
 858:	f0 91 21 01 	lds	r31, 0x0121
 85c:	8f e3       	ldi	r24, 0x3F	; 63
 85e:	80 83       	st	Z, r24

	//display divide ratio/osc. freq. mode
	*OLED_c = 0xd5;
 860:	e0 91 20 01 	lds	r30, 0x0120
 864:	f0 91 21 01 	lds	r31, 0x0121
 868:	85 ed       	ldi	r24, 0xD5	; 213
 86a:	80 83       	st	Z, r24
	*OLED_c = 0x80;
 86c:	e0 91 20 01 	lds	r30, 0x0120
 870:	f0 91 21 01 	lds	r31, 0x0121
 874:	80 e8       	ldi	r24, 0x80	; 128
 876:	80 83       	st	Z, r24

	//contrast  control
	*OLED_c = 0x81;
 878:	e0 91 20 01 	lds	r30, 0x0120
 87c:	f0 91 21 01 	lds	r31, 0x0121
 880:	81 e8       	ldi	r24, 0x81	; 129
 882:	80 83       	st	Z, r24
	*OLED_c = 0x50;
 884:	e0 91 20 01 	lds	r30, 0x0120
 888:	f0 91 21 01 	lds	r31, 0x0121
 88c:	80 e5       	ldi	r24, 0x50	; 80
 88e:	80 83       	st	Z, r24

	//set  pre-charge  period
	*OLED_c = 0xd9;
 890:	e0 91 20 01 	lds	r30, 0x0120
 894:	f0 91 21 01 	lds	r31, 0x0121
 898:	89 ed       	ldi	r24, 0xD9	; 217
 89a:	80 83       	st	Z, r24
	*OLED_c = 0x21;
 89c:	e0 91 20 01 	lds	r30, 0x0120
 8a0:	f0 91 21 01 	lds	r31, 0x0121
 8a4:	81 e2       	ldi	r24, 0x21	; 33
 8a6:	80 83       	st	Z, r24

	 //Set  Memory  Addressing  Mode
	*OLED_c = 0x20;
 8a8:	e0 91 20 01 	lds	r30, 0x0120
 8ac:	f0 91 21 01 	lds	r31, 0x0121
 8b0:	80 e2       	ldi	r24, 0x20	; 32
 8b2:	80 83       	st	Z, r24
	*OLED_c = 0x02;
 8b4:	e0 91 20 01 	lds	r30, 0x0120
 8b8:	f0 91 21 01 	lds	r31, 0x0121
 8bc:	82 e0       	ldi	r24, 0x02	; 2
 8be:	80 83       	st	Z, r24

	//VCOM  deselect  level  mode
	*OLED_c = 0xdb;
 8c0:	e0 91 20 01 	lds	r30, 0x0120
 8c4:	f0 91 21 01 	lds	r31, 0x0121
 8c8:	8b ed       	ldi	r24, 0xDB	; 219
 8ca:	80 83       	st	Z, r24
	*OLED_c = 0x30;
 8cc:	e0 91 20 01 	lds	r30, 0x0120
 8d0:	f0 91 21 01 	lds	r31, 0x0121
 8d4:	80 e3       	ldi	r24, 0x30	; 48
 8d6:	80 83       	st	Z, r24

	//master  configuration
	*OLED_c = 0xad;
 8d8:	e0 91 20 01 	lds	r30, 0x0120
 8dc:	f0 91 21 01 	lds	r31, 0x0121
 8e0:	8d ea       	ldi	r24, 0xAD	; 173
 8e2:	80 83       	st	Z, r24

	//out follows RAM content 
	*OLED_c = 0x00;
 8e4:	e0 91 20 01 	lds	r30, 0x0120
 8e8:	f0 91 21 01 	lds	r31, 0x0121
 8ec:	10 82       	st	Z, r1
	
	//set  normal  display
	*OLED_c = 0xa4;
 8ee:	e0 91 20 01 	lds	r30, 0x0120
 8f2:	f0 91 21 01 	lds	r31, 0x0121
 8f6:	84 ea       	ldi	r24, 0xA4	; 164
 8f8:	80 83       	st	Z, r24
	*OLED_c = 0xa6;
 8fa:	e0 91 20 01 	lds	r30, 0x0120
 8fe:	f0 91 21 01 	lds	r31, 0x0121
 902:	86 ea       	ldi	r24, 0xA6	; 166
 904:	80 83       	st	Z, r24
	
	//  display  on
	*OLED_c = 0xaf;
 906:	e0 91 20 01 	lds	r30, 0x0120
 90a:	f0 91 21 01 	lds	r31, 0x0121
 90e:	8f ea       	ldi	r24, 0xAF	; 175
 910:	80 83       	st	Z, r24
 912:	08 95       	ret

00000914 <oled_sram_reset>:
	

	
}
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
 914:	80 e0       	ldi	r24, 0x00	; 0
 916:	90 e0       	ldi	r25, 0x00	; 0
		SRAM[i] = ' ';
 918:	20 e2       	ldi	r18, 0x20	; 32
 91a:	e0 91 1c 01 	lds	r30, 0x011C
 91e:	f0 91 1d 01 	lds	r31, 0x011D
 922:	e8 0f       	add	r30, r24
 924:	f9 1f       	adc	r31, r25
 926:	20 83       	st	Z, r18
	

	
}
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
 928:	01 96       	adiw	r24, 0x01	; 1
 92a:	81 15       	cp	r24, r1
 92c:	34 e0       	ldi	r19, 0x04	; 4
 92e:	93 07       	cpc	r25, r19
 930:	a1 f7       	brne	.-24     	; 0x91a <oled_sram_reset+0x6>
		SRAM[i] = ' ';
	}
}
 932:	08 95       	ret

00000934 <oled_goto_page>:
		}
	}
}

void oled_goto_page(int page){
	*OLED_c = (page | 0xb0);
 934:	e0 91 20 01 	lds	r30, 0x0120
 938:	f0 91 21 01 	lds	r31, 0x0121
 93c:	98 2f       	mov	r25, r24
 93e:	90 6b       	ori	r25, 0xB0	; 176
 940:	90 83       	st	Z, r25
	current_page = page;
 942:	80 93 c8 01 	sts	0x01C8, r24
 946:	08 95       	ret

00000948 <oled_goto_column>:
}


void oled_goto_column(int column){
	*OLED_c = (column & 0x0f); //clearer de 4 første bitsene
 948:	e0 91 20 01 	lds	r30, 0x0120
 94c:	f0 91 21 01 	lds	r31, 0x0121
 950:	28 2f       	mov	r18, r24
 952:	2f 70       	andi	r18, 0x0F	; 15
 954:	20 83       	st	Z, r18
	*OLED_c = ((column & 0xf0) >> 4) | (0x10);
 956:	e0 91 20 01 	lds	r30, 0x0120
 95a:	f0 91 21 01 	lds	r31, 0x0121
 95e:	9c 01       	movw	r18, r24
 960:	20 7f       	andi	r18, 0xF0	; 240
 962:	33 27       	eor	r19, r19
 964:	35 95       	asr	r19
 966:	27 95       	ror	r18
 968:	35 95       	asr	r19
 96a:	27 95       	ror	r18
 96c:	35 95       	asr	r19
 96e:	27 95       	ror	r18
 970:	35 95       	asr	r19
 972:	27 95       	ror	r18
 974:	20 61       	ori	r18, 0x10	; 16
 976:	20 83       	st	Z, r18
	current_col = column;
 978:	80 93 c7 01 	sts	0x01C7, r24
 97c:	08 95       	ret

0000097e <oled_pos>:

int oled_return_page(void){
	return current_page;
}

void oled_pos(int row,int column){
 97e:	cf 93       	push	r28
 980:	df 93       	push	r29
 982:	eb 01       	movw	r28, r22
	oled_goto_page(row);
 984:	0e 94 9a 04 	call	0x934	; 0x934 <oled_goto_page>
	oled_goto_column(column);
 988:	ce 01       	movw	r24, r28
 98a:	0e 94 a4 04 	call	0x948	; 0x948 <oled_goto_column>
}
 98e:	df 91       	pop	r29
 990:	cf 91       	pop	r28
 992:	08 95       	ret

00000994 <oled_reset>:
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
		SRAM[i] = ' ';
	}
}
void oled_reset(){
 994:	0f 93       	push	r16
 996:	1f 93       	push	r17
 998:	cf 93       	push	r28
 99a:	df 93       	push	r29
 99c:	c0 e0       	ldi	r28, 0x00	; 0
 99e:	d0 e0       	ldi	r29, 0x00	; 0
	
	for (uint8_t i = 0 ; i < 8; i++){
		oled_pos(i, 0);
 9a0:	00 e8       	ldi	r16, 0x80	; 128
 9a2:	10 e0       	ldi	r17, 0x00	; 0
 9a4:	60 e0       	ldi	r22, 0x00	; 0
 9a6:	70 e0       	ldi	r23, 0x00	; 0
 9a8:	ce 01       	movw	r24, r28
 9aa:	0e 94 bf 04 	call	0x97e	; 0x97e <oled_pos>
 9ae:	20 2f       	mov	r18, r16
 9b0:	31 2f       	mov	r19, r17
		for (uint16_t i = 0 ; i < 128; i++){
			*OLED_d = 0x00;
 9b2:	e0 91 1e 01 	lds	r30, 0x011E
 9b6:	f0 91 1f 01 	lds	r31, 0x011F
 9ba:	10 82       	st	Z, r1
 9bc:	21 50       	subi	r18, 0x01	; 1
 9be:	31 09       	sbc	r19, r1
}
void oled_reset(){
	
	for (uint8_t i = 0 ; i < 8; i++){
		oled_pos(i, 0);
		for (uint16_t i = 0 ; i < 128; i++){
 9c0:	21 15       	cp	r18, r1
 9c2:	31 05       	cpc	r19, r1
 9c4:	b1 f7       	brne	.-20     	; 0x9b2 <oled_reset+0x1e>
 9c6:	21 96       	adiw	r28, 0x01	; 1
		SRAM[i] = ' ';
	}
}
void oled_reset(){
	
	for (uint8_t i = 0 ; i < 8; i++){
 9c8:	c8 30       	cpi	r28, 0x08	; 8
 9ca:	d1 05       	cpc	r29, r1
 9cc:	59 f7       	brne	.-42     	; 0x9a4 <oled_reset+0x10>
		oled_pos(i, 0);
		for (uint16_t i = 0 ; i < 128; i++){
			*OLED_d = 0x00;
		}
	}
}
 9ce:	df 91       	pop	r29
 9d0:	cf 91       	pop	r28
 9d2:	1f 91       	pop	r17
 9d4:	0f 91       	pop	r16
 9d6:	08 95       	ret

000009d8 <oled_home>:
	oled_goto_column(column);
}


void oled_home(){
	oled_pos(0,0);
 9d8:	60 e0       	ldi	r22, 0x00	; 0
 9da:	70 e0       	ldi	r23, 0x00	; 0
 9dc:	80 e0       	ldi	r24, 0x00	; 0
 9de:	90 e0       	ldi	r25, 0x00	; 0
 9e0:	0e 94 bf 04 	call	0x97e	; 0x97e <oled_pos>
 9e4:	08 95       	ret

000009e6 <oled_print_char>:
	for (uint16_t i = 0 ; i < 128; i++){
		*OLED_d = 0xff;
	}
}

void oled_print_char(char c){
 9e6:	28 e0       	ldi	r18, 0x08	; 8
 9e8:	82 9f       	mul	r24, r18
 9ea:	c0 01       	movw	r24, r0
 9ec:	11 24       	eor	r1, r1
 9ee:	fc 01       	movw	r30, r24
 9f0:	e0 59       	subi	r30, 0x90	; 144
 9f2:	f0 40       	sbci	r31, 0x00	; 0
	for (uint8_t i = 0 ; i < 8 ; i++){  //i < 8 fordi vi bruker font8
 9f4:	80 e0       	ldi	r24, 0x00	; 0
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
 9f6:	a0 91 1e 01 	lds	r26, 0x011E
 9fa:	b0 91 1f 01 	lds	r27, 0x011F
 9fe:	94 91       	lpm	r25, Z
 a00:	9c 93       	st	X, r25
		*OLED_d = 0xff;
	}
}

void oled_print_char(char c){
	for (uint8_t i = 0 ; i < 8 ; i++){  //i < 8 fordi vi bruker font8
 a02:	8f 5f       	subi	r24, 0xFF	; 255
 a04:	31 96       	adiw	r30, 0x01	; 1
 a06:	88 30       	cpi	r24, 0x08	; 8
 a08:	b1 f7       	brne	.-20     	; 0x9f6 <oled_print_char+0x10>
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
	}
}
 a0a:	08 95       	ret

00000a0c <oled_sram_string>:
			oled_print_char(oled_read_SRAM(i, j)); 
		}
	}
}

void oled_sram_string(char* string, int page, int start_col){
 a0c:	0f 93       	push	r16
 a0e:	1f 93       	push	r17
 a10:	cf 93       	push	r28
 a12:	df 93       	push	r29
 a14:	dc 01       	movw	r26, r24
	int col = start_col;
 a16:	9a 01       	movw	r18, r20
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
 a18:	c0 e0       	ldi	r28, 0x00	; 0
		if (i+start_col == 16){
			//16 char per column, linjeskift
			page = (page+1)%8;
			col = start_col;
 a1a:	14 2f       	mov	r17, r20
 a1c:	d5 2f       	mov	r29, r21
}

void oled_sram_string(char* string, int page, int start_col){
	int col = start_col;
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
 a1e:	29 c0       	rjmp	.+82     	; 0xa72 <oled_sram_string+0x66>
		if (i+start_col == 16){
 a20:	fa 01       	movw	r30, r20
 a22:	ec 0f       	add	r30, r28
 a24:	f1 1d       	adc	r31, r1
 a26:	70 97       	sbiw	r30, 0x10	; 16
 a28:	71 f4       	brne	.+28     	; 0xa46 <oled_sram_string+0x3a>
			//16 char per column, linjeskift
			page = (page+1)%8;
 a2a:	6f 5f       	subi	r22, 0xFF	; 255
 a2c:	7f 4f       	sbci	r23, 0xFF	; 255
 a2e:	67 70       	andi	r22, 0x07	; 7
 a30:	70 78       	andi	r23, 0x80	; 128
 a32:	77 23       	and	r23, r23
 a34:	34 f4       	brge	.+12     	; 0xa42 <oled_sram_string+0x36>
 a36:	61 50       	subi	r22, 0x01	; 1
 a38:	71 09       	sbc	r23, r1
 a3a:	68 6f       	ori	r22, 0xF8	; 248
 a3c:	7f 6f       	ori	r23, 0xFF	; 255
 a3e:	6f 5f       	subi	r22, 0xFF	; 255
 a40:	7f 4f       	sbci	r23, 0xFF	; 255
			col = start_col;
 a42:	21 2f       	mov	r18, r17
 a44:	3d 2f       	mov	r19, r29
		}
		oled_sram_char(string[i], page, col);
 a46:	fd 01       	movw	r30, r26
 a48:	e8 0f       	add	r30, r24
 a4a:	f9 1f       	adc	r31, r25
 a4c:	00 81       	ld	r16, Z
	}
}


void oled_sram_char(char c, int page, int col){
	SRAM[128 * page + col] = c;
 a4e:	fb 01       	movw	r30, r22
 a50:	f6 95       	lsr	r31
 a52:	fe 2f       	mov	r31, r30
 a54:	ee 27       	eor	r30, r30
 a56:	f7 95       	ror	r31
 a58:	e7 95       	ror	r30
 a5a:	e2 0f       	add	r30, r18
 a5c:	f3 1f       	adc	r31, r19
 a5e:	80 91 1c 01 	lds	r24, 0x011C
 a62:	90 91 1d 01 	lds	r25, 0x011D
 a66:	e8 0f       	add	r30, r24
 a68:	f9 1f       	adc	r31, r25
 a6a:	00 83       	st	Z, r16
			//16 char per column, linjeskift
			page = (page+1)%8;
			col = start_col;
		}
		oled_sram_char(string[i], page, col);
		col++;
 a6c:	2f 5f       	subi	r18, 0xFF	; 255
 a6e:	3f 4f       	sbci	r19, 0xFF	; 255
}

void oled_sram_string(char* string, int page, int start_col){
	int col = start_col;
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
 a70:	cf 5f       	subi	r28, 0xFF	; 255
 a72:	8c 2f       	mov	r24, r28
 a74:	90 e0       	ldi	r25, 0x00	; 0
 a76:	fd 01       	movw	r30, r26
 a78:	01 90       	ld	r0, Z+
 a7a:	00 20       	and	r0, r0
 a7c:	e9 f7       	brne	.-6      	; 0xa78 <oled_sram_string+0x6c>
 a7e:	31 97       	sbiw	r30, 0x01	; 1
 a80:	ea 1b       	sub	r30, r26
 a82:	fb 0b       	sbc	r31, r27
 a84:	8e 17       	cp	r24, r30
 a86:	9f 07       	cpc	r25, r31
 a88:	58 f2       	brcs	.-106    	; 0xa20 <oled_sram_string+0x14>
			col = start_col;
		}
		oled_sram_char(string[i], page, col);
		col++;
	}
}
 a8a:	df 91       	pop	r29
 a8c:	cf 91       	pop	r28
 a8e:	1f 91       	pop	r17
 a90:	0f 91       	pop	r16
 a92:	08 95       	ret

00000a94 <oled_sram_char>:


void oled_sram_char(char c, int page, int col){
	SRAM[128 * page + col] = c;
 a94:	76 95       	lsr	r23
 a96:	76 2f       	mov	r23, r22
 a98:	66 27       	eor	r22, r22
 a9a:	77 95       	ror	r23
 a9c:	67 95       	ror	r22
 a9e:	64 0f       	add	r22, r20
 aa0:	75 1f       	adc	r23, r21
 aa2:	e0 91 1c 01 	lds	r30, 0x011C
 aa6:	f0 91 1d 01 	lds	r31, 0x011D
 aaa:	e6 0f       	add	r30, r22
 aac:	f7 1f       	adc	r31, r23
 aae:	80 83       	st	Z, r24
 ab0:	08 95       	ret

00000ab2 <oled_read_SRAM>:
}


char oled_read_SRAM(int page, int col){
	return SRAM[128 * page + col];
 ab2:	96 95       	lsr	r25
 ab4:	98 2f       	mov	r25, r24
 ab6:	88 27       	eor	r24, r24
 ab8:	97 95       	ror	r25
 aba:	87 95       	ror	r24
 abc:	68 0f       	add	r22, r24
 abe:	79 1f       	adc	r23, r25
 ac0:	e0 91 1c 01 	lds	r30, 0x011C
 ac4:	f0 91 1d 01 	lds	r31, 0x011D
 ac8:	e6 0f       	add	r30, r22
 aca:	f7 1f       	adc	r31, r23
 acc:	80 81       	ld	r24, Z
}
 ace:	08 95       	ret

00000ad0 <oled_update>:
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
	}
}


void oled_update(){
 ad0:	0f 93       	push	r16
 ad2:	1f 93       	push	r17
 ad4:	cf 93       	push	r28
 ad6:	df 93       	push	r29
	oled_reset();
 ad8:	0e 94 ca 04 	call	0x994	; 0x994 <oled_reset>
	oled_home();
 adc:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <oled_home>
	for(int i = 0; i<8; i++){
 ae0:	00 e0       	ldi	r16, 0x00	; 0
 ae2:	10 e0       	ldi	r17, 0x00	; 0
		oled_pos(i,0);
 ae4:	60 e0       	ldi	r22, 0x00	; 0
 ae6:	70 e0       	ldi	r23, 0x00	; 0
 ae8:	c8 01       	movw	r24, r16
 aea:	0e 94 bf 04 	call	0x97e	; 0x97e <oled_pos>
		for(int j = 0; j < 16; j++){
 aee:	c0 e0       	ldi	r28, 0x00	; 0
 af0:	d0 e0       	ldi	r29, 0x00	; 0
			oled_print_char(oled_read_SRAM(i, j)); 
 af2:	be 01       	movw	r22, r28
 af4:	c8 01       	movw	r24, r16
 af6:	0e 94 59 05 	call	0xab2	; 0xab2 <oled_read_SRAM>
 afa:	0e 94 f3 04 	call	0x9e6	; 0x9e6 <oled_print_char>
void oled_update(){
	oled_reset();
	oled_home();
	for(int i = 0; i<8; i++){
		oled_pos(i,0);
		for(int j = 0; j < 16; j++){
 afe:	21 96       	adiw	r28, 0x01	; 1
 b00:	c0 31       	cpi	r28, 0x10	; 16
 b02:	d1 05       	cpc	r29, r1
 b04:	b1 f7       	brne	.-20     	; 0xaf2 <oled_update+0x22>


void oled_update(){
	oled_reset();
	oled_home();
	for(int i = 0; i<8; i++){
 b06:	0f 5f       	subi	r16, 0xFF	; 255
 b08:	1f 4f       	sbci	r17, 0xFF	; 255
 b0a:	08 30       	cpi	r16, 0x08	; 8
 b0c:	11 05       	cpc	r17, r1
 b0e:	51 f7       	brne	.-44     	; 0xae4 <oled_update+0x14>
		oled_pos(i,0);
		for(int j = 0; j < 16; j++){
			oled_print_char(oled_read_SRAM(i, j)); 
		}
	}
}
 b10:	df 91       	pop	r29
 b12:	cf 91       	pop	r28
 b14:	1f 91       	pop	r17
 b16:	0f 91       	pop	r16
 b18:	08 95       	ret

00000b1a <SPI_read_write>:
	set_bit(DDRB, PB3); //ATT
}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
 b1a:	8f b9       	out	0x0f, r24	; 15
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
 b1c:	77 9b       	sbis	0x0e, 7	; 14
 b1e:	fe cf       	rjmp	.-4      	; 0xb1c <SPI_read_write+0x2>
	return SPDR;
 b20:	8f b1       	in	r24, 0x0f	; 15
}
 b22:	08 95       	ret

00000b24 <SPI_activate_SS>:
	return SPDR;
}


void SPI_activate_SS(){
	clr_bit(PORTB, SS);
 b24:	c4 98       	cbi	0x18, 4	; 24
 b26:	08 95       	ret

00000b28 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
 b28:	c4 9a       	sbi	0x18, 4	; 24
 b2a:	08 95       	ret

00000b2c <register_init>:
#define REGISTER_INIT_H_
void register_init(void);

void register_init(void){
	//enabler externt minne i MCU
	set_bit(MCUCR, SRE);
 b2c:	85 b7       	in	r24, 0x35	; 53
 b2e:	80 68       	ori	r24, 0x80	; 128
 b30:	85 bf       	out	0x35, r24	; 53
	set_bit(SFIOR, XMM2);
 b32:	80 b7       	in	r24, 0x30	; 48
 b34:	80 62       	ori	r24, 0x20	; 32
 b36:	80 bf       	out	0x30, r24	; 48

	//enable interrupts in MCU
	clr_bit(MCUCR,ISC00);
 b38:	85 b7       	in	r24, 0x35	; 53
 b3a:	8e 7f       	andi	r24, 0xFE	; 254
 b3c:	85 bf       	out	0x35, r24	; 53
	set_bit(MCUCR,ISC01);
 b3e:	85 b7       	in	r24, 0x35	; 53
 b40:	82 60       	ori	r24, 0x02	; 2
 b42:	85 bf       	out	0x35, r24	; 53
	set_bit(GICR,INT0);
 b44:	8b b7       	in	r24, 0x3b	; 59
 b46:	80 64       	ori	r24, 0x40	; 64
 b48:	8b bf       	out	0x3b, r24	; 59
	
	
	clr_bit(DDRD, DDD2);
 b4a:	8a 98       	cbi	0x11, 2	; 17
	
	//Set timer/counter1 interrupt
	//Normal mode
	clr_bit(TCCR1A, WGM11);
 b4c:	8f b5       	in	r24, 0x2f	; 47
 b4e:	8d 7f       	andi	r24, 0xFD	; 253
 b50:	8f bd       	out	0x2f, r24	; 47
	clr_bit(TCCR1A, WGM10);
 b52:	8f b5       	in	r24, 0x2f	; 47
 b54:	8e 7f       	andi	r24, 0xFE	; 254
 b56:	8f bd       	out	0x2f, r24	; 47
	clr_bit(TCCR3A, WGM31);
 b58:	eb e8       	ldi	r30, 0x8B	; 139
 b5a:	f0 e0       	ldi	r31, 0x00	; 0
 b5c:	80 81       	ld	r24, Z
 b5e:	8d 7f       	andi	r24, 0xFD	; 253
 b60:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
 b62:	80 81       	ld	r24, Z
 b64:	8e 7f       	andi	r24, 0xFE	; 254
 b66:	80 83       	st	Z, r24
	
	//Timer 1: Prescaler Fosc/1024
	set_bit(TCCR1B, CS11);
 b68:	8e b5       	in	r24, 0x2e	; 46
 b6a:	82 60       	ori	r24, 0x02	; 2
 b6c:	8e bd       	out	0x2e, r24	; 46
	set_bit(TCCR1B, CS10);
 b6e:	8e b5       	in	r24, 0x2e	; 46
 b70:	81 60       	ori	r24, 0x01	; 1
 b72:	8e bd       	out	0x2e, r24	; 46
	
	
	//Timer 2: Precale Fosc/8
	set_bit(TCCR3B, CS31);
 b74:	ea e8       	ldi	r30, 0x8A	; 138
 b76:	f0 e0       	ldi	r31, 0x00	; 0
 b78:	80 81       	ld	r24, Z
 b7a:	82 60       	ori	r24, 0x02	; 2
 b7c:	80 83       	st	Z, r24


	
	//Interrupt enable overflow
	set_bit(TIMSK, TOIE1);
 b7e:	89 b7       	in	r24, 0x39	; 57
 b80:	80 68       	ori	r24, 0x80	; 128
 b82:	89 bf       	out	0x39, r24	; 57
	set_bit(ETIMSK, TOIE3);		//Enable Can_send interrupt
 b84:	ed e7       	ldi	r30, 0x7D	; 125
 b86:	f0 e0       	ldi	r31, 0x00	; 0
 b88:	80 81       	ld	r24, Z
 b8a:	84 60       	ori	r24, 0x04	; 4
 b8c:	80 83       	st	Z, r24
 b8e:	08 95       	ret

00000b90 <main>:


int main(void) {
	
	// Disable global interrupts
	cli();
 b90:	f8 94       	cli
	UART_init(31);
 b92:	8f e1       	ldi	r24, 0x1F	; 31
 b94:	90 e0       	ldi	r25, 0x00	; 0
 b96:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <UART_init>
	
	register_init();
 b9a:	0e 94 96 05 	call	0xb2c	; 0xb2c <register_init>
	oled_init();
 b9e:	0e 94 06 04 	call	0x80c	; 0x80c <oled_init>
	ADC_init();
 ba2:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <ADC_init>
	//CAN_init();
	//ps2_init();
	//Enable global interrupts
	sei();
 ba6:	78 94       	sei
	printf("hei\n");
 ba8:	85 eb       	ldi	r24, 0xB5	; 181
 baa:	91 e0       	ldi	r25, 0x01	; 1
 bac:	0e 94 53 07 	call	0xea6	; 0xea6 <puts>
	/*IKKE FJÆRN*/
	menu_setup();
 bb0:	0e 94 60 03 	call	0x6c0	; 0x6c0 <menu_setup>
	read_highscore_list();
 bb4:	0e 94 65 02 	call	0x4ca	; 0x4ca <read_highscore_list>
	//ps2_exitconfig();
	
	
	
	while(1){
		printf("while\n");
 bb8:	89 eb       	ldi	r24, 0xB9	; 185
 bba:	91 e0       	ldi	r25, 0x01	; 1
 bbc:	0e 94 53 07 	call	0xea6	; 0xea6 <puts>
 bc0:	fb cf       	rjmp	.-10     	; 0xbb8 <main+0x28>

00000bc2 <malloc>:
 bc2:	cf 93       	push	r28
 bc4:	df 93       	push	r29
 bc6:	82 30       	cpi	r24, 0x02	; 2
 bc8:	91 05       	cpc	r25, r1
 bca:	10 f4       	brcc	.+4      	; 0xbd0 <malloc+0xe>
 bcc:	82 e0       	ldi	r24, 0x02	; 2
 bce:	90 e0       	ldi	r25, 0x00	; 0
 bd0:	e0 91 d3 01 	lds	r30, 0x01D3
 bd4:	f0 91 d4 01 	lds	r31, 0x01D4
 bd8:	20 e0       	ldi	r18, 0x00	; 0
 bda:	30 e0       	ldi	r19, 0x00	; 0
 bdc:	a0 e0       	ldi	r26, 0x00	; 0
 bde:	b0 e0       	ldi	r27, 0x00	; 0
 be0:	30 97       	sbiw	r30, 0x00	; 0
 be2:	39 f1       	breq	.+78     	; 0xc32 <malloc+0x70>
 be4:	40 81       	ld	r20, Z
 be6:	51 81       	ldd	r21, Z+1	; 0x01
 be8:	48 17       	cp	r20, r24
 bea:	59 07       	cpc	r21, r25
 bec:	b8 f0       	brcs	.+46     	; 0xc1c <malloc+0x5a>
 bee:	48 17       	cp	r20, r24
 bf0:	59 07       	cpc	r21, r25
 bf2:	71 f4       	brne	.+28     	; 0xc10 <malloc+0x4e>
 bf4:	82 81       	ldd	r24, Z+2	; 0x02
 bf6:	93 81       	ldd	r25, Z+3	; 0x03
 bf8:	10 97       	sbiw	r26, 0x00	; 0
 bfa:	29 f0       	breq	.+10     	; 0xc06 <malloc+0x44>
 bfc:	13 96       	adiw	r26, 0x03	; 3
 bfe:	9c 93       	st	X, r25
 c00:	8e 93       	st	-X, r24
 c02:	12 97       	sbiw	r26, 0x02	; 2
 c04:	2c c0       	rjmp	.+88     	; 0xc5e <malloc+0x9c>
 c06:	90 93 d4 01 	sts	0x01D4, r25
 c0a:	80 93 d3 01 	sts	0x01D3, r24
 c0e:	27 c0       	rjmp	.+78     	; 0xc5e <malloc+0x9c>
 c10:	21 15       	cp	r18, r1
 c12:	31 05       	cpc	r19, r1
 c14:	31 f0       	breq	.+12     	; 0xc22 <malloc+0x60>
 c16:	42 17       	cp	r20, r18
 c18:	53 07       	cpc	r21, r19
 c1a:	18 f0       	brcs	.+6      	; 0xc22 <malloc+0x60>
 c1c:	a9 01       	movw	r20, r18
 c1e:	db 01       	movw	r26, r22
 c20:	01 c0       	rjmp	.+2      	; 0xc24 <malloc+0x62>
 c22:	ef 01       	movw	r28, r30
 c24:	9a 01       	movw	r18, r20
 c26:	bd 01       	movw	r22, r26
 c28:	df 01       	movw	r26, r30
 c2a:	02 80       	ldd	r0, Z+2	; 0x02
 c2c:	f3 81       	ldd	r31, Z+3	; 0x03
 c2e:	e0 2d       	mov	r30, r0
 c30:	d7 cf       	rjmp	.-82     	; 0xbe0 <malloc+0x1e>
 c32:	21 15       	cp	r18, r1
 c34:	31 05       	cpc	r19, r1
 c36:	f9 f0       	breq	.+62     	; 0xc76 <malloc+0xb4>
 c38:	28 1b       	sub	r18, r24
 c3a:	39 0b       	sbc	r19, r25
 c3c:	24 30       	cpi	r18, 0x04	; 4
 c3e:	31 05       	cpc	r19, r1
 c40:	80 f4       	brcc	.+32     	; 0xc62 <malloc+0xa0>
 c42:	8a 81       	ldd	r24, Y+2	; 0x02
 c44:	9b 81       	ldd	r25, Y+3	; 0x03
 c46:	61 15       	cp	r22, r1
 c48:	71 05       	cpc	r23, r1
 c4a:	21 f0       	breq	.+8      	; 0xc54 <malloc+0x92>
 c4c:	fb 01       	movw	r30, r22
 c4e:	93 83       	std	Z+3, r25	; 0x03
 c50:	82 83       	std	Z+2, r24	; 0x02
 c52:	04 c0       	rjmp	.+8      	; 0xc5c <malloc+0x9a>
 c54:	90 93 d4 01 	sts	0x01D4, r25
 c58:	80 93 d3 01 	sts	0x01D3, r24
 c5c:	fe 01       	movw	r30, r28
 c5e:	32 96       	adiw	r30, 0x02	; 2
 c60:	44 c0       	rjmp	.+136    	; 0xcea <malloc+0x128>
 c62:	fe 01       	movw	r30, r28
 c64:	e2 0f       	add	r30, r18
 c66:	f3 1f       	adc	r31, r19
 c68:	81 93       	st	Z+, r24
 c6a:	91 93       	st	Z+, r25
 c6c:	22 50       	subi	r18, 0x02	; 2
 c6e:	31 09       	sbc	r19, r1
 c70:	39 83       	std	Y+1, r19	; 0x01
 c72:	28 83       	st	Y, r18
 c74:	3a c0       	rjmp	.+116    	; 0xcea <malloc+0x128>
 c76:	20 91 d1 01 	lds	r18, 0x01D1
 c7a:	30 91 d2 01 	lds	r19, 0x01D2
 c7e:	23 2b       	or	r18, r19
 c80:	41 f4       	brne	.+16     	; 0xc92 <malloc+0xd0>
 c82:	20 91 02 01 	lds	r18, 0x0102
 c86:	30 91 03 01 	lds	r19, 0x0103
 c8a:	30 93 d2 01 	sts	0x01D2, r19
 c8e:	20 93 d1 01 	sts	0x01D1, r18
 c92:	20 91 00 01 	lds	r18, 0x0100
 c96:	30 91 01 01 	lds	r19, 0x0101
 c9a:	21 15       	cp	r18, r1
 c9c:	31 05       	cpc	r19, r1
 c9e:	41 f4       	brne	.+16     	; 0xcb0 <malloc+0xee>
 ca0:	2d b7       	in	r18, 0x3d	; 61
 ca2:	3e b7       	in	r19, 0x3e	; 62
 ca4:	40 91 04 01 	lds	r20, 0x0104
 ca8:	50 91 05 01 	lds	r21, 0x0105
 cac:	24 1b       	sub	r18, r20
 cae:	35 0b       	sbc	r19, r21
 cb0:	e0 91 d1 01 	lds	r30, 0x01D1
 cb4:	f0 91 d2 01 	lds	r31, 0x01D2
 cb8:	e2 17       	cp	r30, r18
 cba:	f3 07       	cpc	r31, r19
 cbc:	a0 f4       	brcc	.+40     	; 0xce6 <malloc+0x124>
 cbe:	2e 1b       	sub	r18, r30
 cc0:	3f 0b       	sbc	r19, r31
 cc2:	28 17       	cp	r18, r24
 cc4:	39 07       	cpc	r19, r25
 cc6:	78 f0       	brcs	.+30     	; 0xce6 <malloc+0x124>
 cc8:	ac 01       	movw	r20, r24
 cca:	4e 5f       	subi	r20, 0xFE	; 254
 ccc:	5f 4f       	sbci	r21, 0xFF	; 255
 cce:	24 17       	cp	r18, r20
 cd0:	35 07       	cpc	r19, r21
 cd2:	48 f0       	brcs	.+18     	; 0xce6 <malloc+0x124>
 cd4:	4e 0f       	add	r20, r30
 cd6:	5f 1f       	adc	r21, r31
 cd8:	50 93 d2 01 	sts	0x01D2, r21
 cdc:	40 93 d1 01 	sts	0x01D1, r20
 ce0:	81 93       	st	Z+, r24
 ce2:	91 93       	st	Z+, r25
 ce4:	02 c0       	rjmp	.+4      	; 0xcea <malloc+0x128>
 ce6:	e0 e0       	ldi	r30, 0x00	; 0
 ce8:	f0 e0       	ldi	r31, 0x00	; 0
 cea:	cf 01       	movw	r24, r30
 cec:	df 91       	pop	r29
 cee:	cf 91       	pop	r28
 cf0:	08 95       	ret

00000cf2 <free>:
 cf2:	cf 93       	push	r28
 cf4:	df 93       	push	r29
 cf6:	00 97       	sbiw	r24, 0x00	; 0
 cf8:	09 f4       	brne	.+2      	; 0xcfc <free+0xa>
 cfa:	87 c0       	rjmp	.+270    	; 0xe0a <free+0x118>
 cfc:	fc 01       	movw	r30, r24
 cfe:	32 97       	sbiw	r30, 0x02	; 2
 d00:	13 82       	std	Z+3, r1	; 0x03
 d02:	12 82       	std	Z+2, r1	; 0x02
 d04:	c0 91 d3 01 	lds	r28, 0x01D3
 d08:	d0 91 d4 01 	lds	r29, 0x01D4
 d0c:	20 97       	sbiw	r28, 0x00	; 0
 d0e:	81 f4       	brne	.+32     	; 0xd30 <free+0x3e>
 d10:	20 81       	ld	r18, Z
 d12:	31 81       	ldd	r19, Z+1	; 0x01
 d14:	28 0f       	add	r18, r24
 d16:	39 1f       	adc	r19, r25
 d18:	80 91 d1 01 	lds	r24, 0x01D1
 d1c:	90 91 d2 01 	lds	r25, 0x01D2
 d20:	82 17       	cp	r24, r18
 d22:	93 07       	cpc	r25, r19
 d24:	79 f5       	brne	.+94     	; 0xd84 <free+0x92>
 d26:	f0 93 d2 01 	sts	0x01D2, r31
 d2a:	e0 93 d1 01 	sts	0x01D1, r30
 d2e:	6d c0       	rjmp	.+218    	; 0xe0a <free+0x118>
 d30:	de 01       	movw	r26, r28
 d32:	20 e0       	ldi	r18, 0x00	; 0
 d34:	30 e0       	ldi	r19, 0x00	; 0
 d36:	ae 17       	cp	r26, r30
 d38:	bf 07       	cpc	r27, r31
 d3a:	50 f4       	brcc	.+20     	; 0xd50 <free+0x5e>
 d3c:	12 96       	adiw	r26, 0x02	; 2
 d3e:	4d 91       	ld	r20, X+
 d40:	5c 91       	ld	r21, X
 d42:	13 97       	sbiw	r26, 0x03	; 3
 d44:	9d 01       	movw	r18, r26
 d46:	41 15       	cp	r20, r1
 d48:	51 05       	cpc	r21, r1
 d4a:	09 f1       	breq	.+66     	; 0xd8e <free+0x9c>
 d4c:	da 01       	movw	r26, r20
 d4e:	f3 cf       	rjmp	.-26     	; 0xd36 <free+0x44>
 d50:	b3 83       	std	Z+3, r27	; 0x03
 d52:	a2 83       	std	Z+2, r26	; 0x02
 d54:	40 81       	ld	r20, Z
 d56:	51 81       	ldd	r21, Z+1	; 0x01
 d58:	84 0f       	add	r24, r20
 d5a:	95 1f       	adc	r25, r21
 d5c:	8a 17       	cp	r24, r26
 d5e:	9b 07       	cpc	r25, r27
 d60:	71 f4       	brne	.+28     	; 0xd7e <free+0x8c>
 d62:	8d 91       	ld	r24, X+
 d64:	9c 91       	ld	r25, X
 d66:	11 97       	sbiw	r26, 0x01	; 1
 d68:	84 0f       	add	r24, r20
 d6a:	95 1f       	adc	r25, r21
 d6c:	02 96       	adiw	r24, 0x02	; 2
 d6e:	91 83       	std	Z+1, r25	; 0x01
 d70:	80 83       	st	Z, r24
 d72:	12 96       	adiw	r26, 0x02	; 2
 d74:	8d 91       	ld	r24, X+
 d76:	9c 91       	ld	r25, X
 d78:	13 97       	sbiw	r26, 0x03	; 3
 d7a:	93 83       	std	Z+3, r25	; 0x03
 d7c:	82 83       	std	Z+2, r24	; 0x02
 d7e:	21 15       	cp	r18, r1
 d80:	31 05       	cpc	r19, r1
 d82:	29 f4       	brne	.+10     	; 0xd8e <free+0x9c>
 d84:	f0 93 d4 01 	sts	0x01D4, r31
 d88:	e0 93 d3 01 	sts	0x01D3, r30
 d8c:	3e c0       	rjmp	.+124    	; 0xe0a <free+0x118>
 d8e:	d9 01       	movw	r26, r18
 d90:	13 96       	adiw	r26, 0x03	; 3
 d92:	fc 93       	st	X, r31
 d94:	ee 93       	st	-X, r30
 d96:	12 97       	sbiw	r26, 0x02	; 2
 d98:	4d 91       	ld	r20, X+
 d9a:	5d 91       	ld	r21, X+
 d9c:	a4 0f       	add	r26, r20
 d9e:	b5 1f       	adc	r27, r21
 da0:	ea 17       	cp	r30, r26
 da2:	fb 07       	cpc	r31, r27
 da4:	79 f4       	brne	.+30     	; 0xdc4 <free+0xd2>
 da6:	80 81       	ld	r24, Z
 da8:	91 81       	ldd	r25, Z+1	; 0x01
 daa:	84 0f       	add	r24, r20
 dac:	95 1f       	adc	r25, r21
 dae:	02 96       	adiw	r24, 0x02	; 2
 db0:	d9 01       	movw	r26, r18
 db2:	11 96       	adiw	r26, 0x01	; 1
 db4:	9c 93       	st	X, r25
 db6:	8e 93       	st	-X, r24
 db8:	82 81       	ldd	r24, Z+2	; 0x02
 dba:	93 81       	ldd	r25, Z+3	; 0x03
 dbc:	13 96       	adiw	r26, 0x03	; 3
 dbe:	9c 93       	st	X, r25
 dc0:	8e 93       	st	-X, r24
 dc2:	12 97       	sbiw	r26, 0x02	; 2
 dc4:	e0 e0       	ldi	r30, 0x00	; 0
 dc6:	f0 e0       	ldi	r31, 0x00	; 0
 dc8:	8a 81       	ldd	r24, Y+2	; 0x02
 dca:	9b 81       	ldd	r25, Y+3	; 0x03
 dcc:	00 97       	sbiw	r24, 0x00	; 0
 dce:	19 f0       	breq	.+6      	; 0xdd6 <free+0xe4>
 dd0:	fe 01       	movw	r30, r28
 dd2:	ec 01       	movw	r28, r24
 dd4:	f9 cf       	rjmp	.-14     	; 0xdc8 <free+0xd6>
 dd6:	ce 01       	movw	r24, r28
 dd8:	02 96       	adiw	r24, 0x02	; 2
 dda:	28 81       	ld	r18, Y
 ddc:	39 81       	ldd	r19, Y+1	; 0x01
 dde:	82 0f       	add	r24, r18
 de0:	93 1f       	adc	r25, r19
 de2:	20 91 d1 01 	lds	r18, 0x01D1
 de6:	30 91 d2 01 	lds	r19, 0x01D2
 dea:	28 17       	cp	r18, r24
 dec:	39 07       	cpc	r19, r25
 dee:	69 f4       	brne	.+26     	; 0xe0a <free+0x118>
 df0:	30 97       	sbiw	r30, 0x00	; 0
 df2:	29 f4       	brne	.+10     	; 0xdfe <free+0x10c>
 df4:	10 92 d4 01 	sts	0x01D4, r1
 df8:	10 92 d3 01 	sts	0x01D3, r1
 dfc:	02 c0       	rjmp	.+4      	; 0xe02 <free+0x110>
 dfe:	13 82       	std	Z+3, r1	; 0x03
 e00:	12 82       	std	Z+2, r1	; 0x02
 e02:	d0 93 d2 01 	sts	0x01D2, r29
 e06:	c0 93 d1 01 	sts	0x01D1, r28
 e0a:	df 91       	pop	r29
 e0c:	cf 91       	pop	r28
 e0e:	08 95       	ret

00000e10 <fdevopen>:
 e10:	0f 93       	push	r16
 e12:	1f 93       	push	r17
 e14:	cf 93       	push	r28
 e16:	df 93       	push	r29
 e18:	ec 01       	movw	r28, r24
 e1a:	8b 01       	movw	r16, r22
 e1c:	00 97       	sbiw	r24, 0x00	; 0
 e1e:	31 f4       	brne	.+12     	; 0xe2c <fdevopen+0x1c>
 e20:	61 15       	cp	r22, r1
 e22:	71 05       	cpc	r23, r1
 e24:	19 f4       	brne	.+6      	; 0xe2c <fdevopen+0x1c>
 e26:	80 e0       	ldi	r24, 0x00	; 0
 e28:	90 e0       	ldi	r25, 0x00	; 0
 e2a:	38 c0       	rjmp	.+112    	; 0xe9c <fdevopen+0x8c>
 e2c:	6e e0       	ldi	r22, 0x0E	; 14
 e2e:	70 e0       	ldi	r23, 0x00	; 0
 e30:	81 e0       	ldi	r24, 0x01	; 1
 e32:	90 e0       	ldi	r25, 0x00	; 0
 e34:	0e 94 80 07 	call	0xf00	; 0xf00 <calloc>
 e38:	fc 01       	movw	r30, r24
 e3a:	00 97       	sbiw	r24, 0x00	; 0
 e3c:	a1 f3       	breq	.-24     	; 0xe26 <fdevopen+0x16>
 e3e:	80 e8       	ldi	r24, 0x80	; 128
 e40:	83 83       	std	Z+3, r24	; 0x03
 e42:	01 15       	cp	r16, r1
 e44:	11 05       	cpc	r17, r1
 e46:	71 f0       	breq	.+28     	; 0xe64 <fdevopen+0x54>
 e48:	13 87       	std	Z+11, r17	; 0x0b
 e4a:	02 87       	std	Z+10, r16	; 0x0a
 e4c:	81 e8       	ldi	r24, 0x81	; 129
 e4e:	83 83       	std	Z+3, r24	; 0x03
 e50:	80 91 d5 01 	lds	r24, 0x01D5
 e54:	90 91 d6 01 	lds	r25, 0x01D6
 e58:	89 2b       	or	r24, r25
 e5a:	21 f4       	brne	.+8      	; 0xe64 <fdevopen+0x54>
 e5c:	f0 93 d6 01 	sts	0x01D6, r31
 e60:	e0 93 d5 01 	sts	0x01D5, r30
 e64:	20 97       	sbiw	r28, 0x00	; 0
 e66:	c9 f0       	breq	.+50     	; 0xe9a <fdevopen+0x8a>
 e68:	d1 87       	std	Z+9, r29	; 0x09
 e6a:	c0 87       	std	Z+8, r28	; 0x08
 e6c:	83 81       	ldd	r24, Z+3	; 0x03
 e6e:	82 60       	ori	r24, 0x02	; 2
 e70:	83 83       	std	Z+3, r24	; 0x03
 e72:	80 91 d7 01 	lds	r24, 0x01D7
 e76:	90 91 d8 01 	lds	r25, 0x01D8
 e7a:	89 2b       	or	r24, r25
 e7c:	71 f4       	brne	.+28     	; 0xe9a <fdevopen+0x8a>
 e7e:	f0 93 d8 01 	sts	0x01D8, r31
 e82:	e0 93 d7 01 	sts	0x01D7, r30
 e86:	80 91 d9 01 	lds	r24, 0x01D9
 e8a:	90 91 da 01 	lds	r25, 0x01DA
 e8e:	89 2b       	or	r24, r25
 e90:	21 f4       	brne	.+8      	; 0xe9a <fdevopen+0x8a>
 e92:	f0 93 da 01 	sts	0x01DA, r31
 e96:	e0 93 d9 01 	sts	0x01D9, r30
 e9a:	cf 01       	movw	r24, r30
 e9c:	df 91       	pop	r29
 e9e:	cf 91       	pop	r28
 ea0:	1f 91       	pop	r17
 ea2:	0f 91       	pop	r16
 ea4:	08 95       	ret

00000ea6 <puts>:
 ea6:	0f 93       	push	r16
 ea8:	1f 93       	push	r17
 eaa:	cf 93       	push	r28
 eac:	df 93       	push	r29
 eae:	e0 91 d7 01 	lds	r30, 0x01D7
 eb2:	f0 91 d8 01 	lds	r31, 0x01D8
 eb6:	23 81       	ldd	r18, Z+3	; 0x03
 eb8:	21 ff       	sbrs	r18, 1
 eba:	1b c0       	rjmp	.+54     	; 0xef2 <puts+0x4c>
 ebc:	ec 01       	movw	r28, r24
 ebe:	00 e0       	ldi	r16, 0x00	; 0
 ec0:	10 e0       	ldi	r17, 0x00	; 0
 ec2:	89 91       	ld	r24, Y+
 ec4:	60 91 d7 01 	lds	r22, 0x01D7
 ec8:	70 91 d8 01 	lds	r23, 0x01D8
 ecc:	db 01       	movw	r26, r22
 ece:	18 96       	adiw	r26, 0x08	; 8
 ed0:	ed 91       	ld	r30, X+
 ed2:	fc 91       	ld	r31, X
 ed4:	19 97       	sbiw	r26, 0x09	; 9
 ed6:	88 23       	and	r24, r24
 ed8:	31 f0       	breq	.+12     	; 0xee6 <puts+0x40>
 eda:	09 95       	icall
 edc:	89 2b       	or	r24, r25
 ede:	89 f3       	breq	.-30     	; 0xec2 <puts+0x1c>
 ee0:	0f ef       	ldi	r16, 0xFF	; 255
 ee2:	1f ef       	ldi	r17, 0xFF	; 255
 ee4:	ee cf       	rjmp	.-36     	; 0xec2 <puts+0x1c>
 ee6:	8a e0       	ldi	r24, 0x0A	; 10
 ee8:	09 95       	icall
 eea:	89 2b       	or	r24, r25
 eec:	11 f4       	brne	.+4      	; 0xef2 <puts+0x4c>
 eee:	c8 01       	movw	r24, r16
 ef0:	02 c0       	rjmp	.+4      	; 0xef6 <puts+0x50>
 ef2:	8f ef       	ldi	r24, 0xFF	; 255
 ef4:	9f ef       	ldi	r25, 0xFF	; 255
 ef6:	df 91       	pop	r29
 ef8:	cf 91       	pop	r28
 efa:	1f 91       	pop	r17
 efc:	0f 91       	pop	r16
 efe:	08 95       	ret

00000f00 <calloc>:
 f00:	0f 93       	push	r16
 f02:	1f 93       	push	r17
 f04:	cf 93       	push	r28
 f06:	df 93       	push	r29
 f08:	86 9f       	mul	r24, r22
 f0a:	80 01       	movw	r16, r0
 f0c:	87 9f       	mul	r24, r23
 f0e:	10 0d       	add	r17, r0
 f10:	96 9f       	mul	r25, r22
 f12:	10 0d       	add	r17, r0
 f14:	11 24       	eor	r1, r1
 f16:	c8 01       	movw	r24, r16
 f18:	0e 94 e1 05 	call	0xbc2	; 0xbc2 <malloc>
 f1c:	ec 01       	movw	r28, r24
 f1e:	00 97       	sbiw	r24, 0x00	; 0
 f20:	29 f0       	breq	.+10     	; 0xf2c <calloc+0x2c>
 f22:	a8 01       	movw	r20, r16
 f24:	60 e0       	ldi	r22, 0x00	; 0
 f26:	70 e0       	ldi	r23, 0x00	; 0
 f28:	0e 94 9c 07 	call	0xf38	; 0xf38 <memset>
 f2c:	ce 01       	movw	r24, r28
 f2e:	df 91       	pop	r29
 f30:	cf 91       	pop	r28
 f32:	1f 91       	pop	r17
 f34:	0f 91       	pop	r16
 f36:	08 95       	ret

00000f38 <memset>:
 f38:	dc 01       	movw	r26, r24
 f3a:	01 c0       	rjmp	.+2      	; 0xf3e <memset+0x6>
 f3c:	6d 93       	st	X+, r22
 f3e:	41 50       	subi	r20, 0x01	; 1
 f40:	50 40       	sbci	r21, 0x00	; 0
 f42:	e0 f7       	brcc	.-8      	; 0xf3c <memset+0x4>
 f44:	08 95       	ret

00000f46 <_exit>:
 f46:	f8 94       	cli

00000f48 <__stop_program>:
 f48:	ff cf       	rjmp	.-2      	; 0xf48 <__stop_program>
