{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 21:21:42 2009 " "Info: Processing started: Mon Aug 31 21:21:42 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Ozy11 -c Ozy11 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Ozy11 -c Ozy11" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ozy11 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"Ozy11\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a8 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a9 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a10 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a11 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a12 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a13 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a14 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a15 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a0 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a1 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a2 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a3 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a4 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a5 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a6 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a7 " "Info: Atom \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a8 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a8\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 214 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a9 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a9\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 214 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a10 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a10\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 214 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a11 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a11\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 214 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a12 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a12\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 214 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a13 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a13\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 214 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a14 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a14\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 214 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a15 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a15\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 214 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a0 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a0\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 214 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a1 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a1\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 214 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a2 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a2\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 214 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a3 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a3\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 214 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a4 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a4\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 214 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a5 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a5\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 214 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a6 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a6\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 214 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a7 clk1 VCC " "Warning (15400): WYSIWYG primitive \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a7\" has a port clk1 that is stuck at VCC" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } } { "db/altsyncram_rr61.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 214 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "Warning: No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[0\] " "Info: Pin FX2_FD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[0] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[1\] " "Info: Pin FX2_FD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[1] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[2\] " "Info: Pin FX2_FD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[2] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[3\] " "Info: Pin FX2_FD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[3] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[4\] " "Info: Pin FX2_FD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[4] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[5\] " "Info: Pin FX2_FD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[5] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[6\] " "Info: Pin FX2_FD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[6] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[7\] " "Info: Pin FX2_FD\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[7] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[8\] " "Info: Pin FX2_FD\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[8] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[9\] " "Info: Pin FX2_FD\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[9] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[10\] " "Info: Pin FX2_FD\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[10] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[11\] " "Info: Pin FX2_FD\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[11] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[12\] " "Info: Pin FX2_FD\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[12] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[13\] " "Info: Pin FX2_FD\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[13] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[14\] " "Info: Pin FX2_FD\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[14] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_FD\[15\] " "Info: Pin FX2_FD\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[15] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLAGB " "Info: Pin FLAGB not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FLAGB } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 132 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLWR " "Info: Pin SLWR not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SLWR } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 134 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLWR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLRD " "Info: Pin SLRD not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SLRD } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 135 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLRD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLOE " "Info: Pin SLOE not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SLOE } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 136 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLOE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PKEND " "Info: Pin PKEND not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PKEND } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 137 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PKEND } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_ADR\[0\] " "Info: Pin FIFO_ADR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FIFO_ADR[0] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 249 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO_ADR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_ADR\[1\] " "Info: Pin FIFO_ADR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FIFO_ADR[1] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 249 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO_ADR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_LED0 " "Info: Pin DEBUG_LED0 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DEBUG_LED0 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG_LED0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_LED1 " "Info: Pin DEBUG_LED1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DEBUG_LED1 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 140 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG_LED1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_LED2 " "Info: Pin DEBUG_LED2 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DEBUG_LED2 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 141 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG_LED2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_LED3 " "Info: Pin DEBUG_LED3 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DEBUG_LED3 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 142 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG_LED3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_PE1 " "Info: Pin FX2_PE1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_PE1 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 146 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_PE1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TDO " "Info: Pin TDO not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { TDO } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TCK " "Info: Pin TCK not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { TCK } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 151 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TMS " "Info: Pin TMS not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { TMS } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 152 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TMS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDOBACK " "Info: Pin SDOBACK not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SDOBACK } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDOBACK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_PE0 " "Info: Pin FX2_PE0 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_PE0 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 145 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_PE0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_PE2 " "Info: Pin FX2_PE2 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_PE2 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_PE2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FX2_PE3 " "Info: Pin FX2_PE3 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_PE3 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 148 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_PE3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IFCLK " "Info: Pin IFCLK not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IFCLK } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLAGA " "Info: Pin FLAGA not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FLAGA } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 131 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGA } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLAGC " "Info: Pin FLAGC not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FLAGC } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 133 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IFCLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node IFCLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLRD~reg0 " "Info: Destination node SLRD~reg0" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 249 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLRD~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IFCLK } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SLRD~reg0  " "Info: Automatically promoted node SLRD~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLRD~2 " "Info: Destination node SLRD~2" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 135 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLRD~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLRD " "Info: Destination node SLRD" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SLRD } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 135 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 249 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLRD~reg0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|dffpipe_ahe:rdaclr\|dffe8a\[0\]  " "Info: Automatically promoted node Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|dffpipe_ahe:rdaclr\|dffe8a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ahe.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_ahe.tdf" 33 8 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|dffpipe_ahe:rdaclr|dffe8a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 3.3V 7 14 16 " "Info: Number of I/O pins in group: 37 (unused VREF, 3.3V VCCIO, 7 input, 14 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 29 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\] register SLOE~reg0 -8.673 ns " "Info: Slack time is -8.673 ns between source register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\]\" and destination register \"SLOE~reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-3.826 ns + Largest register register " "Info: + Largest register to register requirement is -3.826 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.545 ns   Shortest register " "Info:   Shortest clock path from clock \"IFCLK\" to destination register is 2.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns IFCLK 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.000 ns) 0.992 ns IFCLK~clkctrl 2 COMB Unassigned 230 " "Info: 2: + IC(0.138 ns) + CELL(0.000 ns) = 0.992 ns; Loc. = Unassigned; Fanout = 230; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.138 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.545 ns SLOE~reg0 3 REG Unassigned 2 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.545 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'SLOE~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { IFCLK~clkctrl SLOE~reg0 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 249 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 59.72 % ) " "Info: Total cell delay = 1.520 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 40.28 % ) " "Info: Total interconnect delay = 1.025 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.545 ns   Longest register " "Info:   Longest clock path from clock \"IFCLK\" to destination register is 2.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns IFCLK 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.000 ns) 0.992 ns IFCLK~clkctrl 2 COMB Unassigned 230 " "Info: 2: + IC(0.138 ns) + CELL(0.000 ns) = 0.992 ns; Loc. = Unassigned; Fanout = 230; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.138 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.545 ns SLOE~reg0 3 REG Unassigned 2 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.545 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'SLOE~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { IFCLK~clkctrl SLOE~reg0 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 249 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 59.72 % ) " "Info: Total cell delay = 1.520 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 40.28 % ) " "Info: Total interconnect delay = 1.025 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 7.107 ns   Shortest register " "Info:   Shortest clock path from clock \"IFCLK\" to source register is 7.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns IFCLK 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.970 ns) 3.429 ns SLRD~reg0 2 REG Unassigned 3 " "Info: 2: + IC(1.605 ns) + CELL(0.970 ns) = 3.429 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { IFCLK SLRD~reg0 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 249 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.125 ns) + CELL(0.000 ns) 5.554 ns SLRD~reg0clkctrl 3 COMB Unassigned 13 " "Info: 3: + IC(2.125 ns) + CELL(0.000 ns) = 5.554 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 7.107 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\] 4 REG Unassigned 2 " "Info: 4: + IC(0.887 ns) + CELL(0.666 ns) = 7.107 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] } "NODE_NAME" } } { "db/a_graycounter_f2c.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 104 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 35.04 % ) " "Info: Total cell delay = 2.490 ns ( 35.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.617 ns ( 64.96 % ) " "Info: Total interconnect delay = 4.617 ns ( 64.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 7.107 ns   Longest register " "Info:   Longest clock path from clock \"IFCLK\" to source register is 7.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns IFCLK 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.970 ns) 3.429 ns SLRD~reg0 2 REG Unassigned 3 " "Info: 2: + IC(1.605 ns) + CELL(0.970 ns) = 3.429 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { IFCLK SLRD~reg0 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 249 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.125 ns) + CELL(0.000 ns) 5.554 ns SLRD~reg0clkctrl 3 COMB Unassigned 13 " "Info: 3: + IC(2.125 ns) + CELL(0.000 ns) = 5.554 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 7.107 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\] 4 REG Unassigned 2 " "Info: 4: + IC(0.887 ns) + CELL(0.666 ns) = 7.107 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] } "NODE_NAME" } } { "db/a_graycounter_f2c.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 104 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 35.04 % ) " "Info: Total cell delay = 2.490 ns ( 35.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.617 ns ( 64.96 % ) " "Info: Total interconnect delay = 4.617 ns ( 64.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_f2c.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 104 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 249 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.847 ns - Longest register register " "Info: - Longest register to register delay is 4.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\] 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] } "NODE_NAME" } } { "db/a_graycounter_f2c.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 104 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 0.881 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:wrfull_eq_comp\|result_wire\[0\]~2 2 COMB Unassigned 1 " "Info: 2: + IC(0.675 ns) + CELL(0.206 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:wrfull_eq_comp\|result_wire\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 1.692 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:wrfull_eq_comp\|result_wire\[0\]~3 3 COMB Unassigned 1 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 1.692 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:wrfull_eq_comp\|result_wire\[0\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.503 ns always0~0 4 COMB Unassigned 4 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 2.503 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'always0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~3 always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 3.621 ns SLOE~1 5 COMB Unassigned 1 " "Info: 5: + IC(0.912 ns) + CELL(0.206 ns) = 3.621 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SLOE~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { always0~0 SLOE~1 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 4.739 ns SLOE~2 6 COMB Unassigned 1 " "Info: 6: + IC(0.494 ns) + CELL(0.624 ns) = 4.739 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SLOE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { SLOE~1 SLOE~2 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.847 ns SLOE~reg0 7 REG Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.847 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'SLOE~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SLOE~2 SLOE~reg0 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 249 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.974 ns ( 40.73 % ) " "Info: Total cell delay = 1.974 ns ( 40.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.873 ns ( 59.27 % ) " "Info: Total interconnect delay = 2.873 ns ( 59.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.847 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~3 always0~0 SLOE~1 SLOE~2 SLOE~reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.847 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~3 always0~0 SLOE~1 SLOE~2 SLOE~reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.847 ns register register " "Info: Estimated most critical path is register to register delay of 4.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\] 1 REG LAB_X8_Y9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X8_Y9; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\|counter_ffa\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] } "NODE_NAME" } } { "db/a_graycounter_f2c.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 104 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 0.881 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:wrfull_eq_comp\|result_wire\[0\]~2 2 COMB LAB_X8_Y9 1 " "Info: 2: + IC(0.675 ns) + CELL(0.206 ns) = 0.881 ns; Loc. = LAB_X8_Y9; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:wrfull_eq_comp\|result_wire\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 1.692 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:wrfull_eq_comp\|result_wire\[0\]~3 3 COMB LAB_X8_Y9 1 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 1.692 ns; Loc. = LAB_X8_Y9; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_mgk1:auto_generated\|cmpr_836:wrfull_eq_comp\|result_wire\[0\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.503 ns always0~0 4 COMB LAB_X8_Y9 4 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 2.503 ns; Loc. = LAB_X8_Y9; Fanout = 4; COMB Node = 'always0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~3 always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 3.621 ns SLOE~1 5 COMB LAB_X9_Y9 1 " "Info: 5: + IC(0.912 ns) + CELL(0.206 ns) = 3.621 ns; Loc. = LAB_X9_Y9; Fanout = 1; COMB Node = 'SLOE~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { always0~0 SLOE~1 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 4.739 ns SLOE~2 6 COMB LAB_X10_Y9 1 " "Info: 6: + IC(0.494 ns) + CELL(0.624 ns) = 4.739 ns; Loc. = LAB_X10_Y9; Fanout = 1; COMB Node = 'SLOE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { SLOE~1 SLOE~2 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.847 ns SLOE~reg0 7 REG LAB_X10_Y9 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.847 ns; Loc. = LAB_X10_Y9; Fanout = 2; REG Node = 'SLOE~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SLOE~2 SLOE~reg0 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 249 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.974 ns ( 40.73 % ) " "Info: Total cell delay = 1.974 ns ( 40.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.873 ns ( 59.27 % ) " "Info: Total interconnect delay = 2.873 ns ( 59.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.847 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~3 always0~0 SLOE~1 SLOE~2 SLOE~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "30 " "Warning: Found 30 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[0\] 0 " "Info: Pin \"FX2_FD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[1\] 0 " "Info: Pin \"FX2_FD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[2\] 0 " "Info: Pin \"FX2_FD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[3\] 0 " "Info: Pin \"FX2_FD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[4\] 0 " "Info: Pin \"FX2_FD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[5\] 0 " "Info: Pin \"FX2_FD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[6\] 0 " "Info: Pin \"FX2_FD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[7\] 0 " "Info: Pin \"FX2_FD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[8\] 0 " "Info: Pin \"FX2_FD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[9\] 0 " "Info: Pin \"FX2_FD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[10\] 0 " "Info: Pin \"FX2_FD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[11\] 0 " "Info: Pin \"FX2_FD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[12\] 0 " "Info: Pin \"FX2_FD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[13\] 0 " "Info: Pin \"FX2_FD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[14\] 0 " "Info: Pin \"FX2_FD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[15\] 0 " "Info: Pin \"FX2_FD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLWR 0 " "Info: Pin \"SLWR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLRD 0 " "Info: Pin \"SLRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLOE 0 " "Info: Pin \"SLOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PKEND 0 " "Info: Pin \"PKEND\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFO_ADR\[0\] 0 " "Info: Pin \"FIFO_ADR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFO_ADR\[1\] 0 " "Info: Pin \"FIFO_ADR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG_LED0 0 " "Info: Pin \"DEBUG_LED0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG_LED1 0 " "Info: Pin \"DEBUG_LED1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG_LED2 0 " "Info: Pin \"DEBUG_LED2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG_LED3 0 " "Info: Pin \"DEBUG_LED3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_PE1 0 " "Info: Pin \"FX2_PE1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Info: Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TCK 0 " "Info: Pin \"TCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TMS 0 " "Info: Pin \"TMS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "6 " "Warning: Following 6 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PKEND VCC " "Info: Pin PKEND has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PKEND } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 137 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PKEND } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FIFO_ADR\[0\] GND " "Info: Pin FIFO_ADR\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FIFO_ADR[0] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 249 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO_ADR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DEBUG_LED0 GND " "Info: Pin DEBUG_LED0 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DEBUG_LED0 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG_LED0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DEBUG_LED1 GND " "Info: Pin DEBUG_LED1 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DEBUG_LED1 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 140 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG_LED1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DEBUG_LED2 GND " "Info: Pin DEBUG_LED2 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DEBUG_LED2 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 141 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG_LED2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DEBUG_LED3 GND " "Info: Pin DEBUG_LED3 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DEBUG_LED3 } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 142 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG_LED3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "SLEN " "Info: Following pins have the same output enable: SLEN" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[1] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[3] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[5] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[7] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[9] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[11] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[13] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[15] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[0] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[2] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[4] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[6] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[8] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[10] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[12] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[14] } } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 21:21:46 2009 " "Info: Processing ended: Mon Aug 31 21:21:46 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
