<profile>

<section name = "Vitis HLS Report for 'process_udp_512_s'" level="0">
<item name = "Date">Tue Jul 19 06:17:18 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">udp_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu3p-ffvc1517-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20 ns, 1.844 ns, 0.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 3, 9.600 ns, 9.600 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 668, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 150, -</column>
<column name="Register">-, -, 1389, 64, -</column>
<specialColumn name="Available">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln67_fu_357_p2">+, 0, 0, 23, 16, 1</column>
<column name="and_ln414_1_fu_333_p2">and, 0, 0, 64, 64, 64</column>
<column name="and_ln414_2_fu_339_p2">and, 0, 0, 64, 64, 64</column>
<column name="and_ln414_fu_321_p2">and, 0, 0, 64, 64, 64</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_102">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_173">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op88_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op89_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_i_nbreadreq_fu_108_p3">and, 0, 0, 64, 1, 0</column>
<column name="icmp_ln414_fu_262_p2">icmp, 0, 0, 17, 26, 1</column>
<column name="icmp_ln870_fu_440_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="or_ln73_1_fu_388_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln73_fu_368_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_Result_s_fu_345_p2">or, 0, 0, 64, 64, 64</column>
<column name="select_ln414_1_fu_297_p3">select, 0, 0, 63, 1, 64</column>
<column name="select_ln414_2_fu_305_p3">select, 0, 0, 63, 1, 65</column>
<column name="select_ln414_3_fu_313_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln414_fu_279_p3">select, 0, 0, 63, 1, 64</column>
<column name="select_ln73_fu_380_p3">select, 0, 0, 16, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln414_fu_327_p2">xor, 0, 0, 64, 2, 64</column>
<column name="xor_ln73_fu_374_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_metaWritten_flag_0_i_i_phi_fu_166_p4">14, 3, 1, 3</column>
<column name="ap_phi_mux_metaWritten_flag_1_i_i_phi_fu_211_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_pu_header_idx_new_0_i_i_phi_fu_156_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_pu_header_idx_new_1_i_i_phi_fu_200_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_pu_header_ready_flag_0_i_i_phi_fu_145_p4">14, 3, 1, 3</column>
<column name="ap_phi_mux_pu_header_ready_flag_1_i_i_phi_fu_178_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_pu_header_ready_new_1_i_i_phi_fu_189_p4">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_i_reg_207">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_pu_header_ready_flag_1_i_i_reg_174">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter2_p_Val2_7_in_i_i_in_in_reg_218">14, 3, 64, 192</column>
<column name="regListenPort_blk_n">9, 2, 1, 2</column>
<column name="rx_udp2shiftFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_udpMetaFifo_blk_n">9, 2, 1, 2</column>
<column name="s_axis_rx_data_internal_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_i_reg_207">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_Val2_7_in_i_i_in_in_reg_218">64, 0, 64, 0</column>
<column name="ap_phi_reg_pp0_iter1_pu_header_ready_flag_1_i_i_reg_174">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter2_p_Val2_7_in_i_i_in_in_reg_218">64, 0, 64, 0</column>
<column name="currWord_last_V_reg_513">1, 0, 1, 0</column>
<column name="icmp_ln870_reg_543">1, 0, 1, 0</column>
<column name="metaWritten">1, 0, 1, 0</column>
<column name="metaWritten_load_reg_539">1, 0, 1, 0</column>
<column name="pu_header_header_V">64, 0, 64, 0</column>
<column name="pu_header_idx">16, 0, 16, 0</column>
<column name="pu_header_ready">1, 0, 1, 0</column>
<column name="regListenPort_read_reg_521">16, 0, 16, 0</column>
<column name="s_axis_rx_data_internal_read_reg_506">1024, 0, 1024, 0</column>
<column name="tmp_i_i_reg_502">1, 0, 1, 0</column>
<column name="s_axis_rx_data_internal_read_reg_506">64, 32, 1024, 0</column>
<column name="tmp_i_i_reg_502">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, process_udp&lt;512&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, process_udp&lt;512&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, process_udp&lt;512&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, process_udp&lt;512&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, process_udp&lt;512&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, process_udp&lt;512&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, process_udp&lt;512&gt;, return value</column>
<column name="s_axis_rx_data_internal_dout">in, 1024, ap_fifo, s_axis_rx_data_internal, pointer</column>
<column name="s_axis_rx_data_internal_empty_n">in, 1, ap_fifo, s_axis_rx_data_internal, pointer</column>
<column name="s_axis_rx_data_internal_read">out, 1, ap_fifo, s_axis_rx_data_internal, pointer</column>
<column name="regListenPort_dout">in, 16, ap_fifo, regListenPort, pointer</column>
<column name="regListenPort_empty_n">in, 1, ap_fifo, regListenPort, pointer</column>
<column name="regListenPort_read">out, 1, ap_fifo, regListenPort, pointer</column>
<column name="rx_udpMetaFifo_din">out, 64, ap_fifo, rx_udpMetaFifo, pointer</column>
<column name="rx_udpMetaFifo_full_n">in, 1, ap_fifo, rx_udpMetaFifo, pointer</column>
<column name="rx_udpMetaFifo_write">out, 1, ap_fifo, rx_udpMetaFifo, pointer</column>
<column name="rx_udp2shiftFifo_din">out, 1024, ap_fifo, rx_udp2shiftFifo, pointer</column>
<column name="rx_udp2shiftFifo_full_n">in, 1, ap_fifo, rx_udp2shiftFifo, pointer</column>
<column name="rx_udp2shiftFifo_write">out, 1, ap_fifo, rx_udp2shiftFifo, pointer</column>
</table>
</item>
</section>
</profile>
