# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/pippopakage.vhd" \
"../../../../MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/CLK_SAFE.vhd" \
"../../../../MAIN_ACQ.srcs/sim_1/new/TB_ClockSafe.vhd" \

# Do not sort compile order
nosort
