TimeQuest Timing Analyzer report for audio_synth_top
Fri Apr 06 10:35:50 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_div:clk_div_1|count[1]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'clock_div:clk_div_1|count[1]'
 15. Slow Model Recovery: 'clock_div:clk_div_1|count[1]'
 16. Slow Model Removal: 'clock_div:clk_div_1|count[1]'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow Model Minimum Pulse Width: 'clock_div:clk_div_1|count[1]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clock_div:clk_div_1|count[1]'
 29. Fast Model Setup: 'CLOCK_50'
 30. Fast Model Hold: 'CLOCK_50'
 31. Fast Model Hold: 'clock_div:clk_div_1|count[1]'
 32. Fast Model Recovery: 'clock_div:clk_div_1|count[1]'
 33. Fast Model Removal: 'clock_div:clk_div_1|count[1]'
 34. Fast Model Minimum Pulse Width: 'CLOCK_50'
 35. Fast Model Minimum Pulse Width: 'clock_div:clk_div_1|count[1]'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; audio_synth_top                                                   ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                     ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; Clock Name                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                          ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; CLOCK_50                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                     ;
; clock_div:clk_div_1|count[1] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_div:clk_div_1|count[1] } ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                      ;
+-------------+-----------------+------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                   ; Note                                                          ;
+-------------+-----------------+------------------------------+---------------------------------------------------------------+
; 224.22 MHz  ; 224.22 MHz      ; clock_div:clk_div_1|count[1] ;                                                               ;
; 1157.41 MHz ; 380.08 MHz      ; CLOCK_50                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------+
; Slow Model Setup Summary                              ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_div:clk_div_1|count[1] ; -3.460 ; -142.217      ;
; CLOCK_50                     ; 0.136  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Hold Summary                               ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -2.690 ; -2.690        ;
; clock_div:clk_div_1|count[1] ; 0.445  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Recovery Summary                           ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_div:clk_div_1|count[1] ; -1.259 ; -48.007       ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow Model Removal Summary                           ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; clock_div:clk_div_1|count[1] ; 1.189 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -1.631 ; -4.075        ;
; clock_div:clk_div_1|count[1] ; -0.611 ; -76.986       ;
+------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                ;
+--------+----------------------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -3.460 ; i2c_master:master|bit_count[0]               ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 4.497      ;
; -3.290 ; i2c_master:master|bit_count[1]               ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 4.327      ;
; -3.282 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.318      ;
; -3.207 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 4.251      ;
; -3.207 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 4.251      ;
; -3.207 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 4.251      ;
; -3.207 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 4.251      ;
; -3.207 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 4.251      ;
; -3.207 ; codec_ctrl:codec|regcount[1]                 ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 4.247      ;
; -3.197 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 4.243      ;
; -3.191 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[4]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 4.235      ;
; -3.170 ; codec_ctrl:codec|regcount[1]                 ; i2c_master:master|data[4]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 4.209      ;
; -3.145 ; codec_ctrl:codec|regcount[3]                 ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 4.185      ;
; -3.135 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.007      ; 4.180      ;
; -3.126 ; i2c_master:master|bit_count[2]               ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 4.163      ;
; -3.122 ; i2c_master:master|clk_edge_mask[1]           ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.158      ;
; -3.117 ; codec_ctrl:codec|regcount[0]                 ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 4.157      ;
; -3.084 ; i2c_master:master|bit_count[1]               ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.120      ;
; -3.084 ; i2c_master:master|bit_count[1]               ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.120      ;
; -3.084 ; i2c_master:master|bit_count[1]               ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.120      ;
; -3.084 ; i2c_master:master|bit_count[1]               ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.120      ;
; -3.084 ; i2c_master:master|bit_count[1]               ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.120      ;
; -3.076 ; i2c_master:master|bit_count[0]               ; i2c_master:master|fsm_state.S_ACK_BYTE           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 4.113      ;
; -3.074 ; i2c_master:master|bit_count[1]               ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 4.112      ;
; -3.052 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|bit_count[0]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 4.098      ;
; -3.052 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|bit_count[2]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 4.098      ;
; -3.052 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|bit_count[1]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 4.098      ;
; -3.052 ; i2c_master:master|fsm_state.S_IDLE           ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 4.082      ;
; -3.047 ; i2c_master:master|clk_edge_mask[1]           ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 4.091      ;
; -3.047 ; i2c_master:master|clk_edge_mask[1]           ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 4.091      ;
; -3.047 ; i2c_master:master|clk_edge_mask[1]           ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 4.091      ;
; -3.047 ; i2c_master:master|clk_edge_mask[1]           ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 4.091      ;
; -3.047 ; i2c_master:master|clk_edge_mask[1]           ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 4.091      ;
; -3.037 ; i2c_master:master|clk_edge_mask[1]           ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 4.083      ;
; -3.031 ; i2c_master:master|clk_edge_mask[1]           ; i2c_master:master|data[4]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 4.075      ;
; -3.010 ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP  ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.009     ; 4.039      ;
; -2.996 ; i2c_master:master|fsm_state.S_STOP           ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.009     ; 4.025      ;
; -2.990 ; i2c_master:master|bit_count[0]               ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.026      ;
; -2.990 ; i2c_master:master|bit_count[0]               ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.026      ;
; -2.990 ; i2c_master:master|bit_count[0]               ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.026      ;
; -2.990 ; i2c_master:master|bit_count[0]               ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.026      ;
; -2.990 ; i2c_master:master|bit_count[0]               ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.026      ;
; -2.980 ; i2c_master:master|bit_count[0]               ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 4.018      ;
; -2.975 ; i2c_master:master|clk_edge_mask[1]           ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.007      ; 4.020      ;
; -2.975 ; i2c_master:master|bit_count[2]               ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.011      ;
; -2.975 ; i2c_master:master|bit_count[2]               ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.011      ;
; -2.975 ; i2c_master:master|bit_count[2]               ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.011      ;
; -2.975 ; i2c_master:master|bit_count[2]               ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.011      ;
; -2.975 ; i2c_master:master|bit_count[2]               ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.011      ;
; -2.973 ; codec_ctrl:codec|state.START_WRITE           ; i2c_master:master|data[4]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 4.008      ;
; -2.972 ; i2c_master:master|clk_edge_mask[0]           ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.008      ;
; -2.969 ; codec_ctrl:codec|state.START_WRITE           ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 4.005      ;
; -2.968 ; codec_ctrl:codec|state.START_WRITE           ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.011     ; 3.995      ;
; -2.965 ; i2c_master:master|bit_count[2]               ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 4.003      ;
; -2.958 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[2]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.007      ; 4.003      ;
; -2.946 ; i2c_master:master|fsm_state.S_ACK_BYTE       ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 3.984      ;
; -2.945 ; i2c_master:master|fsm_state.S_ACK_BYTE       ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 3.983      ;
; -2.943 ; codec_ctrl:codec|regcount[3]                 ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.007     ; 3.974      ;
; -2.941 ; i2c_master:master|bit_count[0]               ; i2c_master:master|byte_count[1]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 3.979      ;
; -2.919 ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP  ; i2c_master:master|data[4]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 3.956      ;
; -2.917 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[1]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.961      ;
; -2.917 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[7]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.961      ;
; -2.917 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[8]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.961      ;
; -2.917 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[9]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.961      ;
; -2.917 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[10]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.961      ;
; -2.917 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[11]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.961      ;
; -2.917 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[12]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.961      ;
; -2.917 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[13]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.961      ;
; -2.917 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[14]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.961      ;
; -2.917 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[15]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.961      ;
; -2.917 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[16]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.961      ;
; -2.917 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[17]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.961      ;
; -2.917 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[18]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.961      ;
; -2.917 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|data[23]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.961      ;
; -2.906 ; i2c_master:master|bit_count[1]               ; i2c_master:master|fsm_state.S_ACK_BYTE           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 3.943      ;
; -2.905 ; i2c_master:master|fsm_state.S_IDLE           ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 3.944      ;
; -2.905 ; i2c_master:master|fsm_state.S_STOP           ; i2c_master:master|data[4]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 3.942      ;
; -2.897 ; i2c_master:master|clk_edge_mask[0]           ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.941      ;
; -2.897 ; i2c_master:master|clk_edge_mask[0]           ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.941      ;
; -2.897 ; i2c_master:master|clk_edge_mask[0]           ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.941      ;
; -2.897 ; i2c_master:master|clk_edge_mask[0]           ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.941      ;
; -2.897 ; i2c_master:master|clk_edge_mask[0]           ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.941      ;
; -2.892 ; i2c_master:master|clk_edge_mask[1]           ; i2c_master:master|bit_count[0]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 3.938      ;
; -2.892 ; i2c_master:master|clk_edge_mask[1]           ; i2c_master:master|bit_count[2]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 3.938      ;
; -2.892 ; i2c_master:master|clk_edge_mask[1]           ; i2c_master:master|bit_count[1]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 3.938      ;
; -2.889 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.007      ; 3.934      ;
; -2.888 ; i2c_master:master|clk_edge_mask[2]           ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.007      ; 3.933      ;
; -2.887 ; i2c_master:master|fsm_state.S_IDLE           ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 3.925      ;
; -2.887 ; i2c_master:master|clk_edge_mask[0]           ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 3.933      ;
; -2.884 ; i2c_master:master|bit_count[0]               ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.010     ; 3.912      ;
; -2.884 ; codec_ctrl:codec|regcount[0]                 ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.007     ; 3.915      ;
; -2.881 ; i2c_master:master|clk_edge_mask[0]           ; i2c_master:master|data[4]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 3.925      ;
; -2.875 ; i2c_master:master|fsm_state.S_SEND_BYTE      ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 3.912      ;
; -2.875 ; i2c_master:master|fsm_state.S_SEND_BYTE      ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 3.912      ;
; -2.875 ; i2c_master:master|fsm_state.S_SEND_BYTE      ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 3.912      ;
; -2.875 ; i2c_master:master|fsm_state.S_SEND_BYTE      ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 3.912      ;
; -2.875 ; i2c_master:master|fsm_state.S_SEND_BYTE      ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 3.912      ;
; -2.875 ; i2c_master:master|fsm_state.S_WAIT_FOR_START ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.009     ; 3.904      ;
; -2.865 ; i2c_master:master|fsm_state.S_SEND_BYTE      ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 3.904      ;
; -2.840 ; i2c_master:master|fsm_state.S_SEND_BYTE      ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 3.878      ;
+--------+----------------------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                              ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.136 ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.902      ;
; 0.307 ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[0] ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.731      ;
; 2.942 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 0.500        ; 2.858      ; 0.731      ;
; 3.442 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 1.000        ; 2.858      ; 0.731      ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; -2.690 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 0.000        ; 2.858      ; 0.731      ;
; -2.190 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; -0.500       ; 2.858      ; 0.731      ;
; 0.445  ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[0] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.616  ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.902      ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                    ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.445 ; i2c_master:master|bit_count[0]                   ; i2c_master:master|bit_count[0]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|bit_count[2]                   ; i2c_master:master|bit_count[2]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|fsm_state.S_WAIT_FOR_START     ; i2c_master:master|fsm_state.S_WAIT_FOR_START     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|byte_count[0]                  ; i2c_master:master|byte_count[0]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|byte_count[1]                  ; i2c_master:master|byte_count[1]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|ack                            ; i2c_master:master|ack                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP      ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_ctrl:codec|regcount[0]                     ; codec_ctrl:codec|regcount[0]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_ctrl:codec|regcount[1]                     ; codec_ctrl:codec|regcount[1]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_ctrl:codec|regcount[2]                     ; codec_ctrl:codec|regcount[2]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|data[0]                        ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_ctrl:codec|state.WAIT_WRITE                ; codec_ctrl:codec|state.WAIT_WRITE                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|scl                            ; i2c_master:master|scl                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.617 ; i2c_master:master|data[15]                       ; i2c_master:master|data[16]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.903      ;
; 0.619 ; i2c_master:master|byte_count[0]                  ; i2c_master:master|byte_count[1]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; sync_block:reset_sync|shiftreg[2]                ; sync_block:reset_sync|shiftreg[1]                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.906      ;
; 0.622 ; i2c_master:master|data[16]                       ; i2c_master:master|data[17]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.908      ;
; 0.624 ; sync_block:init_sync|shiftreg[2]                 ; sync_block:init_sync|shiftreg[1]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; i2c_master:master|data[13]                       ; i2c_master:master|data[14]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; i2c_master:master|data[17]                       ; i2c_master:master|data[18]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; i2c_master:master|data[11]                       ; i2c_master:master|data[12]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; i2c_master:master|data[7]                        ; i2c_master:master|data[8]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.912      ;
; 0.629 ; sync_block:init_sync|shiftreg[1]                 ; codec_ctrl:codec|state.START_WRITE               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.634 ; i2c_master:master|clk_divider[3]                 ; i2c_master:master|clk_edge_mask[2]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.920      ;
; 0.636 ; i2c_master:master|bit_count[0]                   ; i2c_master:master|bit_count[2]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.922      ;
; 0.774 ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP      ; i2c_master:master|fsm_state.S_STOP               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.785 ; i2c_master:master|clk_mask[0]                    ; i2c_master:master|clk_edge_mask[0]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.071      ;
; 0.788 ; i2c_master:master|fsm_state.S_WAIT_FOR_START     ; i2c_master:master|fsm_state.S_START              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.074      ;
; 0.790 ; i2c_master:master|data[6]                        ; i2c_master:master|data[7]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.076      ;
; 0.850 ; i2c_master:master|data[22]                       ; i2c_master:master|data[23]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.136      ;
; 0.867 ; i2c_master:master|clk_edge_mask[1]               ; i2c_master:master|write_done                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.002     ; 1.151      ;
; 0.912 ; i2c_master:master|fsm_state.S_SEND_BYTE          ; i2c_master:master|fsm_state.S_WAIT_FOR_START     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.198      ;
; 0.961 ; i2c_master:master|data[12]                       ; i2c_master:master|data[13]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.247      ;
; 0.965 ; i2c_master:master|data[10]                       ; i2c_master:master|data[11]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.251      ;
; 0.968 ; codec_ctrl:codec|state.IDLE                      ; codec_ctrl:codec|state.START_WRITE               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.254      ;
; 0.969 ; i2c_master:master|clk_divider[1]                 ; i2c_master:master|clk_divider[1]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.255      ;
; 0.974 ; i2c_master:master|ack                            ; i2c_master:master|ack_error                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.260      ;
; 0.980 ; i2c_master:master|clk_divider[4]                 ; i2c_master:master|clk_divider[4]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.266      ;
; 0.982 ; i2c_master:master|clk_divider[4]                 ; i2c_master:master|clk_edge_mask[2]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.268      ;
; 1.006 ; i2c_master:master|clk_divider[3]                 ; i2c_master:master|clk_mask[0]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.292      ;
; 1.008 ; i2c_master:master|clk_divider[2]                 ; i2c_master:master|clk_divider[2]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.294      ;
; 1.008 ; i2c_master:master|data[8]                        ; i2c_master:master|data[9]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.294      ;
; 1.009 ; i2c_master:master|data[14]                       ; i2c_master:master|data[15]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.295      ;
; 1.019 ; i2c_master:master|clk_divider[3]                 ; i2c_master:master|clk_divider[3]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.305      ;
; 1.020 ; codec_ctrl:codec|state.WAIT_WRITE                ; codec_ctrl:codec|state.IDLE                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.306      ;
; 1.024 ; i2c_master:master|bit_count[1]                   ; i2c_master:master|bit_count[2]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.310      ;
; 1.024 ; i2c_master:master|clk_mask[0]                    ; i2c_master:master|clk_edge_mask[2]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.310      ;
; 1.025 ; codec_ctrl:codec|regcount[2]                     ; codec_ctrl:codec|regcount[3]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.311      ;
; 1.049 ; i2c_master:master|fsm_state.S_SEND_BYTE          ; i2c_master:master|sda                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.335      ;
; 1.149 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[7]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.435      ;
; 1.154 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[17]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.440      ;
; 1.154 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[12]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.440      ;
; 1.160 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[16]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.446      ;
; 1.160 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[23]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.446      ;
; 1.160 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[13]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.446      ;
; 1.166 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[15]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.452      ;
; 1.167 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[18]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.453      ;
; 1.169 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[10]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.455      ;
; 1.169 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[14]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.455      ;
; 1.169 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[8]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.455      ;
; 1.169 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[9]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.455      ;
; 1.172 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[11]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.458      ;
; 1.190 ; i2c_master:master|ack_error                      ; codec_ctrl:codec|state.WAIT_WRITE                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.003      ; 1.479      ;
; 1.206 ; i2c_master:master|sda                            ; i2c_master:master|ack_error                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.491      ;
; 1.213 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.499      ;
; 1.221 ; i2c_master:master|clk_edge_mask[2]               ; i2c_master:master|write_done                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.002     ; 1.505      ;
; 1.232 ; i2c_master:master|data[9]                        ; i2c_master:master|data[10]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.518      ;
; 1.240 ; i2c_master:master|fsm_state.S_SEND_BYTE          ; i2c_master:master|bit_count[0]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.527      ;
; 1.264 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.550      ;
; 1.290 ; i2c_master:master|fsm_state.S_SEND_BYTE          ; i2c_master:master|data[2]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.576      ;
; 1.294 ; i2c_master:master|write_done                     ; codec_ctrl:codec|regcount[3]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.007      ; 1.587      ;
; 1.300 ; i2c_master:master|data[0]                        ; i2c_master:master|data[1]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.008      ; 1.594      ;
; 1.313 ; i2c_master:master|clk_divider[4]                 ; i2c_master:master|clk_mask[1]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.006      ; 1.605      ;
; 1.326 ; i2c_master:master|clk_mask[1]                    ; i2c_master:master|clk_edge_mask[1]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 1.606      ;
; 1.332 ; i2c_master:master|clk_mask[1]                    ; i2c_master:master|clk_edge_mask[2]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 1.612      ;
; 1.335 ; i2c_master:master|ack_error                      ; i2c_master:master|write_done                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.008     ; 1.613      ;
; 1.377 ; sync_block:init_sync|shiftreg[1]                 ; codec_ctrl:codec|state.IDLE                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.663      ;
; 1.401 ; i2c_master:master|clk_divider[1]                 ; i2c_master:master|clk_divider[2]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.687      ;
; 1.408 ; i2c_master:master|fsm_state.S_SEND_BYTE          ; i2c_master:master|byte_count[1]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.695      ;
; 1.441 ; i2c_master:master|clk_divider[2]                 ; i2c_master:master|clk_divider[3]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.727      ;
; 1.447 ; i2c_master:master|data[4]                        ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.733      ;
; 1.452 ; i2c_master:master|clk_divider[3]                 ; i2c_master:master|clk_divider[4]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.738      ;
; 1.453 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[1]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.739      ;
; 1.453 ; i2c_master:master|fsm_state.S_ACK_BYTE           ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.739      ;
; 1.454 ; i2c_master:master|fsm_state.S_ACK_BYTE           ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.740      ;
; 1.475 ; i2c_master:master|fsm_state.S_SEND_BYTE          ; i2c_master:master|bit_count[1]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.762      ;
; 1.480 ; codec_ctrl:codec|regcount[1]                     ; i2c_master:master|data[10]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.767      ;
; 1.481 ; i2c_master:master|clk_divider[1]                 ; i2c_master:master|clk_divider[3]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.767      ;
; 1.505 ; i2c_master:master|fsm_state.S_ACK_BYTE           ; i2c_master:master|ack                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.790      ;
; 1.508 ; codec_ctrl:codec|regcount[2]                     ; i2c_master:master|data[11]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.795      ;
; 1.509 ; codec_ctrl:codec|regcount[0]                     ; codec_ctrl:codec|regcount[1]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.795      ;
; 1.509 ; i2c_master:master|fsm_state.S_STOP               ; i2c_master:master|scl                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.788      ;
; 1.512 ; codec_ctrl:codec|state.START_WRITE               ; codec_ctrl:codec|state.WAIT_WRITE                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.798      ;
; 1.521 ; i2c_master:master|clk_divider[2]                 ; i2c_master:master|clk_divider[4]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.807      ;
; 1.522 ; i2c_master:master|fsm_state.S_SEND_BYTE          ; i2c_master:master|byte_count[0]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.809      ;
; 1.548 ; i2c_master:master|clk_edge_mask[0]               ; i2c_master:master|write_done                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.002     ; 1.832      ;
; 1.561 ; i2c_master:master|clk_divider[1]                 ; i2c_master:master|clk_divider[4]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.847      ;
; 1.564 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|fsm_state.S_WAIT_FOR_START     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.851      ;
; 1.564 ; codec_ctrl:codec|state.WAIT_WRITE                ; codec_ctrl:codec|regcount[0]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.004     ; 1.846      ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock_div:clk_div_1|count[1]'                                                                                                                                                  ;
+--------+-----------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.259 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[0]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 2.296      ;
; -1.259 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[1]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 2.296      ;
; -1.259 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[3]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 2.296      ;
; -1.259 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[2]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 2.296      ;
; -1.014 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|write_done                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.044      ;
; -1.014 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.044      ;
; -1.000 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.WAIT_WRITE                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.003      ; 2.041      ;
; -1.000 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.IDLE                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.003      ; 2.041      ;
; -1.000 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.START_WRITE               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.003      ; 2.041      ;
; -0.999 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[1]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 2.031      ;
; -0.999 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[2]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 2.031      ;
; -0.999 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[3]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 2.031      ;
; -0.999 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[4]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 2.031      ;
; -0.999 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_mask[0]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 2.031      ;
; -0.999 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[0]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 2.031      ;
; -0.999 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[1]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 2.031      ;
; -0.999 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[2]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 2.031      ;
; -0.999 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|scl                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 2.031      ;
; -0.962 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_mask[1]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 2.000      ;
; -0.962 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_IDLE               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 2.000      ;
; -0.962 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|ack                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 2.000      ;
; -0.962 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[4]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 2.000      ;
; -0.962 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 2.000      ;
; -0.962 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 2.000      ;
; -0.962 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 2.000      ;
; -0.962 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 2.000      ;
; -0.962 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 2.000      ;
; -0.962 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|ack_error                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 2.000      ;
; -0.951 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[0]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.991      ;
; -0.951 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[1]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.991      ;
; -0.947 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[0]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.987      ;
; -0.947 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[2]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.987      ;
; -0.947 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.987      ;
; -0.947 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[1]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.987      ;
; -0.684 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[0]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.723      ;
; -0.684 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_ACK_BYTE           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.723      ;
; -0.684 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_STOP               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.723      ;
; -0.684 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_START     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.723      ;
; -0.684 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_START              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.723      ;
; -0.684 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.723      ;
; -0.684 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[2]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.723      ;
; -0.684 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.723      ;
; -0.684 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|sda                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.723      ;
; -0.684 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.723      ;
; -0.684 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_SEND_BYTE          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.723      ;
; -0.437 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[1]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.475      ;
; -0.437 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[7]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.475      ;
; -0.437 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[8]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.475      ;
; -0.437 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[9]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.475      ;
; -0.437 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[10]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.475      ;
; -0.437 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[11]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.475      ;
; -0.437 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[12]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.475      ;
; -0.437 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[13]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.475      ;
; -0.437 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[14]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.475      ;
; -0.437 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[15]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.475      ;
; -0.437 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[16]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.475      ;
; -0.437 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[17]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.475      ;
; -0.437 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[18]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.475      ;
; -0.437 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[23]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.475      ;
+--------+-----------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock_div:clk_div_1|count[1]'                                                                                                                                                  ;
+-------+-----------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 1.189 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[1]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.189 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[7]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.189 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[8]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.189 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[9]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.189 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[10]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.189 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[11]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.189 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[12]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.189 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[13]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.189 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[14]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.189 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[15]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.189 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[16]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.189 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[17]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.189 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[18]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.189 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[23]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.436 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[0]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.723      ;
; 1.436 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_ACK_BYTE           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.723      ;
; 1.436 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_STOP               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.723      ;
; 1.436 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_START     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.723      ;
; 1.436 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_START              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.723      ;
; 1.436 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.723      ;
; 1.436 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[2]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.723      ;
; 1.436 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.723      ;
; 1.436 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|sda                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.723      ;
; 1.436 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.723      ;
; 1.436 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_SEND_BYTE          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.723      ;
; 1.699 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[0]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.987      ;
; 1.699 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[2]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.987      ;
; 1.699 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.987      ;
; 1.699 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[1]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.987      ;
; 1.703 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[0]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.991      ;
; 1.703 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[1]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.991      ;
; 1.714 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_mask[1]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.000      ;
; 1.714 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_IDLE               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.000      ;
; 1.714 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|ack                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.000      ;
; 1.714 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[4]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.000      ;
; 1.714 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.000      ;
; 1.714 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.000      ;
; 1.714 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.000      ;
; 1.714 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.000      ;
; 1.714 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.000      ;
; 1.714 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|ack_error                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.000      ;
; 1.751 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[1]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 2.031      ;
; 1.751 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[2]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 2.031      ;
; 1.751 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[3]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 2.031      ;
; 1.751 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[4]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 2.031      ;
; 1.751 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_mask[0]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 2.031      ;
; 1.751 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[0]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 2.031      ;
; 1.751 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[1]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 2.031      ;
; 1.751 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[2]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 2.031      ;
; 1.751 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|scl                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 2.031      ;
; 1.752 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.WAIT_WRITE                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.003      ; 2.041      ;
; 1.752 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.IDLE                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.003      ; 2.041      ;
; 1.752 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.START_WRITE               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.003      ; 2.041      ;
; 1.766 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|write_done                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.008     ; 2.044      ;
; 1.766 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.008     ; 2.044      ;
; 2.011 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[0]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 2.296      ;
; 2.011 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[1]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 2.296      ;
; 2.011 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[3]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 2.296      ;
; 2.011 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[2]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 2.296      ;
+-------+-----------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div_1|count[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div_1|count[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div_1|count[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div_1|count[1]|clk       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_div:clk_div_1|count[1]'                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|regcount[0]           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|regcount[0]           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|regcount[1]           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|regcount[1]           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|regcount[2]           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|regcount[2]           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|regcount[3]           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|regcount[3]           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|state.IDLE            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|state.IDLE            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|state.START_WRITE     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|state.START_WRITE     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|state.WAIT_WRITE      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|state.WAIT_WRITE      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|ack                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|ack                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|ack_error            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|ack_error            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|bit_count[0]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|bit_count[0]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|bit_count[1]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|bit_count[1]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|bit_count[2]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|bit_count[2]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|byte_count[0]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|byte_count[0]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|byte_count[1]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|byte_count[1]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[0]       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[0]       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[1]       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[1]       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[2]       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[2]       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[3]       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[3]       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[4]       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[4]       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_edge_mask[0]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_edge_mask[0]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_edge_mask[1]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_edge_mask[1]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_edge_mask[2]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_edge_mask[2]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_mask[0]          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_mask[0]          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_mask[1]          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_mask[1]          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[0]              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[0]              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[10]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[10]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[11]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[11]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[12]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[12]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[13]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[13]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[14]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[14]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[15]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[15]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[16]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[16]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[17]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[17]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[18]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[18]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[19]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[19]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[1]              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[1]              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[20]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[20]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[21]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[21]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[22]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[22]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[23]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[23]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[2]              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[2]              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[3]              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[3]              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[4]              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[4]              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[5]              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[5]              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[6]              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[6]              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[7]              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[7]              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[8]              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[8]              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[9]              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[9]              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|fsm_state.S_ACK_BYTE ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|fsm_state.S_ACK_BYTE ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|fsm_state.S_IDLE     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|fsm_state.S_IDLE     ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; KEY[*]    ; clock_div:clk_div_1|count[1] ; 3.875 ; 3.875 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]   ; clock_div:clk_div_1|count[1] ; 3.875 ; 3.875 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]   ; clock_div:clk_div_1|count[1] ; 3.874 ; 3.874 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]     ; clock_div:clk_div_1|count[1] ; 8.597 ; 8.597 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]    ; clock_div:clk_div_1|count[1] ; 8.093 ; 8.093 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]    ; clock_div:clk_div_1|count[1] ; 8.597 ; 8.597 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]    ; clock_div:clk_div_1|count[1] ; 8.215 ; 8.215 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]    ; clock_div:clk_div_1|count[1] ; 8.489 ; 8.489 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]    ; clock_div:clk_div_1|count[1] ; 8.351 ; 8.351 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]    ; clock_div:clk_div_1|count[1] ; 8.221 ; 8.221 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]    ; clock_div:clk_div_1|count[1] ; 8.510 ; 8.510 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]    ; clock_div:clk_div_1|count[1] ; 8.572 ; 8.572 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]    ; clock_div:clk_div_1|count[1] ; 8.449 ; 8.449 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]    ; clock_div:clk_div_1|count[1] ; 8.030 ; 8.030 ; Rise       ; clock_div:clk_div_1|count[1] ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; KEY[*]    ; clock_div:clk_div_1|count[1] ; -3.626 ; -3.626 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]   ; clock_div:clk_div_1|count[1] ; -3.627 ; -3.627 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]   ; clock_div:clk_div_1|count[1] ; -3.626 ; -3.626 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]     ; clock_div:clk_div_1|count[1] ; -5.032 ; -5.032 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]    ; clock_div:clk_div_1|count[1] ; -5.918 ; -5.918 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]    ; clock_div:clk_div_1|count[1] ; -5.032 ; -5.032 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]    ; clock_div:clk_div_1|count[1] ; -5.645 ; -5.645 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]    ; clock_div:clk_div_1|count[1] ; -6.305 ; -6.305 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]    ; clock_div:clk_div_1|count[1] ; -6.167 ; -6.167 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]    ; clock_div:clk_div_1|count[1] ; -6.037 ; -6.037 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]    ; clock_div:clk_div_1|count[1] ; -6.326 ; -6.326 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]    ; clock_div:clk_div_1|count[1] ; -6.019 ; -6.019 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]    ; clock_div:clk_div_1|count[1] ; -5.896 ; -5.896 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]    ; clock_div:clk_div_1|count[1] ; -5.477 ; -5.477 ; Rise       ; clock_div:clk_div_1|count[1] ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; AUD_XCK   ; clock_div:clk_div_1|count[1] ; 4.036 ;       ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK  ; clock_div:clk_div_1|count[1] ; 6.534 ; 6.534 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT  ; clock_div:clk_div_1|count[1] ; 6.645 ; 6.645 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK   ; clock_div:clk_div_1|count[1] ;       ; 4.036 ; Fall       ; clock_div:clk_div_1|count[1] ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; AUD_XCK   ; clock_div:clk_div_1|count[1] ; 4.036 ;       ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK  ; clock_div:clk_div_1|count[1] ; 6.534 ; 6.534 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT  ; clock_div:clk_div_1|count[1] ; 6.645 ; 6.645 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK   ; clock_div:clk_div_1|count[1] ;       ; 4.036 ; Fall       ; clock_div:clk_div_1|count[1] ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+-------------------------------------------------------+
; Fast Model Setup Summary                              ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_div:clk_div_1|count[1] ; -0.726 ; -24.042       ;
; CLOCK_50                     ; 0.641  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Hold Summary                               ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -1.721 ; -1.721        ;
; clock_div:clk_div_1|count[1] ; 0.215  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Recovery Summary                           ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_div:clk_div_1|count[1] ; -0.023 ; -0.092        ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast Model Removal Summary                           ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; clock_div:clk_div_1|count[1] ; 0.589 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -1.380 ; -3.380        ;
; clock_div:clk_div_1|count[1] ; -0.500 ; -63.000       ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_div:clk_div_1|count[1]'                                                                                                                                                               ;
+--------+---------------------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.726 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.764      ;
; -0.726 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.764      ;
; -0.726 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.764      ;
; -0.726 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.764      ;
; -0.726 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.764      ;
; -0.721 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 1.761      ;
; -0.689 ; i2c_master:master|bit_count[0]              ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.720      ;
; -0.654 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.692      ;
; -0.654 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.692      ;
; -0.654 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.692      ;
; -0.654 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.692      ;
; -0.654 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.692      ;
; -0.649 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 1.689      ;
; -0.641 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|bit_count[0]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 1.681      ;
; -0.641 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|bit_count[2]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 1.681      ;
; -0.641 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|bit_count[1]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 1.681      ;
; -0.637 ; i2c_master:master|bit_count[1]              ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.668      ;
; -0.622 ; i2c_master:master|bit_count[1]              ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 1.652      ;
; -0.622 ; i2c_master:master|bit_count[1]              ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 1.652      ;
; -0.622 ; i2c_master:master|bit_count[1]              ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 1.652      ;
; -0.622 ; i2c_master:master|bit_count[1]              ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 1.652      ;
; -0.622 ; i2c_master:master|bit_count[1]              ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 1.652      ;
; -0.618 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[1]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.656      ;
; -0.618 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[7]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.656      ;
; -0.618 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[8]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.656      ;
; -0.618 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[9]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.656      ;
; -0.618 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[10]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.656      ;
; -0.618 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[11]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.656      ;
; -0.618 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[12]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.656      ;
; -0.618 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[13]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.656      ;
; -0.618 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[14]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.656      ;
; -0.618 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[15]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.656      ;
; -0.618 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[16]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.656      ;
; -0.618 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[17]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.656      ;
; -0.618 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[18]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.656      ;
; -0.618 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[23]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.656      ;
; -0.617 ; i2c_master:master|bit_count[1]              ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.649      ;
; -0.608 ; codec_ctrl:codec|regcount[1]                ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.642      ;
; -0.607 ; i2c_master:master|clk_edge_mask[0]          ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.645      ;
; -0.607 ; i2c_master:master|clk_edge_mask[0]          ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.645      ;
; -0.607 ; i2c_master:master|clk_edge_mask[0]          ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.645      ;
; -0.607 ; i2c_master:master|clk_edge_mask[0]          ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.645      ;
; -0.607 ; i2c_master:master|clk_edge_mask[0]          ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.645      ;
; -0.602 ; i2c_master:master|clk_edge_mask[0]          ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 1.642      ;
; -0.601 ; i2c_master:master|bit_count[0]              ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 1.631      ;
; -0.601 ; i2c_master:master|bit_count[0]              ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 1.631      ;
; -0.601 ; i2c_master:master|bit_count[0]              ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 1.631      ;
; -0.601 ; i2c_master:master|bit_count[0]              ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 1.631      ;
; -0.601 ; i2c_master:master|bit_count[0]              ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 1.631      ;
; -0.597 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.628      ;
; -0.596 ; i2c_master:master|bit_count[0]              ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.628      ;
; -0.594 ; i2c_master:master|bit_count[2]              ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 1.624      ;
; -0.594 ; i2c_master:master|bit_count[2]              ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 1.624      ;
; -0.594 ; i2c_master:master|bit_count[2]              ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 1.624      ;
; -0.594 ; i2c_master:master|bit_count[2]              ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 1.624      ;
; -0.594 ; i2c_master:master|bit_count[2]              ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 1.624      ;
; -0.591 ; i2c_master:master|fsm_state.S_SEND_BYTE     ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.622      ;
; -0.591 ; i2c_master:master|fsm_state.S_SEND_BYTE     ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.622      ;
; -0.591 ; i2c_master:master|fsm_state.S_SEND_BYTE     ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.622      ;
; -0.591 ; i2c_master:master|fsm_state.S_SEND_BYTE     ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.622      ;
; -0.591 ; i2c_master:master|fsm_state.S_SEND_BYTE     ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.622      ;
; -0.589 ; i2c_master:master|bit_count[2]              ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.621      ;
; -0.586 ; i2c_master:master|fsm_state.S_SEND_BYTE     ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.619      ;
; -0.575 ; i2c_master:master|bit_count[0]              ; i2c_master:master|byte_count[1]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.607      ;
; -0.573 ; i2c_master:master|bit_count[0]              ; i2c_master:master|fsm_state.S_ACK_BYTE           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.604      ;
; -0.573 ; i2c_master:master|fsm_state.S_IDLE          ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.007     ; 1.598      ;
; -0.569 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|bit_count[0]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 1.609      ;
; -0.569 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|bit_count[2]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 1.609      ;
; -0.569 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|bit_count[1]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 1.609      ;
; -0.566 ; codec_ctrl:codec|state.START_WRITE          ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.010     ; 1.588      ;
; -0.564 ; codec_ctrl:codec|regcount[3]                ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.598      ;
; -0.560 ; codec_ctrl:codec|regcount[0]                ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.594      ;
; -0.556 ; codec_ctrl:codec|regcount[1]                ; i2c_master:master|data[4]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.589      ;
; -0.555 ; i2c_master:master|bit_count[2]              ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.586      ;
; -0.555 ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 1.579      ;
; -0.546 ; i2c_master:master|fsm_state.S_ACK_BYTE      ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.578      ;
; -0.546 ; i2c_master:master|fsm_state.S_ACK_BYTE      ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.578      ;
; -0.546 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[1]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.584      ;
; -0.546 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[7]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.584      ;
; -0.546 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[8]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.584      ;
; -0.546 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[9]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.584      ;
; -0.546 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[10]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.584      ;
; -0.546 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[11]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.584      ;
; -0.546 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[12]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.584      ;
; -0.546 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[13]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.584      ;
; -0.546 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[14]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.584      ;
; -0.546 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[15]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.584      ;
; -0.546 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[16]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.584      ;
; -0.546 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[17]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.584      ;
; -0.546 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[18]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.584      ;
; -0.546 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[23]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.584      ;
; -0.545 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.007      ; 1.584      ;
; -0.545 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|data[4]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.006      ; 1.583      ;
; -0.541 ; i2c_master:master|fsm_state.S_STOP          ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 1.565      ;
; -0.537 ; codec_ctrl:codec|state.START_WRITE          ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.002     ; 1.567      ;
; -0.527 ; codec_ctrl:codec|state.START_WRITE          ; i2c_master:master|data[4]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 1.556      ;
; -0.525 ; i2c_master:master|clk_edge_mask[1]          ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.556      ;
; -0.525 ; i2c_master:master|clk_edge_mask[2]          ; i2c_master:master|byte_count[1]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 1.565      ;
; -0.523 ; i2c_master:master|bit_count[1]              ; i2c_master:master|byte_count[1]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.555      ;
; -0.522 ; i2c_master:master|clk_edge_mask[0]          ; i2c_master:master|bit_count[0]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.008      ; 1.562      ;
+--------+---------------------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                              ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.641 ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.391      ;
; 0.665 ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[0] ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.367      ;
; 2.101 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 0.500        ; 1.795      ; 0.367      ;
; 2.601 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 1.000        ; 1.795      ; 0.367      ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; -1.721 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 0.000        ; 1.795      ; 0.367      ;
; -1.221 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; -0.500       ; 1.795      ; 0.367      ;
; 0.215  ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[0] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                    ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; i2c_master:master|bit_count[0]                   ; i2c_master:master|bit_count[0]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|bit_count[2]                   ; i2c_master:master|bit_count[2]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|fsm_state.S_WAIT_FOR_START     ; i2c_master:master|fsm_state.S_WAIT_FOR_START     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|byte_count[0]                  ; i2c_master:master|byte_count[0]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|byte_count[1]                  ; i2c_master:master|byte_count[1]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|ack                            ; i2c_master:master|ack                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP      ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_ctrl:codec|regcount[0]                     ; codec_ctrl:codec|regcount[0]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_ctrl:codec|regcount[1]                     ; codec_ctrl:codec|regcount[1]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_ctrl:codec|regcount[2]                     ; codec_ctrl:codec|regcount[2]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|data[0]                        ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_ctrl:codec|state.WAIT_WRITE                ; codec_ctrl:codec|state.WAIT_WRITE                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|scl                            ; i2c_master:master|scl                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; i2c_master:master|data[15]                       ; i2c_master:master|data[16]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; i2c_master:master|byte_count[0]                  ; i2c_master:master|byte_count[1]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; i2c_master:master|data[16]                       ; i2c_master:master|data[17]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; sync_block:reset_sync|shiftreg[2]                ; sync_block:reset_sync|shiftreg[1]                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; sync_block:init_sync|shiftreg[2]                 ; sync_block:init_sync|shiftreg[1]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; i2c_master:master|data[11]                       ; i2c_master:master|data[12]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; i2c_master:master|data[13]                       ; i2c_master:master|data[14]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; i2c_master:master|data[17]                       ; i2c_master:master|data[18]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; i2c_master:master|clk_divider[3]                 ; i2c_master:master|clk_edge_mask[2]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; i2c_master:master|data[7]                        ; i2c_master:master|data[8]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; sync_block:init_sync|shiftreg[1]                 ; codec_ctrl:codec|state.START_WRITE               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; i2c_master:master|bit_count[0]                   ; i2c_master:master|bit_count[2]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.400      ;
; 0.310 ; i2c_master:master|data[6]                        ; i2c_master:master|data[7]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.462      ;
; 0.322 ; i2c_master:master|data[22]                       ; i2c_master:master|data[23]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.474      ;
; 0.330 ; i2c_master:master|clk_edge_mask[1]               ; i2c_master:master|write_done                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 0.481      ;
; 0.333 ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP      ; i2c_master:master|fsm_state.S_STOP               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.485      ;
; 0.336 ; i2c_master:master|fsm_state.S_WAIT_FOR_START     ; i2c_master:master|fsm_state.S_START              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.488      ;
; 0.339 ; i2c_master:master|clk_mask[0]                    ; i2c_master:master|clk_edge_mask[0]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.491      ;
; 0.357 ; i2c_master:master|data[10]                       ; i2c_master:master|data[11]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; i2c_master:master|data[12]                       ; i2c_master:master|data[13]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; codec_ctrl:codec|state.IDLE                      ; codec_ctrl:codec|state.START_WRITE               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; i2c_master:master|clk_divider[1]                 ; i2c_master:master|clk_divider[1]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; i2c_master:master|clk_divider[4]                 ; i2c_master:master|clk_divider[4]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; i2c_master:master|clk_divider[4]                 ; i2c_master:master|clk_edge_mask[2]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; i2c_master:master|ack                            ; i2c_master:master|ack_error                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.517      ;
; 0.368 ; i2c_master:master|data[8]                        ; i2c_master:master|data[9]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; i2c_master:master|clk_divider[2]                 ; i2c_master:master|clk_divider[2]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.374 ; i2c_master:master|clk_divider[3]                 ; i2c_master:master|clk_divider[3]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; i2c_master:master|data[14]                       ; i2c_master:master|data[15]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; i2c_master:master|bit_count[1]                   ; i2c_master:master|bit_count[2]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.529      ;
; 0.379 ; i2c_master:master|fsm_state.S_SEND_BYTE          ; i2c_master:master|fsm_state.S_WAIT_FOR_START     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; i2c_master:master|clk_mask[0]                    ; i2c_master:master|clk_edge_mask[2]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.531      ;
; 0.384 ; codec_ctrl:codec|regcount[2]                     ; codec_ctrl:codec|regcount[3]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; codec_ctrl:codec|state.WAIT_WRITE                ; codec_ctrl:codec|state.IDLE                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.537      ;
; 0.404 ; i2c_master:master|fsm_state.S_SEND_BYTE          ; i2c_master:master|sda                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.556      ;
; 0.413 ; i2c_master:master|clk_divider[3]                 ; i2c_master:master|clk_mask[0]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.565      ;
; 0.448 ; i2c_master:master|ack_error                      ; codec_ctrl:codec|state.WAIT_WRITE                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.003      ; 0.603      ;
; 0.449 ; i2c_master:master|data[9]                        ; i2c_master:master|data[10]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.601      ;
; 0.454 ; i2c_master:master|clk_edge_mask[2]               ; i2c_master:master|write_done                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 0.605      ;
; 0.465 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[12]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.617      ;
; 0.466 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.618      ;
; 0.466 ; i2c_master:master|sda                            ; i2c_master:master|ack_error                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 0.617      ;
; 0.477 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[9]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.629      ;
; 0.477 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[10]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.629      ;
; 0.479 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[18]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.631      ;
; 0.480 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[11]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.632      ;
; 0.482 ; i2c_master:master|fsm_state.S_SEND_BYTE          ; i2c_master:master|data[2]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.634      ;
; 0.485 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[7]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.637      ;
; 0.485 ; i2c_master:master|write_done                     ; codec_ctrl:codec|regcount[3]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.006      ; 0.643      ;
; 0.486 ; i2c_master:master|fsm_state.S_SEND_BYTE          ; i2c_master:master|bit_count[0]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.639      ;
; 0.491 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[17]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.643      ;
; 0.495 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[13]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; i2c_master:master|clk_divider[1]                 ; i2c_master:master|clk_divider[2]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[16]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[23]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.650      ;
; 0.500 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[15]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.653      ;
; 0.506 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[14]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.658      ;
; 0.506 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|data[8]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.658      ;
; 0.509 ; i2c_master:master|clk_divider[2]                 ; i2c_master:master|clk_divider[3]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.513 ; i2c_master:master|clk_mask[1]                    ; i2c_master:master|clk_edge_mask[2]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 0.659      ;
; 0.514 ; i2c_master:master|clk_divider[3]                 ; i2c_master:master|clk_divider[4]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.666      ;
; 0.522 ; sync_block:init_sync|shiftreg[1]                 ; codec_ctrl:codec|state.IDLE                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.674      ;
; 0.527 ; i2c_master:master|data[4]                        ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.679      ;
; 0.529 ; i2c_master:master|data[0]                        ; i2c_master:master|data[1]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.007      ; 0.688      ;
; 0.531 ; i2c_master:master|clk_divider[4]                 ; i2c_master:master|clk_mask[1]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.006      ; 0.689      ;
; 0.531 ; i2c_master:master|clk_divider[1]                 ; i2c_master:master|clk_divider[3]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.683      ;
; 0.540 ; i2c_master:master|ack_error                      ; i2c_master:master|write_done                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 0.685      ;
; 0.544 ; i2c_master:master|clk_divider[2]                 ; i2c_master:master|clk_divider[4]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.696      ;
; 0.549 ; i2c_master:master|clk_mask[1]                    ; i2c_master:master|clk_edge_mask[1]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 0.695      ;
; 0.561 ; codec_ctrl:codec|regcount[0]                     ; codec_ctrl:codec|regcount[1]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.713      ;
; 0.561 ; codec_ctrl:codec|state.START_WRITE               ; codec_ctrl:codec|state.WAIT_WRITE                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.713      ;
; 0.566 ; i2c_master:master|clk_divider[1]                 ; i2c_master:master|clk_divider[4]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.718      ;
; 0.567 ; codec_ctrl:codec|regcount[1]                     ; i2c_master:master|data[10]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.720      ;
; 0.568 ; i2c_master:master|fsm_state.S_STOP               ; i2c_master:master|scl                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 0.713      ;
; 0.576 ; i2c_master:master|fsm_state.S_ACK_BYTE           ; i2c_master:master|ack                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 0.727      ;
; 0.576 ; i2c_master:master|fsm_state.S_ACK_BYTE           ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.728      ;
; 0.576 ; i2c_master:master|fsm_state.S_ACK_BYTE           ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.728      ;
; 0.577 ; i2c_master:master|clk_edge_mask[0]               ; i2c_master:master|write_done                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 0.728      ;
; 0.583 ; i2c_master:master|fsm_state.S_IDLE               ; i2c_master:master|fsm_state.S_WAIT_FOR_START     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.736      ;
; 0.585 ; i2c_master:master|fsm_state.S_SEND_BYTE          ; i2c_master:master|byte_count[0]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.738      ;
; 0.585 ; codec_ctrl:codec|regcount[2]                     ; i2c_master:master|data[11]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.738      ;
; 0.594 ; i2c_master:master|sda                            ; i2c_master:master|ack                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 0.745      ;
; 0.608 ; i2c_master:master|fsm_state.S_SEND_BYTE          ; i2c_master:master|bit_count[2]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.761      ;
; 0.611 ; codec_ctrl:codec|state.WAIT_WRITE                ; codec_ctrl:codec|regcount[0]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.004     ; 0.759      ;
; 0.612 ; codec_ctrl:codec|state.WAIT_WRITE                ; codec_ctrl:codec|regcount[2]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.004     ; 0.760      ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock_div:clk_div_1|count[1]'                                                                                                                                                  ;
+--------+-----------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.023 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[0]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.054      ;
; -0.023 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[1]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.054      ;
; -0.023 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[3]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.054      ;
; -0.023 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[2]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.054      ;
; 0.061  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|write_done                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.007     ; 0.964      ;
; 0.061  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.007     ; 0.964      ;
; 0.068  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[1]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 0.958      ;
; 0.068  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[2]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 0.958      ;
; 0.068  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[3]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 0.958      ;
; 0.068  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[4]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 0.958      ;
; 0.068  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_mask[0]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 0.958      ;
; 0.068  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[0]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 0.958      ;
; 0.068  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[1]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 0.958      ;
; 0.068  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[2]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 0.958      ;
; 0.068  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|scl                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.006     ; 0.958      ;
; 0.088  ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.WAIT_WRITE                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.003      ; 0.947      ;
; 0.088  ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.IDLE                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.003      ; 0.947      ;
; 0.088  ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.START_WRITE               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.003      ; 0.947      ;
; 0.097  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_mask[1]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.935      ;
; 0.097  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_IDLE               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.935      ;
; 0.097  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|ack                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.935      ;
; 0.097  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[4]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.935      ;
; 0.097  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.935      ;
; 0.097  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.935      ;
; 0.097  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.935      ;
; 0.097  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.935      ;
; 0.097  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.935      ;
; 0.097  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|ack_error                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.935      ;
; 0.104  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[0]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 0.930      ;
; 0.104  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[2]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 0.930      ;
; 0.104  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[0]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 0.930      ;
; 0.104  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[1]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 0.930      ;
; 0.104  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 0.930      ;
; 0.104  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[1]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 0.930      ;
; 0.200  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[0]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 0.833      ;
; 0.200  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_ACK_BYTE           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 0.833      ;
; 0.200  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_STOP               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 0.833      ;
; 0.200  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_START     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 0.833      ;
; 0.200  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_START              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 0.833      ;
; 0.200  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 0.833      ;
; 0.200  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[2]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 0.833      ;
; 0.200  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 0.833      ;
; 0.200  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|sda                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 0.833      ;
; 0.200  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 0.833      ;
; 0.200  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_SEND_BYTE          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 0.833      ;
; 0.291  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[1]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.741      ;
; 0.291  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[7]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.741      ;
; 0.291  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[8]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.741      ;
; 0.291  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[9]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.741      ;
; 0.291  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[10]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.741      ;
; 0.291  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[11]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.741      ;
; 0.291  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[12]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.741      ;
; 0.291  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[13]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.741      ;
; 0.291  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[14]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.741      ;
; 0.291  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[15]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.741      ;
; 0.291  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[16]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.741      ;
; 0.291  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[17]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.741      ;
; 0.291  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[18]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.741      ;
; 0.291  ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[23]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 0.741      ;
+--------+-----------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock_div:clk_div_1|count[1]'                                                                                                                                                  ;
+-------+-----------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.589 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[1]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[7]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[8]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[9]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[10]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[11]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[12]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[13]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[14]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[15]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[16]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[17]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[18]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[23]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.680 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[0]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.833      ;
; 0.680 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_ACK_BYTE           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.833      ;
; 0.680 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_STOP               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.833      ;
; 0.680 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_START     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.833      ;
; 0.680 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_START              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.833      ;
; 0.680 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.833      ;
; 0.680 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[2]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.833      ;
; 0.680 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[3]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.833      ;
; 0.680 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|sda                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.833      ;
; 0.680 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.833      ;
; 0.680 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_SEND_BYTE          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 0.833      ;
; 0.776 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[0]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[2]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[0]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[1]                  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[19]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[1]                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.783 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_mask[1]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.935      ;
; 0.783 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_IDLE               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.935      ;
; 0.783 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|ack                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.935      ;
; 0.783 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[4]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.935      ;
; 0.783 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[5]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.935      ;
; 0.783 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[6]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.935      ;
; 0.783 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[20]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.935      ;
; 0.783 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[21]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.935      ;
; 0.783 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[22]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.935      ;
; 0.783 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|ack_error                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.935      ;
; 0.792 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.WAIT_WRITE                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.003      ; 0.947      ;
; 0.792 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.IDLE                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.003      ; 0.947      ;
; 0.792 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|state.START_WRITE               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.003      ; 0.947      ;
; 0.812 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[1]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 0.958      ;
; 0.812 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[2]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 0.958      ;
; 0.812 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[3]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 0.958      ;
; 0.812 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[4]                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 0.958      ;
; 0.812 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_mask[0]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 0.958      ;
; 0.812 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[0]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 0.958      ;
; 0.812 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[1]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 0.958      ;
; 0.812 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[2]               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 0.958      ;
; 0.812 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|scl                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.006     ; 0.958      ;
; 0.819 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|write_done                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 0.964      ;
; 0.819 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 0.964      ;
; 0.903 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[0]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.054      ;
; 0.903 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[1]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.054      ;
; 0.903 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[3]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.054      ;
; 0.903 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[2]                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.054      ;
+-------+-----------------------------------+--------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div_1|count[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div_1|count[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div_1|count[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div_1|count[1]|clk       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_div:clk_div_1|count[1]'                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|regcount[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|regcount[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|regcount[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|regcount[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|regcount[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|regcount[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|regcount[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|regcount[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|state.IDLE            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|state.IDLE            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|state.START_WRITE     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|state.START_WRITE     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|state.WAIT_WRITE      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; codec_ctrl:codec|state.WAIT_WRITE      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|ack                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|ack                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|ack_error            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|ack_error            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|bit_count[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|bit_count[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|bit_count[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|bit_count[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|bit_count[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|bit_count[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|byte_count[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|byte_count[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|byte_count[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|byte_count[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_divider[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_edge_mask[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_edge_mask[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_edge_mask[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_edge_mask[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_edge_mask[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_edge_mask[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_mask[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_mask[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_mask[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|clk_mask[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[10]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[10]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[11]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[11]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[12]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[12]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[13]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[13]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[14]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[14]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[15]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[15]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[16]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[16]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[17]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[17]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[18]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[18]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[19]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[19]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[20]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[20]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[21]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[21]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[22]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[22]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[23]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[23]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[5]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[5]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[6]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[6]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[7]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[7]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[8]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[8]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[9]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|data[9]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|fsm_state.S_ACK_BYTE ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|fsm_state.S_ACK_BYTE ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|fsm_state.S_IDLE     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; i2c_master:master|fsm_state.S_IDLE     ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; KEY[*]    ; clock_div:clk_div_1|count[1] ; 1.845 ; 1.845 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]   ; clock_div:clk_div_1|count[1] ; 1.845 ; 1.845 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]   ; clock_div:clk_div_1|count[1] ; 1.845 ; 1.845 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]     ; clock_div:clk_div_1|count[1] ; 3.617 ; 3.617 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]    ; clock_div:clk_div_1|count[1] ; 3.387 ; 3.387 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]    ; clock_div:clk_div_1|count[1] ; 3.616 ; 3.616 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]    ; clock_div:clk_div_1|count[1] ; 3.446 ; 3.446 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]    ; clock_div:clk_div_1|count[1] ; 3.556 ; 3.556 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]    ; clock_div:clk_div_1|count[1] ; 3.475 ; 3.475 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]    ; clock_div:clk_div_1|count[1] ; 3.436 ; 3.436 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]    ; clock_div:clk_div_1|count[1] ; 3.568 ; 3.568 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]    ; clock_div:clk_div_1|count[1] ; 3.617 ; 3.617 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]    ; clock_div:clk_div_1|count[1] ; 3.542 ; 3.542 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]    ; clock_div:clk_div_1|count[1] ; 3.408 ; 3.408 ; Rise       ; clock_div:clk_div_1|count[1] ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; KEY[*]    ; clock_div:clk_div_1|count[1] ; -1.725 ; -1.725 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]   ; clock_div:clk_div_1|count[1] ; -1.725 ; -1.725 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]   ; clock_div:clk_div_1|count[1] ; -1.725 ; -1.725 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]     ; clock_div:clk_div_1|count[1] ; -2.290 ; -2.290 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]    ; clock_div:clk_div_1|count[1] ; -2.579 ; -2.579 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]    ; clock_div:clk_div_1|count[1] ; -2.290 ; -2.290 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]    ; clock_div:clk_div_1|count[1] ; -2.521 ; -2.521 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]    ; clock_div:clk_div_1|count[1] ; -2.755 ; -2.755 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]    ; clock_div:clk_div_1|count[1] ; -2.674 ; -2.674 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]    ; clock_div:clk_div_1|count[1] ; -2.635 ; -2.635 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]    ; clock_div:clk_div_1|count[1] ; -2.767 ; -2.767 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]    ; clock_div:clk_div_1|count[1] ; -2.648 ; -2.648 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]    ; clock_div:clk_div_1|count[1] ; -2.573 ; -2.573 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]    ; clock_div:clk_div_1|count[1] ; -2.439 ; -2.439 ; Rise       ; clock_div:clk_div_1|count[1] ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; AUD_XCK   ; clock_div:clk_div_1|count[1] ; 1.944 ;       ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK  ; clock_div:clk_div_1|count[1] ; 3.521 ; 3.521 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT  ; clock_div:clk_div_1|count[1] ; 3.495 ; 3.495 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK   ; clock_div:clk_div_1|count[1] ;       ; 1.944 ; Fall       ; clock_div:clk_div_1|count[1] ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; AUD_XCK   ; clock_div:clk_div_1|count[1] ; 1.944 ;       ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK  ; clock_div:clk_div_1|count[1] ; 3.521 ; 3.521 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT  ; clock_div:clk_div_1|count[1] ; 3.495 ; 3.495 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK   ; clock_div:clk_div_1|count[1] ;       ; 1.944 ; Fall       ; clock_div:clk_div_1|count[1] ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+-------------------------------+----------+--------+----------+---------+---------------------+
; Clock                         ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack              ; -3.460   ; -2.690 ; -1.259   ; 0.589   ; -1.631              ;
;  CLOCK_50                     ; 0.136    ; -2.690 ; N/A      ; N/A     ; -1.631              ;
;  clock_div:clk_div_1|count[1] ; -3.460   ; 0.215  ; -1.259   ; 0.589   ; -0.611              ;
; Design-wide TNS               ; -142.217 ; -2.69  ; -48.007  ; 0.0     ; -81.061             ;
;  CLOCK_50                     ; 0.000    ; -2.690 ; N/A      ; N/A     ; -4.075              ;
;  clock_div:clk_div_1|count[1] ; -142.217 ; 0.000  ; -48.007  ; 0.000   ; -76.986             ;
+-------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; KEY[*]    ; clock_div:clk_div_1|count[1] ; 3.875 ; 3.875 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]   ; clock_div:clk_div_1|count[1] ; 3.875 ; 3.875 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]   ; clock_div:clk_div_1|count[1] ; 3.874 ; 3.874 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]     ; clock_div:clk_div_1|count[1] ; 8.597 ; 8.597 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]    ; clock_div:clk_div_1|count[1] ; 8.093 ; 8.093 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]    ; clock_div:clk_div_1|count[1] ; 8.597 ; 8.597 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]    ; clock_div:clk_div_1|count[1] ; 8.215 ; 8.215 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]    ; clock_div:clk_div_1|count[1] ; 8.489 ; 8.489 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]    ; clock_div:clk_div_1|count[1] ; 8.351 ; 8.351 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]    ; clock_div:clk_div_1|count[1] ; 8.221 ; 8.221 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]    ; clock_div:clk_div_1|count[1] ; 8.510 ; 8.510 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]    ; clock_div:clk_div_1|count[1] ; 8.572 ; 8.572 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]    ; clock_div:clk_div_1|count[1] ; 8.449 ; 8.449 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]    ; clock_div:clk_div_1|count[1] ; 8.030 ; 8.030 ; Rise       ; clock_div:clk_div_1|count[1] ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; KEY[*]    ; clock_div:clk_div_1|count[1] ; -1.725 ; -1.725 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]   ; clock_div:clk_div_1|count[1] ; -1.725 ; -1.725 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]   ; clock_div:clk_div_1|count[1] ; -1.725 ; -1.725 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]     ; clock_div:clk_div_1|count[1] ; -2.290 ; -2.290 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]    ; clock_div:clk_div_1|count[1] ; -2.579 ; -2.579 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]    ; clock_div:clk_div_1|count[1] ; -2.290 ; -2.290 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]    ; clock_div:clk_div_1|count[1] ; -2.521 ; -2.521 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]    ; clock_div:clk_div_1|count[1] ; -2.755 ; -2.755 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]    ; clock_div:clk_div_1|count[1] ; -2.674 ; -2.674 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]    ; clock_div:clk_div_1|count[1] ; -2.635 ; -2.635 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]    ; clock_div:clk_div_1|count[1] ; -2.767 ; -2.767 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]    ; clock_div:clk_div_1|count[1] ; -2.648 ; -2.648 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]    ; clock_div:clk_div_1|count[1] ; -2.573 ; -2.573 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]    ; clock_div:clk_div_1|count[1] ; -2.439 ; -2.439 ; Rise       ; clock_div:clk_div_1|count[1] ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; AUD_XCK   ; clock_div:clk_div_1|count[1] ; 4.036 ;       ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK  ; clock_div:clk_div_1|count[1] ; 6.534 ; 6.534 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT  ; clock_div:clk_div_1|count[1] ; 6.645 ; 6.645 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK   ; clock_div:clk_div_1|count[1] ;       ; 4.036 ; Fall       ; clock_div:clk_div_1|count[1] ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; AUD_XCK   ; clock_div:clk_div_1|count[1] ; 1.944 ;       ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK  ; clock_div:clk_div_1|count[1] ; 3.521 ; 3.521 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT  ; clock_div:clk_div_1|count[1] ; 3.495 ; 3.495 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK   ; clock_div:clk_div_1|count[1] ;       ; 1.944 ; Fall       ; clock_div:clk_div_1|count[1] ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                         ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CLOCK_50                     ; CLOCK_50                     ; 2        ; 0        ; 0        ; 0        ;
; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; 1        ; 1        ; 0        ; 0        ;
; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 745      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                          ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CLOCK_50                     ; CLOCK_50                     ; 2        ; 0        ; 0        ; 0        ;
; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; 1        ; 1        ; 0        ; 0        ;
; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 745      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 59       ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 59       ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 72    ; 72   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 06 10:35:49 2018
Info: Command: quartus_sta AudioBocs -c audio_synth_top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'audio_synth_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_div:clk_div_1|count[1] clock_div:clk_div_1|count[1]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.460      -142.217 clock_div:clk_div_1|count[1] 
    Info (332119):     0.136         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -2.690
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.690        -2.690 CLOCK_50 
    Info (332119):     0.445         0.000 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case recovery slack is -1.259
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.259       -48.007 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case removal slack is 1.189
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.189         0.000 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631        -4.075 CLOCK_50 
    Info (332119):    -0.611       -76.986 clock_div:clk_div_1|count[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.726
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.726       -24.042 clock_div:clk_div_1|count[1] 
    Info (332119):     0.641         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.721
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.721        -1.721 CLOCK_50 
    Info (332119):     0.215         0.000 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case recovery slack is -0.023
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.023        -0.092 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case removal slack is 0.589
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.589         0.000 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -3.380 CLOCK_50 
    Info (332119):    -0.500       -63.000 clock_div:clk_div_1|count[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 405 megabytes
    Info: Processing ended: Fri Apr 06 10:35:50 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


