LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY controlUnit IS
	PORT (

		opCode : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
		clk : IN STD_LOGIC;
		fetchSignals : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
		regFileSignals : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
		executeSignals : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
		memorySignals : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		isImm : OUT STD_LOGIC;
		lastOpCode : OUT STD_LOGIC_VECTOR (5 DOWNTO 0)
		-- Fetch-->jmp,jx,ret
		-- Regfile-->wb,wb,ren,memReg,swap,flush
		-- Exec-->aluEn,Reg/Imm Op2,flush
		-- Memory-->AddSel1,AddSel2,DataSel,MemR,MemW,memprotect,memfree
		--AddSel1=0 -->when use SP 
		--AddSel=1 --> when use EA

	);
END controlUnit;

ARCHITECTURE archControlUnit OF controlUnit IS
	SIGNAL isImmediate : STD_LOGIC;
	SIGNAL lastOpCode_sig : STD_LOGIC_VECTOR (5 DOWNTO 0);
	SIGNAL RS : STD_LOGIC_VECTOR(4 DOWNTO 0) := "00000";
BEGIN

	regFileSignals <= (OTHERS => '0') OR RS;

	PROCESS (opCode)
	BEGIN
		fetchSignals <= (OTHERS => '0');
		RS <= (OTHERS => '0');
		executeSignals <= (OTHERS => '0');
		memorySignals <= (OTHERS => '0');
		--register --> memReg=1
		--memory--> memReg=0
		IF isImmediate = '1' THEN
			isImm <= '1';
			RS(2) <= '0'; --ren
			isImmediate <= '0';
			CASE lastOpCode_sig IS
				WHEN "100011" =>
					-- LDD
					RS(0) <= '1'; --Wb
					executeSignals(0) <= '1'; --aluEn
					memorySignals(0) <= '0'; --AddressSel
					memorySignals(1) <= '1'; --AddressSel
					memorySignals(3) <= '1'; --memRead
				WHEN "010010" =>
					-- ADDI
					RS(0) <= '1'; --Wb
					executeSignals(0) <= '1'; --aluEn
					executeSignals(1) <= '1'; --Reg/Imm Op2
					RS(3) <= '1'; --memReg
				WHEN "011000" =>
					-- BITSET
					RS(0) <= '1'; --Wb
					executeSignals(0) <= '1'; --aluEn
					executeSignals(1) <= '1'; --Reg/Imm Op2
					RS(3) <= '1'; --memReg
				WHEN "011001" =>
					-- RCL
					RS(0) <= '1'; --Wb
					executeSignals(0) <= '1'; --aluEn
					executeSignals(1) <= '1'; --Reg/Imm Op2
					RS(3) <= '1'; --memReg
				WHEN "011010" =>
					-- RCR
					RS(0) <= '1'; --Wb
					executeSignals(0) <= '1'; --aluEn
					executeSignals(1) <= '1'; --Reg/Imm Op2
					RS(3) <= '1'; --memReg
				WHEN OTHERS =>
					fetchSignals <= (OTHERS => '0');
					RS <= (OTHERS => '0');
					executeSignals <= (OTHERS => '0');
					memorySignals <= (OTHERS => '0');
			END CASE;
		ELSE
			isImm <= '0';
			CASE opCode IS
				WHEN "000001" =>
					-- NOT
					isImmediate <= '0';
					RS(3) <= '1'; --memReg
					RS(0) <= '1'; --wb
					executeSignals(0) <= '1'; --aluEn
					RS(2) <= '1'; --ren

				WHEN "000100" =>
					-- DEC
					isImmediate <= '0';
					RS(3) <= '1'; --memReg
					RS(0) <= '1'; --wb
					executeSignals(0) <= '1'; --aluEn
					RS(2) <= '1'; --ren

				WHEN "010101" =>
					-- OR
					isImmediate <= '0';
					RS(3) <= '1'; --memReg
					RS(0) <= '1'; --wb
					executeSignals(0) <= '1'; --aluEn
					RS(2) <= '1'; --ren

				WHEN "000101" =>
					-- OUT
					isImmediate <= '0';
					RS(3) <= '1'; --memReg
					executeSignals(0) <= '1'; --aluEn
					RS(2) <= '1'; --ren

				WHEN "100101" =>
					-- PROTECT
					isImmediate <= '0';
					memorySignals(0) <= '1'; --AddressSel
					memorySignals(1) <= '0'; --AddressSel
					memorySignals(5) <= '1'; --protect
					executeSignals(0) <= '1'; --aluEn
					RS(2) <= '1'; --ren

				WHEN "100011" =>
					-- LDD 
					isImmediate <= '1';
					RS(0) <= '0'; --Wb
					executeSignals(0) <= '0'; --aluEn
					RS(2) <= '1'; --ren
				WHEN "010010" =>
					--ADDI
					isImmediate <= '1';
					RS(0) <= '0'; --Wb
					executeSignals(0) <= '0'; --aluEn
					RS(2) <= '1'; --ren
				WHEN "011000" =>
					--BITSET
					isImmediate <= '1';
					RS(0) <= '0'; --Wb
					executeSignals(0) <= '0'; --aluEn
					RS(2) <= '1'; --ren
				WHEN "011001" =>
					--RCL
					isImmediate <= '1';
					RS(0) <= '0'; --Wb
					executeSignals(0) <= '0'; --aluEn
					RS(2) <= '1'; --ren
				WHEN "011010" =>
					--RCR
					isImmediate <= '1';
					RS(0) <= '0'; --Wb
					executeSignals(0) <= '0'; --aluEn
					RS(2) <= '1'; --ren
				WHEN OTHERS =>
					fetchSignals <= (OTHERS => '0');
					RS <= (OTHERS => '0');
					executeSignals <= (OTHERS => '0');
					memorySignals <= (OTHERS => '0');
			END CASE;

		END IF;
		lastOpCode_sig <= opCode;
		lastOpCode <= lastOpCode_sig;
	END PROCESS;
END archControlUnit;