<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v</a>
defines: 
time_elapsed: 0.536s
ram usage: 28780 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpzqnrvr0y/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:1</a>: No timescale set for &#34;decoder&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:1</a>: Compile module &#34;work@decoder&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:1</a>: Top level module &#34;work@decoder&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpzqnrvr0y/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_decoder
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpzqnrvr0y/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpzqnrvr0y/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@decoder)
 |vpiName:work@decoder
 |uhdmallPackages:
 \_package: builtin, parent:work@decoder
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@decoder, file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v</a>, line:1, parent:work@decoder
   |vpiDefName:work@decoder
   |vpiFullName:work@decoder
   |vpiPort:
   \_port: (in), line:1
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:1
         |vpiName:in
         |vpiFullName:work@decoder.in
   |vpiPort:
   \_port: (out), line:1
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:4
         |vpiName:out
         |vpiFullName:work@decoder.out
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:5
     |vpiRhs:
     \_operation: , line:5
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:5
         |vpiOpType:32
         |vpiOperand:
         \_operation: , line:5
           |vpiOpType:32
           |vpiOperand:
           \_operation: , line:5
             |vpiOpType:32
             |vpiOperand:
             \_operation: , line:5
               |vpiOpType:32
               |vpiOperand:
               \_operation: , line:5
                 |vpiOpType:32
                 |vpiOperand:
                 \_operation: , line:5
                   |vpiOpType:32
                   |vpiOperand:
                   \_operation: , line:5
                     |vpiOpType:32
                     |vpiOperand:
                     \_operation: , line:5
                       |vpiOpType:14
                       |vpiOperand:
                       \_ref_obj: (in), line:5
                         |vpiName:in
                         |vpiFullName:work@decoder.in
                       |vpiOperand:
                       \_constant: , line:5
                         |vpiConstType:3
                         |vpiDecompile:3&#39;b000
                         |vpiSize:3
                         |BIN:3&#39;b000
                     |vpiOperand:
                     \_constant: , line:5
                       |vpiConstType:3
                       |vpiDecompile:8&#39;b0000_0001
                       |vpiSize:8
                       |BIN:8&#39;b0000_0001
                     |vpiOperand:
                     \_operation: , line:6
                       |vpiOpType:14
                       |vpiOperand:
                       \_ref_obj: (in), line:6
                         |vpiName:in
                         |vpiFullName:work@decoder.in
                       |vpiOperand:
                       \_constant: , line:6
                         |vpiConstType:3
                         |vpiDecompile:3&#39;b001
                         |vpiSize:3
                         |BIN:3&#39;b001
                   |vpiOperand:
                   \_constant: , line:6
                     |vpiConstType:3
                     |vpiDecompile:8&#39;b0000_0010
                     |vpiSize:8
                     |BIN:8&#39;b0000_0010
                   |vpiOperand:
                   \_operation: , line:7
                     |vpiOpType:14
                     |vpiOperand:
                     \_ref_obj: (in), line:7
                       |vpiName:in
                       |vpiFullName:work@decoder.in
                     |vpiOperand:
                     \_constant: , line:7
                       |vpiConstType:3
                       |vpiDecompile:3&#39;b010
                       |vpiSize:3
                       |BIN:3&#39;b010
                 |vpiOperand:
                 \_constant: , line:7
                   |vpiConstType:3
                   |vpiDecompile:8&#39;b0000_0100
                   |vpiSize:8
                   |BIN:8&#39;b0000_0100
                 |vpiOperand:
                 \_operation: , line:8
                   |vpiOpType:14
                   |vpiOperand:
                   \_ref_obj: (in), line:8
                     |vpiName:in
                     |vpiFullName:work@decoder.in
                   |vpiOperand:
                   \_constant: , line:8
                     |vpiConstType:3
                     |vpiDecompile:3&#39;b011
                     |vpiSize:3
                     |BIN:3&#39;b011
               |vpiOperand:
               \_constant: , line:8
                 |vpiConstType:3
                 |vpiDecompile:8&#39;b0000_1000
                 |vpiSize:8
                 |BIN:8&#39;b0000_1000
               |vpiOperand:
               \_operation: , line:9
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (in), line:9
                   |vpiName:in
                   |vpiFullName:work@decoder.in
                 |vpiOperand:
                 \_constant: , line:9
                   |vpiConstType:3
                   |vpiDecompile:3&#39;b100
                   |vpiSize:3
                   |BIN:3&#39;b100
             |vpiOperand:
             \_constant: , line:9
               |vpiConstType:3
               |vpiDecompile:8&#39;b0001_0000
               |vpiSize:8
               |BIN:8&#39;b0001_0000
             |vpiOperand:
             \_operation: , line:10
               |vpiOpType:14
               |vpiOperand:
               \_ref_obj: (in), line:10
                 |vpiName:in
                 |vpiFullName:work@decoder.in
               |vpiOperand:
               \_constant: , line:10
                 |vpiConstType:3
                 |vpiDecompile:3&#39;b101
                 |vpiSize:3
                 |BIN:3&#39;b101
           |vpiOperand:
           \_constant: , line:10
             |vpiConstType:3
             |vpiDecompile:8&#39;b0010_0000
             |vpiSize:8
             |BIN:8&#39;b0010_0000
           |vpiOperand:
           \_operation: , line:11
             |vpiOpType:14
             |vpiOperand:
             \_ref_obj: (in), line:11
               |vpiName:in
               |vpiFullName:work@decoder.in
             |vpiOperand:
             \_constant: , line:11
               |vpiConstType:3
               |vpiDecompile:3&#39;b110
               |vpiSize:3
               |BIN:3&#39;b110
         |vpiOperand:
         \_constant: , line:11
           |vpiConstType:3
           |vpiDecompile:8&#39;b0100_0000
           |vpiSize:8
           |BIN:8&#39;b0100_0000
         |vpiOperand:
         \_operation: , line:12
           |vpiOpType:14
           |vpiOperand:
           \_ref_obj: (in), line:12
             |vpiName:in
             |vpiFullName:work@decoder.in
           |vpiOperand:
           \_constant: , line:12
             |vpiConstType:3
             |vpiDecompile:3&#39;b111
             |vpiSize:3
             |BIN:3&#39;b111
       |vpiOperand:
       \_constant: , line:12
         |vpiConstType:3
         |vpiDecompile:8&#39;b1000_0000
         |vpiSize:8
         |BIN:8&#39;b1000_0000
       |vpiOperand:
       \_constant: , line:12
         |vpiConstType:5
         |vpiDecompile:8&#39;h00
         |vpiSize:8
         |HEX:8&#39;h00
     |vpiLhs:
     \_ref_obj: (out), line:5
       |vpiName:out
       |vpiFullName:work@decoder.out
   |vpiNet:
   \_logic_net: (out), line:4
   |vpiNet:
   \_logic_net: (in), line:1
 |uhdmtopModules:
 \_module: work@decoder (work@decoder), file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v</a>, line:1
   |vpiDefName:work@decoder
   |vpiName:work@decoder
   |vpiPort:
   \_port: (in), line:1, parent:work@decoder
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:1, parent:work@decoder
         |vpiName:in
         |vpiFullName:work@decoder.in
         |vpiRange:
         \_range: , line:2
           |vpiLeftRange:
           \_constant: , line:2
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:2
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (out), line:1, parent:work@decoder
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:4, parent:work@decoder
         |vpiName:out
         |vpiFullName:work@decoder.out
         |vpiNetType:1
         |vpiRange:
         \_range: , line:4
           |vpiLeftRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiNet:
   \_logic_net: (out), line:4, parent:work@decoder
   |vpiNet:
   \_logic_net: (in), line:1, parent:work@decoder
Object: \work_decoder of type 3000
Object: \work_decoder of type 32
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_decoder of type 32
Object: \in of type 44
Object: \out of type 44
Object:  of type 8
Object: \out of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \in of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object: \in of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object: \in of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object: \in of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object: \in of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object: \in of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object: \in of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object: \in of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object: \in of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_decoder&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25913f0] str=&#39;\work_decoder&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:1</a>.0-1.0&gt; [0x2591630] str=&#39;\in&#39; input port=1
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:2</a>.0-2.0&gt; [0x25918c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:2</a>.0-2.0&gt; [0x2591db0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:2</a>.0-2.0&gt; [0x2592040] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:1</a>.0-1.0&gt; [0x2592210] str=&#39;\out&#39; output reg port=2
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:4</a>.0-4.0&gt; [0x2592330]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:4</a>.0-4.0&gt; [0x25926b0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:4</a>.0-4.0&gt; [0x2592880] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a73d0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x2592c00] str=&#39;\out&#39;
        AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x2592a50]
          AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a7750]
            AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a7870]
              AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a7ac0]
                AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a7f80]
                  AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a84a0]
                    AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a8a20]
                      AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a9000]
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a9640]
                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a9800]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a9e50] str=&#39;\in&#39;
                            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25aa440] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25aa610] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:6</a>.0-6.0&gt; [0x25aa2e0]
                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25aa7a0]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:6</a>.0-6.0&gt; [0x25aa900] str=&#39;\in&#39;
                            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:6</a>.0-6.0&gt; [0x25aac80] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:6</a>.0-6.0&gt; [0x25aae50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:7</a>.0-7.0&gt; [0x25aab20]
                        AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25aafe0]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:7</a>.0-7.0&gt; [0x25ab100] str=&#39;\in&#39;
                          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:7</a>.0-7.0&gt; [0x25ab440] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:7</a>.0-7.0&gt; [0x25ab610] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:8</a>.0-8.0&gt; [0x25ab300]
                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25ab7a0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:8</a>.0-8.0&gt; [0x25ab8c0] str=&#39;\in&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:8</a>.0-8.0&gt; [0x25abc00] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:8</a>.0-8.0&gt; [0x25abdd0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:9</a>.0-9.0&gt; [0x25abac0]
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25abf60]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:9</a>.0-9.0&gt; [0x25ac080] str=&#39;\in&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:9</a>.0-9.0&gt; [0x25ac3c0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:9</a>.0-9.0&gt; [0x25ac590] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:10</a>.0-10.0&gt; [0x25ac280]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25ac720]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:10</a>.0-10.0&gt; [0x25ac840] str=&#39;\in&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:10</a>.0-10.0&gt; [0x25acb80] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:10</a>.0-10.0&gt; [0x25acd50] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:11</a>.0-11.0&gt; [0x25aca40]
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25acee0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:11</a>.0-11.0&gt; [0x25ad000] str=&#39;\in&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:11</a>.0-11.0&gt; [0x25ad340] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:11</a>.0-11.0&gt; [0x25ad510] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:12</a>.0-12.0&gt; [0x25ad200]
              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25ad6a0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:12</a>.0-12.0&gt; [0x25ad7c0] str=&#39;\in&#39;
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:12</a>.0-12.0&gt; [0x25adb20] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:12</a>.0-12.0&gt; [0x25adcf0] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:12</a>.0-12.0&gt; [0x25ade80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Warning: reg &#39;\out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25913f0] str=&#39;\work_decoder&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:1</a>.0-1.0&gt; [0x2591630] str=&#39;\in&#39; input basic_prep port=1 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:2</a>.0-2.0&gt; [0x25918c0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:2</a>.0-2.0&gt; [0x2591db0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:2</a>.0-2.0&gt; [0x2592040] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:1</a>.0-1.0&gt; [0x2592210] str=&#39;\out&#39; output reg basic_prep port=2 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:4</a>.0-4.0&gt; [0x2592330] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:4</a>.0-4.0&gt; [0x25926b0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:4</a>.0-4.0&gt; [0x2592880] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a73d0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x2592c00 -&gt; 0x2592210] str=&#39;\out&#39; basic_prep
        AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x2592a50] basic_prep
          AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a7750] basic_prep
            AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a7870] basic_prep
              AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a7ac0] basic_prep
                AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a7f80] basic_prep
                  AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a84a0] basic_prep
                    AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a8a20] basic_prep
                      AST_TERNARY &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a9000] basic_prep
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a9640] basic_prep
                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25a9800] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25a9e50 -&gt; 0x2591630] str=&#39;\in&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25aa440] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&gt; [0x25aa610] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:6</a>.0-6.0&gt; [0x25aa2e0] basic_prep
                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25aa7a0] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:6</a>.0-6.0&gt; [0x25aa900 -&gt; 0x2591630] str=&#39;\in&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:6</a>.0-6.0&gt; [0x25aac80] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:6</a>.0-6.0&gt; [0x25aae50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:7</a>.0-7.0&gt; [0x25aab20] basic_prep
                        AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25aafe0] basic_prep
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:7</a>.0-7.0&gt; [0x25ab100 -&gt; 0x2591630] str=&#39;\in&#39; basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:7</a>.0-7.0&gt; [0x25ab440] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:7</a>.0-7.0&gt; [0x25ab610] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:8</a>.0-8.0&gt; [0x25ab300] basic_prep
                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25ab7a0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:8</a>.0-8.0&gt; [0x25ab8c0 -&gt; 0x2591630] str=&#39;\in&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:8</a>.0-8.0&gt; [0x25abc00] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:8</a>.0-8.0&gt; [0x25abdd0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:9</a>.0-9.0&gt; [0x25abac0] basic_prep
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25abf60] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:9</a>.0-9.0&gt; [0x25ac080 -&gt; 0x2591630] str=&#39;\in&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:9</a>.0-9.0&gt; [0x25ac3c0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:9</a>.0-9.0&gt; [0x25ac590] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:10</a>.0-10.0&gt; [0x25ac280] basic_prep
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25ac720] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:10</a>.0-10.0&gt; [0x25ac840 -&gt; 0x2591630] str=&#39;\in&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:10</a>.0-10.0&gt; [0x25acb80] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:10</a>.0-10.0&gt; [0x25acd50] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:11</a>.0-11.0&gt; [0x25aca40] basic_prep
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25acee0] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:11</a>.0-11.0&gt; [0x25ad000 -&gt; 0x2591630] str=&#39;\in&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:11</a>.0-11.0&gt; [0x25ad340] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:11</a>.0-11.0&gt; [0x25ad510] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:12</a>.0-12.0&gt; [0x25ad200] basic_prep
              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25ad6a0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:12</a>.0-12.0&gt; [0x25ad7c0 -&gt; 0x2591630] str=&#39;\in&#39; basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:12</a>.0-12.0&gt; [0x25adb20] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:12</a>.0-12.0&gt; [0x25adcf0] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:12</a>.0-12.0&gt; [0x25ade80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_decoder

2.2. Analyzing design hierarchy..
Top module:  \work_decoder
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_decoder..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_decoder ===

   Number of wires:                 32
   Number of wire bits:            506
   Number of public wires:           2
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $eq                             8
     $mux                            8
     $pos                            7
     $reduce_bool                    7

8. Executing CHECK pass (checking for obvious problems).
checking module work_decoder..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_decoder&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;in&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4 ]
        },
        &#34;out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 5, 6, 7, 8, 9, 10, 11, 12 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$eq$slpp_all/surelog.uhdm:0$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 13 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 14 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$17&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 15 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 16 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$21&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 17 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$25&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 18 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 19 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 20 ]
          }
        },
        &#34;$extend$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$11&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pos&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 20 ],
            &#34;Y&#34;: [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ]
          }
        },
        &#34;$extend$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$15&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pos&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 14 ],
            &#34;Y&#34;: [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ]
          }
        },
        &#34;$extend$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$19&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pos&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 15 ],
            &#34;Y&#34;: [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
          }
        },
        &#34;$extend$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$23&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pos&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 17 ],
            &#34;Y&#34;: [ 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148 ]
          }
        },
        &#34;$extend$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$27&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pos&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 18 ],
            &#34;Y&#34;: [ 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180 ]
          }
        },
        &#34;$extend$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pos&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 16 ],
            &#34;Y&#34;: [ 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212 ]
          }
        },
        &#34;$extend$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pos&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 19 ],
            &#34;Y&#34;: [ 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276 ],
            &#34;Y&#34;: [ 277 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309 ],
            &#34;Y&#34;: [ 310 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$18&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342 ],
            &#34;Y&#34;: [ 343 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$22&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375 ],
            &#34;Y&#34;: [ 376 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$26&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408 ],
            &#34;Y&#34;: [ 409 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$29&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441 ],
            &#34;Y&#34;: [ 442 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474 ],
            &#34;Y&#34;: [ 475 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 277 ],
            &#34;Y&#34;: [ 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 310 ],
            &#34;Y&#34;: [ 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$20&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 343 ],
            &#34;Y&#34;: [ 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$24&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 376 ],
            &#34;Y&#34;: [ 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$28&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 409 ],
            &#34;Y&#34;: [ 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$30&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 442 ],
            &#34;Y&#34;: [ 5, 6, 7, 8, 9, 10, 11, 12, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 13 ],
            &#34;Y&#34;: [ 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 475 ],
            &#34;Y&#34;: [ 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$eq$slpp_all/surelog.uhdm:0$13_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$17_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$21_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$25_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$extend$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$11_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$extend$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$15_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$extend$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$19_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$extend$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$23_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$extend$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$27_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$extend$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$extend$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 277 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$14_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 310 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$18_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 343 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$22_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 376 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$26_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 409 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$29_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 442 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 475 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$16_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$20_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$24_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$28_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$30_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5, 6, 7, 8, 9, 10, 11, 12, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34;
          }
        },
        &#34;in&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:1</a>.0-1.0&#34;
          }
        },
        &#34;out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5, 6, 7, 8, 9, 10, 11, 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_decoder&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_decoder(in, out);
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _00_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _01_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _02_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _03_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _04_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _05_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _06_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _07_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire [31:0] _08_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire [31:0] _09_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire [31:0] _10_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire [31:0] _11_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire [31:0] _12_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire [31:0] _13_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire [31:0] _14_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire _15_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire _16_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire _17_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire _18_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire _19_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire _20_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire _21_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire [31:0] _22_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire [31:0] _23_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire [31:0] _24_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire [31:0] _25_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire [31:0] _26_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire [31:0] _27_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire [31:0] _28_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *)
  wire [31:0] _29_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:1</a>.0-1.0&#34; *)
  input [2:0] in;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:1</a>.0-1.0&#34; *)
  output [7:0] out;
  assign _02_ = 32&#39;(in) == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d0;
  assign _00_ = 32&#39;(in) == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d4;
  assign _01_ = 32&#39;(in) == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d5;
  assign _05_ = 32&#39;(in) == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d1;
  assign _03_ = 32&#39;(in) == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d6;
  assign _04_ = 32&#39;(in) == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d7;
  assign _06_ = 32&#39;(in) == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d2;
  assign _07_ = 32&#39;(in) == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d3;
  assign _08_ = + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) _07_;
  assign _09_ = + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) _00_;
  assign _10_ = + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) _01_;
  assign _11_ = + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) _03_;
  assign _12_ = + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) _04_;
  assign _13_ = + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) _05_;
  assign _14_ = + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) _06_;
  assign _15_ = | (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) _29_;
  assign _16_ = | (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) _22_;
  assign _17_ = | (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) _23_;
  assign _18_ = | (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) _24_;
  assign _19_ = | (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) _25_;
  assign _20_ = | (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) _26_;
  assign _21_ = | (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) _28_;
  assign _22_ = _15_ ? (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) 32&#39;d0 : _08_;
  assign _23_ = _16_ ? (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) 32&#39;d0 : _09_;
  assign _24_ = _17_ ? (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) 32&#39;d1 : _10_;
  assign _25_ = _18_ ? (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) 32&#39;d2 : _11_;
  assign _26_ = _19_ ? (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) 32&#39;d4 : _12_;
  assign _27_ = _20_ ? (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) 32&#39;d8 : 32&#39;d0;
  assign _28_ = _02_ ? (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) 32&#39;d0 : _13_;
  assign _29_ = _21_ ? (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v:5</a>.0-5.0&#34; *) 32&#39;d0 : _14_;
  assign out = _27_[7:0];
endmodule

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: f60beb4450, CPU: user 0.04s system 0.00s, MEM: 15.84 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 66% 2x check (0 sec), 11% 2x write_verilog (0 sec), ...

</pre>
</body>