
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001289                       # Number of seconds simulated
sim_ticks                                  1288527723                       # Number of ticks simulated
final_tick                                 1288527723                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 224984                       # Simulator instruction rate (inst/s)
host_op_rate                                   224984                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              130976580                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694780                       # Number of bytes of host memory used
host_seconds                                     9.84                       # Real time elapsed on the host
sim_insts                                     2213354                       # Number of instructions simulated
sim_ops                                       2213354                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        123648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          6400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          6912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          6400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          4224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          6848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          6208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             620544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       123648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        152960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        79808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           79808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data            100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data            108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data            100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             66                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data            105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             97                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1247                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1247                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         95960683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        293743001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         10082825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5264924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          1142389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4966909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           496691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          5364262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           645698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4470218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst          2781469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4966909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst          3278160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5314593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           298015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          5215254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           943713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4321211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           198676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          3576175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           596029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          3476836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           397353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          3824520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           447022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4917240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           397353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4817902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           149007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4321211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           894044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4321211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             481591501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     95960683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     10082825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      1142389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       496691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       645698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst      2781469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst      3278160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       298015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       943713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       198676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       596029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       397353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       447022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       397353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       149007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       894044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        118709126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        61937356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             61937356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        61937356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        95960683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       293743001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        10082825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5264924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         1142389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4966909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          496691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         5364262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          645698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4470218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst         2781469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4966909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst         3278160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5314593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          298015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         5215254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          943713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4321211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          198676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         3576175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          596029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         3476836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          397353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         3824520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          447022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4917240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          397353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4817902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          149007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4321211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          894044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4321211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            543528857                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                133596                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           74695                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5730                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              86903                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66810                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           76.878819                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26564                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               93                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3663                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2892                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            771                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          248                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     183180                       # DTB read hits
system.cpu00.dtb.read_misses                      635                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 183815                       # DTB read accesses
system.cpu00.dtb.write_hits                    128037                       # DTB write hits
system.cpu00.dtb.write_misses                    1049                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                129086                       # DTB write accesses
system.cpu00.dtb.data_hits                     311217                       # DTB hits
system.cpu00.dtb.data_misses                     1684                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 312901                       # DTB accesses
system.cpu00.itb.fetch_hits                    150127                       # ITB hits
system.cpu00.itb.fetch_misses                     151                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                150278                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2104                       # Number of system calls
system.cpu00.numCycles                        1037166                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            83245                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1195567                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    133596                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            96266                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      733622                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12838                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                364                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6189                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          613                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  150127                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2622                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           830452                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.439658                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.707482                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 610477     73.51%     73.51% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16693      2.01%     75.52% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  18479      2.23%     77.75% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  17470      2.10%     79.85% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37877      4.56%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  16162      1.95%     86.36% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18758      2.26%     88.62% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11648      1.40%     90.02% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  82888      9.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             830452                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.128809                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.152725                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  90658                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              571918                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  128656                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               34547                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4673                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26502                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1787                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1127135                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7354                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4673                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 106846                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 92711                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       221999                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147004                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              257219                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1107555                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2744                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                24977                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2319                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               219634                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            759400                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1371506                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1213530                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155689                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668982                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  90418                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4086                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1713                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  154768                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179971                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135483                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32337                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12744                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   970718                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2801                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  955230                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1857                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        103424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        52036                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          424                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       830452                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.150253                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.912680                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            528188     63.60%     63.60% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             75750      9.12%     72.72% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             62245      7.50%     80.22% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             46793      5.63%     85.85% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43669      5.26%     91.11% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             29030      3.50%     94.61% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26124      3.15%     97.75% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11183      1.35%     99.10% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7470      0.90%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        830452                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4761     15.26%     15.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.13%     28.39% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     28.39% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  79      0.25%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5959     19.10%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                10032     32.16%     79.90% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6270     20.10%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              552052     57.79%     57.79% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12787      1.34%     59.13% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.13% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35715      3.74%     62.87% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     62.87% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     62.87% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37103      3.88%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.76% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             186936     19.57%     86.33% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130613     13.67%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               955230                       # Type of FU issued
system.cpu00.iq.rate                         0.921000                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     31198                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032660                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2530326                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          954114                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       815054                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243641                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123254                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116954                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               861233                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125195                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21231                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18958                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          436                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15955                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          222                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        12256                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4673                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 23074                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               59957                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1081250                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1473                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179971                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135483                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1625                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  172                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               59714                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          436                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1597                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3159                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4756                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              947820                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              183836                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7410                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107731                       # number of nop insts executed
system.cpu00.iew.exec_refs                     312930                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110580                       # Number of branches executed
system.cpu00.iew.exec_stores                   129094                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.913856                       # Inst execution rate
system.cpu00.iew.wb_sent                       935255                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      932008                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  546196                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  779041                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.898610                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701113                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        107859                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2377                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3984                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       813515                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.190832                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.295715                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       565087     69.46%     69.46% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        52068      6.40%     75.86% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51244      6.30%     82.16% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        29973      3.68%     85.85% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        34857      4.28%     90.13% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         9022      1.11%     91.24% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12808      1.57%     92.81% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         4749      0.58%     93.40% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53707      6.60%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       813515                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968760                       # Number of instructions committed
system.cpu00.commit.committedOps               968760                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280541                       # Number of memory references committed
system.cpu00.commit.loads                      161013                       # Number of loads committed
system.cpu00.commit.membars                      1038                       # Number of memory barriers committed
system.cpu00.commit.branches                   100167                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792222                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22221                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98666     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503388     51.96%     62.15% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162051     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119529     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968760                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53707                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1832436                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2170295                       # The number of ROB writes
system.cpu00.timesIdled                          1442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        206714                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      72679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    870094                       # Number of Instructions Simulated
system.cpu00.committedOps                      870094                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.192016                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.192016                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.838915                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.838915                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1144619                       # number of integer regfile reads
system.cpu00.int_regfile_writes                613354                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151789                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102892                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4780                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2258                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           17312                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          62.975326                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            219435                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           17376                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           12.628626                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        62206380                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    62.975326                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.983989                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.983989                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          560109                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         560109                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       136564                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        136564                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        80837                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        80837                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          836                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          836                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1115                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1115                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       217401                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         217401                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       217401                       # number of overall hits
system.cpu00.dcache.overall_hits::total        217401                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        14016                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        14016                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        37566                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        37566                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          357                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          357                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           10                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        51582                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        51582                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        51582                       # number of overall misses
system.cpu00.dcache.overall_misses::total        51582                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    488981853                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    488981853                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5459131592                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5459131592                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3496932                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3496932                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       365715                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       365715                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5948113445                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5948113445                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5948113445                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5948113445                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150580                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150580                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118403                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118403                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1125                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1125                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268983                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268983                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268983                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268983                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.093080                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.093080                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.317272                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.317272                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.299246                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.299246                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.008889                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.008889                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.191767                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.191767                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.191767                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.191767                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 34887.403896                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 34887.403896                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 145321.077357                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 145321.077357                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data  9795.327731                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total  9795.327731                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 36571.500000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 36571.500000                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 115313.742100                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 115313.742100                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 115313.742100                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 115313.742100                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       162578                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            3525                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    46.121418                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        12788                       # number of writebacks
system.cpu00.dcache.writebacks::total           12788                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         4388                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         4388                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        29818                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        29818                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          168                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          168                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        34206                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        34206                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        34206                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        34206                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         9628                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         9628                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         7748                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         7748                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          189                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          189                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            8                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        17376                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        17376                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        17376                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        17376                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    276434100                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    276434100                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1158280793                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1158280793                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1631205                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1631205                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       356427                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       356427                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1434714893                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1434714893                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1434714893                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1434714893                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.063939                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.063939                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.065438                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.065438                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.158424                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.158424                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.007111                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.007111                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.064599                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.064599                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.064599                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.064599                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 28711.476942                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 28711.476942                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 149494.165333                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 149494.165333                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  8630.714286                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8630.714286                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 44553.375000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 44553.375000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 82568.766862                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 82568.766862                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 82568.766862                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 82568.766862                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7393                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.845964                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            141154                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7905                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.856293                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       791112366                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.845964                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.921574                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.921574                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          308147                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         308147                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       141154                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        141154                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       141154                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         141154                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       141154                       # number of overall hits
system.cpu00.icache.overall_hits::total        141154                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8967                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8967                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8967                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8967                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8967                       # number of overall misses
system.cpu00.icache.overall_misses::total         8967                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    674488740                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    674488740                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    674488740                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    674488740                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    674488740                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    674488740                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       150121                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       150121                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       150121                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       150121                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       150121                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       150121                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059732                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059732                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059732                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059732                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059732                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059732                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 75218.996320                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 75218.996320                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 75218.996320                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 75218.996320                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 75218.996320                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 75218.996320                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          801                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              23                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    34.826087                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7393                       # number of writebacks
system.cpu00.icache.writebacks::total            7393                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1062                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1062                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1062                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1062                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1062                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1062                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7905                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7905                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7905                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7905                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7905                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7905                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    488490735                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    488490735                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    488490735                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    488490735                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    488490735                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    488490735                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052658                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052658                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052658                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052658                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052658                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052658                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 61795.159393                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 61795.159393                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 61795.159393                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 61795.159393                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 61795.159393                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 61795.159393                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 31686                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           24250                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1354                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              24423                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 15874                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           64.996110                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  3318                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            87                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                8                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             79                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      24217                       # DTB read hits
system.cpu01.dtb.read_misses                      418                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  24635                       # DTB read accesses
system.cpu01.dtb.write_hits                      7786                       # DTB write hits
system.cpu01.dtb.write_misses                      20                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  7806                       # DTB write accesses
system.cpu01.dtb.data_hits                      32003                       # DTB hits
system.cpu01.dtb.data_misses                      438                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  32441                       # DTB accesses
system.cpu01.itb.fetch_hits                     28593                       # ITB hits
system.cpu01.itb.fetch_misses                      57                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 28650                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         106372                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            13483                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       179339                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     31686                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            19200                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       57891                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  2983                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1972                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   28593                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 561                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            74923                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.393644                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.931975                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  38795     51.78%     51.78% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   2133      2.85%     54.63% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   2891      3.86%     58.49% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   5438      7.26%     65.74% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   8625     11.51%     77.26% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   1262      1.68%     78.94% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   5137      6.86%     85.80% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   1658      2.21%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   8984     11.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              74923                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.297879                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.685961                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  14667                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               28679                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   28213                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2333                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1021                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               3453                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 478                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               162697                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                2005                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1021                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  16192                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                 10819                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        13181                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   28911                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                4789                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               158213                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 540                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  998                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 2664                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  403                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            105266                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              190484                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         177801                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12677                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               83309                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  21957                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              379                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          361                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    8853                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              24971                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              9322                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            1983                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           1048                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   135378                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               614                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  130752                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             412                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         24393                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        11449                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          151                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        74923                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.745152                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.254052                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             38713     51.67%     51.67% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              5234      6.99%     58.66% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              8100     10.81%     69.47% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              6417      8.56%     78.03% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              3994      5.33%     83.36% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              3943      5.26%     88.63% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              6284      8.39%     97.01% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1232      1.64%     98.66% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              1006      1.34%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         74923                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1148     35.26%     35.26% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     35.26% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                 101      3.10%     38.36% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     38.36% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     38.36% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                369     11.33%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     49.69% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  996     30.59%     80.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 642     19.72%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               92283     70.58%     70.58% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                179      0.14%     70.72% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     70.72% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2922      2.23%     72.95% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     72.95% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     72.95% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1928      1.47%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.43% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              25253     19.31%     93.74% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              8183      6.26%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               130752                       # Type of FU issued
system.cpu01.iq.rate                         1.229196                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      3256                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.024902                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           316321                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          147136                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       116500                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23774                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13292                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10370                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               121761                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12243                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           1099                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         4306                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         2739                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         1045                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1021                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  3768                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1258                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            152540                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             294                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               24971                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               9322                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              328                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   37                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1206                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          308                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          744                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1052                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              129027                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               24635                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1725                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       16548                       # number of nop insts executed
system.cpu01.iew.exec_refs                      32441                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  26230                       # Number of branches executed
system.cpu01.iew.exec_stores                     7806                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.212979                       # Inst execution rate
system.cpu01.iew.wb_sent                       127703                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      126870                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   73196                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   90380                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.192701                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.809869                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         25823                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           463                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             884                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        71075                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.767640                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.773954                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        43001     60.50%     60.50% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         6415      9.03%     69.53% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3522      4.96%     74.48% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1636      2.30%     76.78% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         2024      2.85%     79.63% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         3824      5.38%     85.01% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          778      1.09%     86.11% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         3616      5.09%     91.19% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         6259      8.81%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        71075                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             125635                       # Number of instructions committed
system.cpu01.commit.committedOps               125635                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        27248                       # Number of memory references committed
system.cpu01.commit.loads                       20665                       # Number of loads committed
system.cpu01.commit.membars                       215                       # Number of memory barriers committed
system.cpu01.commit.branches                    23296                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  106646                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               2230                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        14040     11.18%     11.18% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          79205     63.04%     74.22% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.09%     74.31% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     74.31% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      2.29%     76.60% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     76.60% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     76.60% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.53%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.13% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         20880     16.62%     94.75% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         6597      5.25%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          125635                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                6259                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     214987                       # The number of ROB reads
system.cpu01.rob.rob_writes                    306748                       # The number of ROB writes
system.cpu01.timesIdled                           312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         31449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     955456                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    111599                       # Number of Instructions Simulated
system.cpu01.committedOps                      111599                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.953163                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.953163                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.049139                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.049139                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 161637                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 87569                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11108                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8141                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   733                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  347                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements            1145                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          20.684776                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             25416                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1203                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           21.127182                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1137250584                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    20.684776                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.323200                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.323200                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           59014                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          59014                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        19493                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         19493                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         5492                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         5492                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data          115                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          115                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data          112                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          112                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        24985                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          24985                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        24985                       # number of overall hits
system.cpu01.dcache.overall_hits::total         24985                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2515                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2515                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          932                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          932                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           79                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           79                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           45                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3447                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3447                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3447                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3447                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    145099458                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    145099458                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     89063716                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     89063716                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data      1307286                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total      1307286                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       479493                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       479493                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       253098                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       253098                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    234163174                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    234163174                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    234163174                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    234163174                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        22008                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        22008                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         6424                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         6424                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          157                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          157                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        28432                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        28432                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        28432                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        28432                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.114277                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.114277                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.145081                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.145081                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.407216                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.407216                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.286624                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.286624                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.121237                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.121237                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.121237                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.121237                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 57693.621471                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 57693.621471                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 95561.927039                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 95561.927039                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 16547.924051                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 16547.924051                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 10655.400000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 10655.400000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 67932.455469                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 67932.455469                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 67932.455469                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 67932.455469                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         3012                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             149                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    20.214765                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          649                       # number of writebacks
system.cpu01.dcache.writebacks::total             649                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1356                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1356                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          610                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          610                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           18                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1966                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1966                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1966                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1966                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1159                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1159                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          322                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          322                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           61                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           44                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1481                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1481                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1481                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1481                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     49587471                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     49587471                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     25212253                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     25212253                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       642033                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       642033                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       430731                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       430731                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       250776                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       250776                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     74799724                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     74799724                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     74799724                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     74799724                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.052663                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.052663                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.050125                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.050125                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.314433                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.314433                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.280255                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.280255                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.052089                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.052089                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.052089                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.052089                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 42784.703192                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 42784.703192                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 78298.922360                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 78298.922360                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 10525.131148                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10525.131148                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  9789.340909                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  9789.340909                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 50506.228224                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 50506.228224                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 50506.228224                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 50506.228224                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             481                       # number of replacements
system.cpu01.icache.tags.tagsinuse         121.336568                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             27397                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             962                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           28.479210                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   121.336568                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.236985                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.236985                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           58146                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          58146                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        27397                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         27397                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        27397                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          27397                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        27397                       # number of overall hits
system.cpu01.icache.overall_hits::total         27397                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1195                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1195                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1195                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1195                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1195                       # number of overall misses
system.cpu01.icache.overall_misses::total         1195                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst    104020955                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total    104020955                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst    104020955                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total    104020955                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst    104020955                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total    104020955                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        28592                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        28592                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        28592                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        28592                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        28592                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        28592                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.041795                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.041795                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.041795                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.041795                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.041795                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.041795                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 87046.824268                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 87046.824268                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 87046.824268                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 87046.824268                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 87046.824268                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 87046.824268                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           44                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          481                       # number of writebacks
system.cpu01.icache.writebacks::total             481                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          233                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          233                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          233                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          233                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          233                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          233                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          962                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          962                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          962                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          962                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          962                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          962                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     74746340                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     74746340                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     74746340                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     74746340                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     74746340                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     74746340                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.033646                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.033646                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.033646                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.033646                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.033646                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.033646                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 77698.898129                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 77698.898129                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 77698.898129                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 77698.898129                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 77698.898129                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 77698.898129                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 30429                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           23635                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1295                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              22867                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 15099                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           66.029650                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  2971                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           105                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                5                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      22630                       # DTB read hits
system.cpu02.dtb.read_misses                      421                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  23051                       # DTB read accesses
system.cpu02.dtb.write_hits                      7062                       # DTB write hits
system.cpu02.dtb.write_misses                      26                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  7088                       # DTB write accesses
system.cpu02.dtb.data_hits                      29692                       # DTB hits
system.cpu02.dtb.data_misses                      447                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  30139                       # DTB accesses
system.cpu02.itb.fetch_hits                     26843                       # ITB hits
system.cpu02.itb.fetch_misses                      72                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 26915                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                          77824                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             9998                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       172063                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     30429                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            18075                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       56129                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  2875                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 96                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2074                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   26843                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 499                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            69789                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.465475                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.965725                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  35500     50.87%     50.87% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   1863      2.67%     53.54% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   2638      3.78%     57.32% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   5455      7.82%     65.13% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   7895     11.31%     76.45% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   1039      1.49%     77.93% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   4909      7.03%     84.97% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   1590      2.28%     87.25% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   8900     12.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              69789                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.390998                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      2.210925                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  12041                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               27886                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   26643                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                2247                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  962                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               3061                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 491                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               155061                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                2119                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  962                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  13524                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                 10335                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        13906                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   27294                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                3758                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               150566                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 394                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  836                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 1528                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  553                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands            100560                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              182612                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         169777                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12829                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               79275                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  21285                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              385                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          358                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    8462                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              23272                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              8541                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            1587                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            960                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   129202                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               568                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  124581                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             379                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         23635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        11339                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          152                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        69789                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.785109                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.282332                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             35703     51.16%     51.16% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              4727      6.77%     57.93% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              7653     10.97%     68.90% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              6052      8.67%     77.57% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              3594      5.15%     82.72% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              3548      5.08%     87.80% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              6220      8.91%     96.72% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              1380      1.98%     98.69% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               912      1.31%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         69789                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1142     36.57%     36.57% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     36.57% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     36.57% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  89      2.85%     39.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     39.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     39.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                381     12.20%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     51.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  944     30.23%     81.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 567     18.16%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               88534     71.07%     71.07% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                219      0.18%     71.24% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     71.24% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2927      2.35%     73.59% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     73.59% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     73.59% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1926      1.55%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.14% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              23561     18.91%     94.05% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              7410      5.95%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               124581                       # Type of FU issued
system.cpu02.iq.rate                         1.600804                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      3123                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.025068                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           298456                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          139943                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       110378                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23997                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13504                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10407                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               115333                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12367                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            827                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         4147                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         2741                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         1142                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  962                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  4001                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1726                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            145060                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             364                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               23272                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               8541                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              329                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   26                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1678                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          262                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          707                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                969                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              123009                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               23051                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1572                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       15290                       # number of nop insts executed
system.cpu02.iew.exec_refs                      30139                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  24983                       # Number of branches executed
system.cpu02.iew.exec_stores                     7088                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.580605                       # Inst execution rate
system.cpu02.iew.wb_sent                       121585                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      120785                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   70123                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   86486                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.552028                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.810802                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         24820                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           416                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             820                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        66081                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.803423                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.775816                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        39194     59.31%     59.31% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         6360      9.62%     68.94% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         3272      4.95%     73.89% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1468      2.22%     76.11% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         1893      2.86%     78.97% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         3906      5.91%     84.89% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          687      1.04%     85.92% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         3768      5.70%     91.63% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         5533      8.37%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        66081                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             119172                       # Number of instructions committed
system.cpu02.commit.committedOps               119172                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        24925                       # Number of memory references committed
system.cpu02.commit.loads                       19125                       # Number of loads committed
system.cpu02.commit.membars                       175                       # Number of memory barriers committed
system.cpu02.commit.branches                    22231                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  101192                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               1847                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        13041     10.94%     10.94% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          76069     63.83%     74.77% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           155      0.13%     74.90% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     74.90% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      2.41%     77.32% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     77.32% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     77.32% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      1.61%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.93% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         19300     16.20%     95.13% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         5809      4.87%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          119172                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                5533                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     203149                       # The number of ROB reads
system.cpu02.rob.rob_writes                    291677                       # The number of ROB writes
system.cpu02.timesIdled                           145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          8035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     984154                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    106135                       # Number of Instructions Simulated
system.cpu02.committedOps                      106135                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.733255                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.733255                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.363782                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.363782                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 154310                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 83082                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11153                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8142                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   584                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  254                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements            1039                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          19.395560                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             23492                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs            1098                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           21.395264                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle      1139756022                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    19.395560                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.303056                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.303056                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           54486                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          54486                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        18326                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         18326                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         4790                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         4790                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           96                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           78                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        23116                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          23116                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        23116                       # number of overall hits
system.cpu02.dcache.overall_hits::total         23116                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2332                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2332                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          892                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          892                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           52                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           38                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         3224                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         3224                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         3224                       # number of overall misses
system.cpu02.dcache.overall_misses::total         3224                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    133446501                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    133446501                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     91916279                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     91916279                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data      1230660                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total      1230660                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       443502                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       443502                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data       226395                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total       226395                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    225362780                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    225362780                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    225362780                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    225362780                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        20658                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        20658                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         5682                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         5682                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data          148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data          116                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          116                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        26340                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        26340                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        26340                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        26340                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.112886                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.112886                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.156987                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.156987                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.351351                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.351351                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.327586                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.327586                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.122399                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.122399                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.122399                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.122399                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 57224.057033                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 57224.057033                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 103045.155830                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 103045.155830                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 23666.538462                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 23666.538462                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 11671.105263                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 11671.105263                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 69901.606700                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 69901.606700                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 69901.606700                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 69901.606700                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         3045                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             170                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    17.911765                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          622                       # number of writebacks
system.cpu02.dcache.writebacks::total             622                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1312                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1312                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          579                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          579                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data           12                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1891                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1891                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1891                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1891                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data         1020                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total         1020                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          313                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          313                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           40                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           37                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           37                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         1333                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         1333                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         1333                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         1333                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     46277460                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     46277460                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     24595762                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     24595762                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       480654                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       480654                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       401706                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       401706                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data       225234                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total       225234                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     70873222                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     70873222                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     70873222                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     70873222                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.049376                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.049376                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.055086                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.055086                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.270270                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.270270                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.318966                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.318966                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.050607                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.050607                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.050607                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.050607                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 45370.058824                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 45370.058824                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 78580.709265                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 78580.709265                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 12016.350000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12016.350000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data 10856.918919                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total 10856.918919                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 53168.208552                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 53168.208552                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 53168.208552                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 53168.208552                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             470                       # number of replacements
system.cpu02.icache.tags.tagsinuse         118.115091                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             25750                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             955                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           26.963351                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   118.115091                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.230694                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.230694                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           54637                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          54637                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        25750                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         25750                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        25750                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          25750                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        25750                       # number of overall hits
system.cpu02.icache.overall_hits::total         25750                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1091                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1091                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1091                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1091                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1091                       # number of overall misses
system.cpu02.icache.overall_misses::total         1091                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     39768894                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     39768894                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     39768894                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     39768894                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     39768894                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     39768894                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        26841                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        26841                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        26841                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        26841                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        26841                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        26841                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.040647                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.040647                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.040647                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.040647                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.040647                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.040647                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 36451.781852                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 36451.781852                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 36451.781852                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 36451.781852                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 36451.781852                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 36451.781852                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          470                       # number of writebacks
system.cpu02.icache.writebacks::total             470                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          136                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          136                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          136                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          955                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          955                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          955                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          955                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          955                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          955                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     31351644                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     31351644                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     31351644                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     31351644                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     31351644                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     31351644                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.035580                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.035580                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.035580                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.035580                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.035580                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.035580                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 32828.946597                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 32828.946597                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 32828.946597                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 32828.946597                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 32828.946597                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 32828.946597                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 44633                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           34403                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1522                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              32386                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 23459                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           72.435620                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  4568                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect               12                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups           118                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits               24                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      34508                       # DTB read hits
system.cpu03.dtb.read_misses                      405                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  34913                       # DTB read accesses
system.cpu03.dtb.write_hits                     10547                       # DTB write hits
system.cpu03.dtb.write_misses                      32                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                 10579                       # DTB write accesses
system.cpu03.dtb.data_hits                      45055                       # DTB hits
system.cpu03.dtb.data_misses                      437                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  45492                       # DTB accesses
system.cpu03.itb.fetch_hits                     41312                       # ITB hits
system.cpu03.itb.fetch_misses                      70                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 41382                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          98468                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            11258                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       244260                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     44633                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            28051                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       74149                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  3347                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                153                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2456                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   41312                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 547                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            89807                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.719833                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.899799                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  39552     44.04%     44.04% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   2631      2.93%     46.97% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   3516      3.92%     50.89% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   8638      9.62%     60.50% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                  12814     14.27%     74.77% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   1797      2.00%     76.77% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   8299      9.24%     86.01% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   1832      2.04%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  10728     11.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              89807                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.453274                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      2.480603                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  14023                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               31263                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   40663                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                2719                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 1129                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               4850                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 559                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               224703                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                2445                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 1129                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  15843                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                 11254                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        15828                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   41449                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                4294                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               219399                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 424                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  876                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1764                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  596                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands            143803                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              258121                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         245410                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12705                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps              118428                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  25375                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              503                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          477                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                   10002                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              35352                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores             12351                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            2893                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           1540                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   187194                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               861                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  181544                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             420                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         28661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        13724                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          194                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        89807                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       2.021491                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.300094                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             39728     44.24%     44.24% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              6318      7.04%     51.27% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2             11644     12.97%     64.24% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3             10014     11.15%     75.39% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              5098      5.68%     81.06% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              4766      5.31%     86.37% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              9319     10.38%     96.75% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              1600      1.78%     98.53% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8              1320      1.47%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         89807                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1249     31.34%     31.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     31.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     31.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  91      2.28%     33.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     33.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     33.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                373      9.36%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     42.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1296     32.52%     75.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 976     24.49%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              129783     71.49%     71.49% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                196      0.11%     71.60% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     71.60% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2936      1.62%     73.22% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     73.22% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     73.22% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1926      1.06%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.28% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              35668     19.65%     93.92% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite             11031      6.08%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               181544                       # Type of FU issued
system.cpu03.iq.rate                         1.843685                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      3985                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.021951                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           433429                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          203409                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       166760                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23871                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13364                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10397                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               173227                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12298                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           1703                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         4901                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         3634                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         1139                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 1129                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  4222                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1694                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            212875                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             294                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               35352                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts              12351                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              446                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   36                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1644                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          338                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          829                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               1167                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              179568                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               34913                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            1976                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       24820                       # number of nop insts executed
system.cpu03.iew.exec_refs                      45492                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  38186                       # Number of branches executed
system.cpu03.iew.exec_stores                    10579                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.823618                       # Inst execution rate
system.cpu03.iew.wb_sent                       178058                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      177157                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                  102366                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  123398                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.799133                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.829560                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         30486                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           667                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             978                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        85320                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     2.124848                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.910935                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        44938     52.67%     52.67% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         9800     11.49%     64.16% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         4255      4.99%     69.14% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1970      2.31%     71.45% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2527      2.96%     74.41% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         6560      7.69%     82.10% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          925      1.08%     83.19% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         6146      7.20%     90.39% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         8199      9.61%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        85320                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             181292                       # Number of instructions committed
system.cpu03.commit.committedOps               181292                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        39168                       # Number of memory references committed
system.cpu03.commit.loads                       30451                       # Number of loads committed
system.cpu03.commit.membars                       324                       # Number of memory barriers committed
system.cpu03.commit.branches                    34795                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  154301                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               3215                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        21902     12.08%     12.08% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         114968     63.42%     75.50% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           115      0.06%     75.56% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     75.56% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      1.59%     77.15% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     77.15% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     77.15% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      1.06%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.21% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         30775     16.98%     95.18% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         8734      4.82%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          181292                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                8199                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     287612                       # The number of ROB reads
system.cpu03.rob.rob_writes                    428025                       # The number of ROB writes
system.cpu03.timesIdled                           180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          8661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     963205                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    159394                       # Number of Instructions Simulated
system.cpu03.committedOps                      159394                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.617765                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.617765                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.618739                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.618739                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 226015                       # number of integer regfile reads
system.cpu03.int_regfile_writes                124451                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11151                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8135                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                  1022                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  527                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements            1528                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          18.449850                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             36568                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            1585                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           23.071293                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1143773082                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    18.449850                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.288279                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.288279                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           82881                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          82881                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        28447                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         28447                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         7500                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         7500                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data          178                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data          174                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          174                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        35947                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          35947                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        35947                       # number of overall hits
system.cpu03.dcache.overall_hits::total         35947                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         3054                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         3054                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          970                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          970                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data          114                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          114                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           71                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           71                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         4024                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         4024                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         4024                       # number of overall misses
system.cpu03.dcache.overall_misses::total         4024                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    154520973                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    154520973                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     95943795                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     95943795                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data      1938870                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total      1938870                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       964791                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       964791                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data       335529                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total       335529                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    250464768                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    250464768                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    250464768                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    250464768                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        31501                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        31501                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         8470                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         8470                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data          292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data          245                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          245                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        39971                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        39971                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        39971                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        39971                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.096949                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.096949                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.114522                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.114522                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.390411                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.390411                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.289796                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.289796                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.100673                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.100673                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.100673                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.100673                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 50596.258350                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 50596.258350                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 98911.128866                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 98911.128866                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 17007.631579                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 17007.631579                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 13588.605634                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 13588.605634                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 62242.735586                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 62242.735586                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 62242.735586                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 62242.735586                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         4799                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             175                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    27.422857                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          856                       # number of writebacks
system.cpu03.dcache.writebacks::total             856                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1509                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1509                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          617                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          617                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data           26                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total           26                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         2126                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         2126                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         2126                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         2126                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data         1545                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total         1545                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          353                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          353                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           88                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           88                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           70                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           70                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1898                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1898                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1898                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1898                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     54674973                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     54674973                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     25908856                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     25908856                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data      1034451                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total      1034451                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       890487                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       890487                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data       328563                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total       328563                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     80583829                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     80583829                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     80583829                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     80583829                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.049046                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.049046                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.041677                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.041677                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.301370                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.301370                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.285714                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.047484                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.047484                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.047484                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.047484                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 35388.332039                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 35388.332039                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 73396.192635                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 73396.192635                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 11755.125000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11755.125000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 12721.242857                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 12721.242857                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 42457.233404                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 42457.233404                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 42457.233404                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 42457.233404                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             619                       # number of replacements
system.cpu03.icache.tags.tagsinuse         112.821618                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             40039                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1101                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           36.366031                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   112.821618                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.220355                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.220355                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           83717                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          83717                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        40039                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         40039                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        40039                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          40039                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        40039                       # number of overall hits
system.cpu03.icache.overall_hits::total         40039                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         1269                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         1269                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1269                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         1269                       # number of overall misses
system.cpu03.icache.overall_misses::total         1269                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     40716269                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     40716269                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     40716269                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     40716269                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     40716269                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     40716269                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        41308                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        41308                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        41308                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        41308                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        41308                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        41308                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.030720                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.030720                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.030720                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.030720                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.030720                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.030720                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 32085.318361                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 32085.318361                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 32085.318361                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 32085.318361                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 32085.318361                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 32085.318361                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          619                       # number of writebacks
system.cpu03.icache.writebacks::total             619                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          168                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          168                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          168                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          168                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         1101                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         1101                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         1101                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         1101                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         1101                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         1101                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     30823388                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     30823388                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     30823388                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     30823388                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     30823388                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     30823388                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.026653                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.026653                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.026653                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.026653                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.026653                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.026653                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 27995.811081                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 27995.811081                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 27995.811081                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 27995.811081                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 27995.811081                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 27995.811081                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 21951                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           16689                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1075                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              16958                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 10058                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           59.311240                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  2312                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            99                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             99                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      18037                       # DTB read hits
system.cpu04.dtb.read_misses                      417                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  18454                       # DTB read accesses
system.cpu04.dtb.write_hits                      6565                       # DTB write hits
system.cpu04.dtb.write_misses                      37                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  6602                       # DTB write accesses
system.cpu04.dtb.data_hits                      24602                       # DTB hits
system.cpu04.dtb.data_misses                      454                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  25056                       # DTB accesses
system.cpu04.itb.fetch_hits                     18395                       # ITB hits
system.cpu04.itb.fetch_misses                      69                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 18464                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                         117636                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             8431                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       135013                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     21951                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            12370                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       47952                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  2407                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        48942                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2393                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   18395                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 448                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples           109125                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.237233                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.512763                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  83396     76.42%     76.42% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   1409      1.29%     77.71% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   2717      2.49%     80.20% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   2812      2.58%     82.78% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   5539      5.08%     87.86% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    602      0.55%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   2335      2.14%     90.55% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   1962      1.80%     92.35% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   8353      7.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total             109125                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.186601                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.147718                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  10986                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               27750                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   18558                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                2055                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  834                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               2423                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 379                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               121109                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1542                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  834                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  12233                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  9887                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        15102                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   19271                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                2856                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               117528                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 391                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  538                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  889                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  477                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             80183                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              148917                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         136195                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12716                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               59780                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  20403                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              461                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          438                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    7855                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              18878                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              8183                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            2236                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           2202                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   102354                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               765                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   97208                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             313                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         23552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        11956                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          213                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples       109125                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.890795                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.849392                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             83001     76.06%     76.06% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              4134      3.79%     79.85% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              4621      4.23%     84.08% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              3657      3.35%     87.43% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              4070      3.73%     91.16% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              3573      3.27%     94.44% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              4486      4.11%     98.55% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               864      0.79%     99.34% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               719      0.66%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total        109125                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1066     29.66%     29.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     29.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     29.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  84      2.34%     32.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     32.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     32.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                323      8.99%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     40.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 1461     40.65%     81.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 660     18.36%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               66366     68.27%     68.28% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                174      0.18%     68.46% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     68.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2934      3.02%     71.47% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     71.47% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     71.47% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1939      1.99%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.47% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              19006     19.55%     93.02% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              6785      6.98%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                97208                       # Type of FU issued
system.cpu04.iq.rate                         0.826346                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      3594                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.036972                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           283502                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          113183                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        83579                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23946                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13520                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10432                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                88482                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12316                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            413                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         4173                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         2607                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked         1009                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  834                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  3326                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1784                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            113425                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             216                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               18878                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               8183                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              417                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1760                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          210                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          601                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                811                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               95995                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               18455                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            1213                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       10306                       # number of nop insts executed
system.cpu04.iew.exec_refs                      25057                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  17352                       # Number of branches executed
system.cpu04.iew.exec_stores                     6602                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.816034                       # Inst execution rate
system.cpu04.iew.wb_sent                        94716                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       94011                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   52569                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   68164                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.799169                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.771214                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         24353                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           552                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             706                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        56561                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.551122                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.637809                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        36150     63.91%     63.91% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         4834      8.55%     72.46% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         2866      5.07%     77.53% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1498      2.65%     80.18% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         2158      3.82%     83.99% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         1762      3.12%     87.11% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          608      1.07%     88.18% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         1897      3.35%     91.53% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         4788      8.47%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        56561                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              87733                       # Number of instructions committed
system.cpu04.commit.committedOps                87733                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        20281                       # Number of memory references committed
system.cpu04.commit.loads                       14705                       # Number of loads committed
system.cpu04.commit.membars                       248                       # Number of memory barriers committed
system.cpu04.commit.branches                    14684                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   74446                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               1407                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass         8170      9.31%      9.31% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          54120     61.69%     71.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           113      0.13%     71.13% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     71.13% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      3.28%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      2.19%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.60% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         14953     17.04%     93.64% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         5579      6.36%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           87733                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                4788                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     162533                       # The number of ROB reads
system.cpu04.rob.rob_writes                    227788                       # The number of ROB writes
system.cpu04.timesIdled                           190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          8511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     992207                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     79567                       # Number of Instructions Simulated
system.cpu04.committedOps                       79567                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.478452                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.478452                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.676383                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.676383                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 122401                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 63750                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11174                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8182                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   465                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  140                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             742                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          17.549985                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             19554                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             800                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           24.442500                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1150434900                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    17.549985                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.274219                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.274219                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           45670                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          45670                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        14573                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         14573                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         4673                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         4673                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           52                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           36                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        19246                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          19246                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        19246                       # number of overall hits
system.cpu04.dcache.overall_hits::total         19246                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2078                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2078                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          846                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          846                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           25                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           16                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         2924                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         2924                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         2924                       # number of overall misses
system.cpu04.dcache.overall_misses::total         2924                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    115529949                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    115529949                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     86558279                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     86558279                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       844047                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       844047                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       107973                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       107973                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       459756                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       459756                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    202088228                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    202088228                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    202088228                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    202088228                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        16651                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        16651                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         5519                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         5519                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        22170                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        22170                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        22170                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        22170                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.124797                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.124797                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.153289                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.153289                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.324675                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.324675                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.307692                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.307692                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.131890                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.131890                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.131890                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.131890                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 55596.703080                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 55596.703080                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 102314.750591                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 102314.750591                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 33761.880000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 33761.880000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  6748.312500                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  6748.312500                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 69113.621067                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 69113.621067                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 69113.621067                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 69113.621067                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2971                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             146                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    20.349315                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          485                       # number of writebacks
system.cpu04.dcache.writebacks::total             485                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1192                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1192                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          530                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          530                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            9                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1722                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1722                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1722                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1722                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          886                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          886                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          316                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          316                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           16                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           16                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1202                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1202                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1202                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1202                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     40152024                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     40152024                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     23808610                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     23808610                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       298377                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       298377                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        97524                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        97524                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       451629                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       451629                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     63960634                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     63960634                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     63960634                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     63960634                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.053210                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.053210                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.057257                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.057257                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.207792                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.207792                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.307692                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.307692                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.054217                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.054217                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.054217                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.054217                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 45318.311512                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 45318.311512                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 75343.702532                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 75343.702532                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 18648.562500                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18648.562500                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  6095.250000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  6095.250000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 53211.841930                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 53211.841930                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 53211.841930                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 53211.841930                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             328                       # number of replacements
system.cpu04.icache.tags.tagsinuse         105.033440                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             17484                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             783                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           22.329502                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   105.033440                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.205143                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.205143                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          373                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           37565                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          37565                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        17484                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         17484                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        17484                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          17484                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        17484                       # number of overall hits
system.cpu04.icache.overall_hits::total         17484                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          907                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          907                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          907                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          907                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          907                       # number of overall misses
system.cpu04.icache.overall_misses::total          907                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     36738680                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     36738680                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     36738680                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     36738680                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     36738680                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     36738680                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        18391                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        18391                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        18391                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        18391                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        18391                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        18391                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.049318                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.049318                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.049318                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.049318                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.049318                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.049318                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 40505.711136                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 40505.711136                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 40505.711136                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 40505.711136                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 40505.711136                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 40505.711136                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs    25.500000                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          328                       # number of writebacks
system.cpu04.icache.writebacks::total             328                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          124                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          124                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          124                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          783                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          783                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          783                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          783                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          783                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          783                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     29083046                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     29083046                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     29083046                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     29083046                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     29083046                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     29083046                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.042575                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.042575                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.042575                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.042575                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.042575                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.042575                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 37143.098340                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 37143.098340                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 37143.098340                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 37143.098340                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 37143.098340                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 37143.098340                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 18275                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           15670                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             915                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              15838                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  8384                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           52.935977                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  1027                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           101                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            101                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      12814                       # DTB read hits
system.cpu05.dtb.read_misses                      340                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                  13154                       # DTB read accesses
system.cpu05.dtb.write_hits                      4021                       # DTB write hits
system.cpu05.dtb.write_misses                      37                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  4058                       # DTB write accesses
system.cpu05.dtb.data_hits                      16835                       # DTB hits
system.cpu05.dtb.data_misses                      377                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  17212                       # DTB accesses
system.cpu05.itb.fetch_hits                     15704                       # ITB hits
system.cpu05.itb.fetch_misses                      79                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 15783                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          59692                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             8016                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       106408                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     18275                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             9411                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       34463                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  2027                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2382                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   15704                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 413                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            46014                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            2.312514                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.011017                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  25867     56.22%     56.22% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    862      1.87%     58.09% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   1013      2.20%     60.29% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   3417      7.43%     67.72% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   4302      9.35%     77.07% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    419      0.91%     77.98% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   3137      6.82%     84.79% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    832      1.81%     86.60% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   6165     13.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              46014                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.306155                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.782617                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  10189                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               17775                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   15968                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1395                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  677                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               1084                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 347                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                95113                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1375                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  677                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  11066                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  9442                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         6480                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   16418                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                1921                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                92334                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 385                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  430                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  536                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  316                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             62989                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              117074                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         104431                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12636                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               49216                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  13773                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              180                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          155                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    5118                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              13060                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              4896                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             446                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            300                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    80732                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               202                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   77866                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             266                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         15011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         7378                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           70                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        46014                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.692224                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.324524                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             25607     55.65%     55.65% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              2469      5.37%     61.02% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              4466      9.71%     70.72% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              3880      8.43%     79.15% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1799      3.91%     83.06% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              1547      3.36%     86.43% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              4524      9.83%     96.26% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              1026      2.23%     98.49% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               696      1.51%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         46014                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1011     47.78%     47.78% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     47.78% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     47.78% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  89      4.21%     51.98% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     51.98% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     51.98% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                323     15.26%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     67.25% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  481     22.73%     89.98% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 212     10.02%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               55180     70.87%     70.87% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                182      0.23%     71.10% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     71.10% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2918      3.75%     74.85% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     74.85% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     74.85% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1926      2.47%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.33% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              13459     17.28%     94.61% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              4197      5.39%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                77866                       # Type of FU issued
system.cpu05.iq.rate                         1.304463                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      2116                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.027175                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           180373                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           82637                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        64733                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23755                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13332                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10380                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                67767                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12211                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            266                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         2438                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1525                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          926                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  677                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  2691                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1785                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             88854                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             198                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               13060                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               4896                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              129                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1753                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          155                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          533                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                688                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               76867                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               13155                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             999                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        7920                       # number of nop insts executed
system.cpu05.iew.exec_refs                      17213                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  14955                       # Number of branches executed
system.cpu05.iew.exec_stores                     4058                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.287727                       # Inst execution rate
system.cpu05.iew.wb_sent                        75710                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       75113                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   45176                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   56115                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     1.258343                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.805061                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         15546                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           132                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             579                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        43622                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.672390                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.714447                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        27520     63.09%     63.09% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         3715      8.52%     71.60% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1663      3.81%     75.42% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          739      1.69%     77.11% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         1068      2.45%     79.56% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         2750      6.30%     85.86% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          408      0.94%     86.80% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         2847      6.53%     93.32% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2912      6.68%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        43622                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              72953                       # Number of instructions committed
system.cpu05.commit.committedOps                72953                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        13993                       # Number of memory references committed
system.cpu05.commit.loads                       10622                       # Number of loads committed
system.cpu05.commit.membars                        46                       # Number of memory barriers committed
system.cpu05.commit.branches                    13300                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   61211                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                502                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass         7034      9.64%      9.64% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          46965     64.38%     74.02% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           115      0.16%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      3.95%     78.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     78.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     78.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      2.63%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.75% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         10668     14.62%     95.38% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         3373      4.62%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           72953                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2912                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     128182                       # The number of ROB reads
system.cpu05.rob.rob_writes                    179367                       # The number of ROB writes
system.cpu05.timesIdled                           201                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                         13678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    1000463                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     65923                       # Number of Instructions Simulated
system.cpu05.committedOps                       65923                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.905481                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.905481                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.104386                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.104386                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  94856                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 48556                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11126                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8120                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   226                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   97                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             617                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          16.758770                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             12811                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             676                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           18.951183                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    16.758770                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.261856                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.261856                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           30960                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          30960                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        10053                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         10053                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2665                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2665                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           42                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           29                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           29                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        12718                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          12718                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        12718                       # number of overall hits
system.cpu05.dcache.overall_hits::total         12718                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1624                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1624                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          661                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          661                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           18                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           16                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         2285                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2285                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         2285                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2285                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    130728600                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    130728600                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     88363623                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     88363623                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       640872                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       640872                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       183438                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       183438                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data       229878                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total       229878                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    219092223                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    219092223                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    219092223                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    219092223                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        11677                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        11677                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         3326                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         3326                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        15003                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        15003                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        15003                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        15003                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.139077                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.139077                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.198737                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.198737                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.300000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.300000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.355556                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.355556                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.152303                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.152303                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.152303                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.152303                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 80497.906404                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 80497.906404                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 133681.729198                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 133681.729198                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data        35604                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total        35604                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 11464.875000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 11464.875000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 95882.810941                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 95882.810941                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 95882.810941                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 95882.810941                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         3995                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             136                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    29.375000                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          329                       # number of writebacks
system.cpu05.dcache.writebacks::total             329                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1049                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1049                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          479                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          479                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            7                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1528                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1528                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1528                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1528                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          575                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          182                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          182                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           11                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           16                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          757                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          757                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          757                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          757                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     39526245                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     39526245                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     22345748                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     22345748                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       136998                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       136998                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       166023                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       166023                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data       228717                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total       228717                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     61871993                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     61871993                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     61871993                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     61871993                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.049242                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.049242                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.054720                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.054720                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.183333                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.183333                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.355556                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.355556                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.050457                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.050457                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.050457                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.050457                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 68741.295652                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 68741.295652                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 122778.835165                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 122778.835165                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 12454.363636                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12454.363636                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data 10376.437500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total 10376.437500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 81733.147952                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 81733.147952                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 81733.147952                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 81733.147952                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             256                       # number of replacements
system.cpu05.icache.tags.tagsinuse         102.128969                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             14855                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             719                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           20.660640                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   102.128969                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.199471                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.199471                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           32123                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          32123                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        14855                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         14855                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        14855                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          14855                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        14855                       # number of overall hits
system.cpu05.icache.overall_hits::total         14855                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          847                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          847                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          847                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          847                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          847                       # number of overall misses
system.cpu05.icache.overall_misses::total          847                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     51619221                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     51619221                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     51619221                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     51619221                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     51619221                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     51619221                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        15702                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        15702                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        15702                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        15702                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        15702                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        15702                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.053942                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.053942                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.053942                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.053942                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.053942                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.053942                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 60943.590319                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 60943.590319                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 60943.590319                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 60943.590319                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 60943.590319                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 60943.590319                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          256                       # number of writebacks
system.cpu05.icache.writebacks::total             256                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          128                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          128                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          128                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          719                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          719                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          719                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          719                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          719                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          719                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     37488690                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     37488690                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     37488690                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     37488690                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     37488690                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     37488690                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.045790                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.045790                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.045790                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.045790                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.045790                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.045790                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 52140.041725                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 52140.041725                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 52140.041725                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 52140.041725                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 52140.041725                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 52140.041725                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 19834                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           15512                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1132                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              16271                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  8790                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           54.022494                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  1802                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           128                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            128                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      14434                       # DTB read hits
system.cpu06.dtb.read_misses                      406                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  14840                       # DTB read accesses
system.cpu06.dtb.write_hits                      4857                       # DTB write hits
system.cpu06.dtb.write_misses                      33                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  4890                       # DTB write accesses
system.cpu06.dtb.data_hits                      19291                       # DTB hits
system.cpu06.dtb.data_misses                      439                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  19730                       # DTB accesses
system.cpu06.itb.fetch_hits                     16863                       # ITB hits
system.cpu06.itb.fetch_misses                      79                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 16942                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                         114975                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            10190                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       116409                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     19834                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            10592                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       36788                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  2507                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                119                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        49091                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2638                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   16863                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 513                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples           100157                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.162265                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.445722                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  77904     77.78%     77.78% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   1352      1.35%     79.13% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   1808      1.81%     80.94% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   3012      3.01%     83.94% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   4496      4.49%     88.43% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    657      0.66%     89.09% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   2631      2.63%     91.72% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   1026      1.02%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   7271      7.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total             100157                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.172507                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.012472                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  12095                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               19321                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   17238                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1577                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  835                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               1912                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 431                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               103171                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1726                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  835                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  13148                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  8868                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         7364                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   17678                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                3173                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                99896                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 355                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  536                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1625                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  416                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             68420                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              125856                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         113127                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12722                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               51261                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  17159                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              210                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    5660                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              14705                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              5932                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             659                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            315                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    86970                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               249                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   83704                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             306                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         18949                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         8563                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples       100157                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.835728                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.828564                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             77822     77.70%     77.70% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              3220      3.21%     80.91% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              4780      4.77%     85.69% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              3455      3.45%     89.14% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              2384      2.38%     91.52% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              2631      2.63%     94.14% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              3953      3.95%     98.09% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              1146      1.14%     99.24% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               766      0.76%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total        100157                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1080     46.39%     46.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     46.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     46.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  82      3.52%     49.91% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     49.91% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     49.91% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                312     13.40%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     63.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  591     25.39%     88.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 263     11.30%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               58390     69.76%     69.76% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                184      0.22%     69.98% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     69.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2921      3.49%     73.47% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     73.47% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     73.47% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1928      2.30%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.78% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              15185     18.14%     93.92% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              5092      6.08%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                83704                       # Type of FU issued
system.cpu06.iq.rate                         0.728019                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      2328                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.027812                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           246381                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           92669                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        70003                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23818                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13534                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10373                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                73803                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12225                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            413                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         3259                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         1908                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         1115                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  835                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  2834                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1176                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             95674                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             272                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               14705                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               5932                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              157                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1147                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          211                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          639                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                850                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               82468                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               14840                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1236                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                        8455                       # number of nop insts executed
system.cpu06.iew.exec_refs                      19730                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  15810                       # Number of branches executed
system.cpu06.iew.exec_stores                     4890                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.717269                       # Inst execution rate
system.cpu06.iew.wb_sent                        81081                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       80376                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   46991                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   59707                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.699074                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.787027                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         19500                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           165                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             714                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        48085                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.563357                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.680806                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        31408     65.32%     65.32% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         3562      7.41%     72.73% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         2410      5.01%     77.74% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          954      1.98%     79.72% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         1295      2.69%     82.41% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         1979      4.12%     86.53% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          497      1.03%     87.56% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         1967      4.09%     91.65% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         4013      8.35%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        48085                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              75174                       # Number of instructions committed
system.cpu06.commit.committedOps                75174                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        15470                       # Number of memory references committed
system.cpu06.commit.loads                       11446                       # Number of loads committed
system.cpu06.commit.membars                        61                       # Number of memory barriers committed
system.cpu06.commit.branches                    13446                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   63527                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               1000                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass         6908      9.19%      9.19% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          47819     63.61%     72.80% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.15%     72.95% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     72.95% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      3.83%     76.78% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     76.78% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     76.78% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      2.55%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.34% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         11507     15.31%     94.64% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         4027      5.36%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           75174                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                4013                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     137537                       # The number of ROB reads
system.cpu06.rob.rob_writes                    192323                       # The number of ROB writes
system.cpu06.timesIdled                           231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                         14818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     994868                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     68270                       # Number of Instructions Simulated
system.cpu06.committedOps                       68270                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.684122                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.684122                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.593781                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.593781                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 101691                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 52881                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11121                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8125                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   280                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  138                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             783                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          15.809265                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             14503                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             841                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           17.244946                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle      1136082618                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    15.809265                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.247020                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.247020                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           35015                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          35015                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        11110                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         11110                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         3225                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         3225                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           65                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           65                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           43                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           43                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        14335                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          14335                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        14335                       # number of overall hits
system.cpu06.dcache.overall_hits::total         14335                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1827                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1827                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          738                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          738                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           22                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           16                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2565                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2565                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2565                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2565                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    132217002                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    132217002                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     89540881                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     89540881                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       788319                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       788319                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       131193                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       131193                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       258903                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       258903                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    221757883                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    221757883                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    221757883                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    221757883                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        12937                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        12937                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         3963                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         3963                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           59                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           59                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        16900                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        16900                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        16900                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        16900                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.141223                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.141223                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.186223                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.186223                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.252874                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.252874                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.271186                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.271186                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.151775                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.151775                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.151775                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.151775                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 72368.364532                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 72368.364532                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 121329.107046                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 121329.107046                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 35832.681818                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 35832.681818                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  8199.562500                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  8199.562500                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 86455.315010                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 86455.315010                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 86455.315010                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 86455.315010                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         4007                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             165                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    24.284848                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          512                       # number of writebacks
system.cpu06.dcache.writebacks::total             512                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1094                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1094                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          526                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          526                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            7                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1620                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1620                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1620                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1620                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          733                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          733                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          212                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          212                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           15                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           16                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          945                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          945                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          945                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          945                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     42630759                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     42630759                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     22502484                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     22502484                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       184599                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       184599                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       114939                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       114939                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       256581                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       256581                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     65133243                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     65133243                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     65133243                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     65133243                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.056659                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.056659                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.053495                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.053495                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.172414                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.172414                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.271186                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.271186                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.055917                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.055917                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.055917                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.055917                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 58159.289222                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 58159.289222                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 106143.792453                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 106143.792453                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 12306.600000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12306.600000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  7183.687500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  7183.687500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 68924.066667                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 68924.066667                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 68924.066667                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 68924.066667                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             424                       # number of replacements
system.cpu06.icache.tags.tagsinuse          99.152149                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             15811                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             897                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           17.626533                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    99.152149                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.193657                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.193657                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          394                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           34611                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          34611                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        15811                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         15811                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        15811                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          15811                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        15811                       # number of overall hits
system.cpu06.icache.overall_hits::total         15811                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1046                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1046                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1046                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1046                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1046                       # number of overall misses
system.cpu06.icache.overall_misses::total         1046                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     57857271                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     57857271                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     57857271                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     57857271                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     57857271                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     57857271                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        16857                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        16857                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        16857                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        16857                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        16857                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        16857                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.062051                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.062051                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.062051                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.062051                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.062051                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.062051                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 55312.878585                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 55312.878585                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 55312.878585                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 55312.878585                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 55312.878585                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 55312.878585                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          424                       # number of writebacks
system.cpu06.icache.writebacks::total             424                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          149                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          149                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          149                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          149                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          897                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          897                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          897                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          897                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          897                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          897                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     42392751                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     42392751                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     42392751                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     42392751                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     42392751                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     42392751                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.053212                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.053212                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.053212                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.053212                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.053212                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.053212                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 47260.591973                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 47260.591973                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 47260.591973                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 47260.591973                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 47260.591973                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 47260.591973                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 40222                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           30581                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1333                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              27246                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 20940                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           76.855318                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  4338                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            98                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             81                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      33359                       # DTB read hits
system.cpu07.dtb.read_misses                      423                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  33782                       # DTB read accesses
system.cpu07.dtb.write_hits                     11051                       # DTB write hits
system.cpu07.dtb.write_misses                      41                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                 11092                       # DTB write accesses
system.cpu07.dtb.data_hits                      44410                       # DTB hits
system.cpu07.dtb.data_misses                      464                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  44874                       # DTB accesses
system.cpu07.itb.fetch_hits                     36331                       # ITB hits
system.cpu07.itb.fetch_misses                      65                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 36396                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         147516                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             9533                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       229161                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     40222                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            25295                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       77572                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  2963                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                178                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        48332                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2242                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   36331                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 462                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           139369                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.644275                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.659332                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  93141     66.83%     66.83% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   2249      1.61%     68.44% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   3953      2.84%     71.28% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   6982      5.01%     76.29% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  11552      8.29%     84.58% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   1580      1.13%     85.71% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   6491      4.66%     90.37% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   2362      1.69%     92.06% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  11059      7.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             139369                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.272662                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.553465                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  12360                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               39018                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   35744                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2885                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1030                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               4599                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 464                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               210834                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1974                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1030                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  14187                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                 11628                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        22739                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   36694                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                4759                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               206000                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 412                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                 1110                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 2060                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  405                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            136051                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              246465                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         233694                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12766                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps              111406                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  24645                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              659                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          637                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   11127                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              34540                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             12880                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            3913                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           2942                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   176652                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded              1183                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  170876                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             436                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         28167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        13939                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          220                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       139369                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.226069                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.050140                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             92505     66.37%     66.37% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              6769      4.86%     71.23% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              9520      6.83%     78.06% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              8340      5.98%     84.05% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              5965      4.28%     88.33% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              5245      3.76%     92.09% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              8388      6.02%     98.11% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              1462      1.05%     99.16% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              1175      0.84%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        139369                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1187     24.04%     24.04% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     24.04% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     24.04% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                 102      2.07%     26.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     26.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     26.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                361      7.31%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     33.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 2032     41.15%     74.56% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                1256     25.44%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              119705     70.05%     70.06% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                185      0.11%     70.16% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     70.16% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2935      1.72%     71.88% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     71.88% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     71.88% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1926      1.13%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.01% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              34641     20.27%     93.28% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite             11480      6.72%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               170876                       # Type of FU issued
system.cpu07.iq.rate                         1.158356                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      4938                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.028898                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           462601                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          192562                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       156557                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23894                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13492                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10408                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               163500                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12310                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           1288                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         4956                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         3447                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked         1038                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1030                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  4186                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1717                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            200082                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             282                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               34540                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              12880                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              607                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   36                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1666                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          309                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          741                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1050                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              169127                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               33782                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1749                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       22247                       # number of nop insts executed
system.cpu07.iew.exec_refs                      44874                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  34177                       # Number of branches executed
system.cpu07.iew.exec_stores                    11092                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.146499                       # Inst execution rate
system.cpu07.iew.wb_sent                       167809                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      166965                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   93942                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  115728                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.131843                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.811748                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         29646                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           963                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             882                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        86706                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.949704                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.828084                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        47869     55.21%     55.21% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         9855     11.37%     66.57% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         4371      5.04%     71.62% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         2349      2.71%     74.32% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         3161      3.65%     77.97% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         5057      5.83%     83.80% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          942      1.09%     84.89% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         4990      5.76%     90.64% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         8112      9.36%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        86706                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             169051                       # Number of instructions committed
system.cpu07.commit.committedOps               169051                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        39017                       # Number of memory references committed
system.cpu07.commit.loads                       29584                       # Number of loads committed
system.cpu07.commit.membars                       459                       # Number of memory barriers committed
system.cpu07.commit.branches                    30863                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  144246                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               3097                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        19387     11.47%     11.47% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         105264     62.27%     73.74% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           113      0.07%     73.80% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     73.80% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      1.70%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      1.14%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.64% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         30043     17.77%     94.41% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         9446      5.59%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          169051                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                8112                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     275965                       # The number of ROB reads
system.cpu07.rob.rob_writes                    401718                       # The number of ROB writes
system.cpu07.timesIdled                           176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          8147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     962327                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    149668                       # Number of Instructions Simulated
system.cpu07.committedOps                      149668                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.985622                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.985622                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.014588                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.014588                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 215937                       # number of integer regfile reads
system.cpu07.int_regfile_writes                117496                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11148                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8148                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                  1082                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  418                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements            1279                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          15.082162                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             36121                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            1340                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           26.955970                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1161307665                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    15.082162                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.235659                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.235659                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           82959                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          82959                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        28103                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         28103                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         7283                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         7283                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          172                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          172                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          141                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          141                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        35386                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          35386                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        35386                       # number of overall hits
system.cpu07.dcache.overall_hits::total         35386                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2828                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2828                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         1952                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         1952                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           58                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           54                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         4780                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         4780                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         4780                       # number of overall misses
system.cpu07.dcache.overall_misses::total         4780                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    139286331                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    139286331                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data    106934981                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total    106934981                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data      1108755                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total      1108755                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       531738                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       531738                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       345978                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       345978                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    246221312                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    246221312                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    246221312                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    246221312                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        30931                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        30931                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         9235                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         9235                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          195                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          195                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        40166                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        40166                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        40166                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        40166                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.091429                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.091429                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.211370                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.211370                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.252174                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.252174                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.276923                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.276923                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.119006                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.119006                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.119006                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.119006                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 49252.592291                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 49252.592291                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 54782.264857                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 54782.264857                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 19116.465517                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 19116.465517                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         9847                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         9847                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 51510.734728                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 51510.734728                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 51510.734728                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 51510.734728                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         3900                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets           99                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             160                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    24.375000                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets           99                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          810                       # number of writebacks
system.cpu07.dcache.writebacks::total             810                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1481                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1481                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data         1356                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total         1356                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            5                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         2837                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         2837                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         2837                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         2837                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1347                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1347                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          596                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          596                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           53                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           53                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           50                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           50                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1943                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1943                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1943                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1943                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     49683834                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     49683834                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     29184037                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     29184037                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       644355                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       644355                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       479493                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       479493                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       340173                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       340173                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     78867871                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     78867871                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     78867871                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     78867871                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.043549                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.043549                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.064537                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.064537                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.230435                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.230435                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.256410                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.256410                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.048374                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.048374                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.048374                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.048374                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 36884.806236                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 36884.806236                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 48966.505034                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 48966.505034                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 12157.641509                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12157.641509                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  9589.860000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  9589.860000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 40590.772517                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 40590.772517                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 40590.772517                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 40590.772517                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             442                       # number of replacements
system.cpu07.icache.tags.tagsinuse          91.176755                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             35289                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             899                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           39.253615                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    91.176755                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.178080                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.178080                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           73555                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          73555                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        35289                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         35289                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        35289                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          35289                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        35289                       # number of overall hits
system.cpu07.icache.overall_hits::total         35289                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1039                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1039                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1039                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1039                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1039                       # number of overall misses
system.cpu07.icache.overall_misses::total         1039                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     36133803                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     36133803                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     36133803                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     36133803                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     36133803                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     36133803                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        36328                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        36328                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        36328                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        36328                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        36328                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        36328                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.028601                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.028601                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.028601                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.028601                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.028601                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.028601                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 34777.481232                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 34777.481232                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 34777.481232                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 34777.481232                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 34777.481232                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 34777.481232                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          442                       # number of writebacks
system.cpu07.icache.writebacks::total             442                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          140                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          140                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          140                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          899                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          899                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          899                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          899                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          899                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          899                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     27529632                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     27529632                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     27529632                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     27529632                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     27529632                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     27529632                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.024747                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.024747                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.024747                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.024747                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.024747                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.024747                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 30622.505006                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 30622.505006                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 30622.505006                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 30622.505006                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 30622.505006                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 30622.505006                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 32139                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           24980                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1336                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              22805                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 16218                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           71.115983                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  3150                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           112                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                9                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses            103                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      24545                       # DTB read hits
system.cpu08.dtb.read_misses                      401                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  24946                       # DTB read accesses
system.cpu08.dtb.write_hits                      7613                       # DTB write hits
system.cpu08.dtb.write_misses                      34                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  7647                       # DTB write accesses
system.cpu08.dtb.data_hits                      32158                       # DTB hits
system.cpu08.dtb.data_misses                      435                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  32593                       # DTB accesses
system.cpu08.itb.fetch_hits                     28862                       # ITB hits
system.cpu08.itb.fetch_misses                      68                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 28930                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          80898                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             9996                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       181663                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     32139                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            19377                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       57941                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  2935                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2319                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   28862                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 497                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            71883                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.527204                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.957198                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  35410     49.26%     49.26% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   2030      2.82%     52.08% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   2831      3.94%     56.02% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   5702      7.93%     63.96% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   8613     11.98%     75.94% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   1139      1.58%     77.52% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   5416      7.53%     85.06% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   1714      2.38%     87.44% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   9028     12.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              71883                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.397278                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.245581                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  12499                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               27696                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   28323                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2348                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 1007                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               3326                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 475                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               164181                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                2020                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 1007                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  14035                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                 11400                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        12898                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   29044                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                3489                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               159534                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 411                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  834                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                 1298                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  450                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands            106193                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              192917                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         180099                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12812                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               83604                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  22589                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              432                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          408                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    8795                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              25104                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              9243                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            2051                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           1391                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   136608                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               687                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  131944                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             430                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         25212                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        11927                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          188                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        71883                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.835538                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.282867                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             35733     49.71%     49.71% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              4860      6.76%     56.47% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              8100     11.27%     67.74% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              6532      9.09%     76.83% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              3996      5.56%     82.39% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              3853      5.36%     87.75% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              6605      9.19%     96.93% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              1223      1.70%     98.64% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               981      1.36%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         71883                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1172     34.29%     34.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     34.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     34.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  91      2.66%     36.95% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     36.95% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     36.95% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                368     10.77%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     47.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 1129     33.03%     80.75% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 658     19.25%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               93350     70.75%     70.75% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                188      0.14%     70.90% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     70.90% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2935      2.22%     73.12% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     73.12% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     73.12% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1927      1.46%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.58% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              25540     19.36%     93.94% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              8000      6.06%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               131944                       # Type of FU issued
system.cpu08.iq.rate                         1.630992                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      3418                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.025905                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           315336                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          148994                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       117460                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             24283                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13554                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10386                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               122847                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12511                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            943                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         4403                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         2814                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         1284                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 1007                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  3680                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1708                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            153794                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             333                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               25104                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               9243                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              371                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1670                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          320                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          727                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               1047                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              130251                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               24946                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1693                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       16499                       # number of nop insts executed
system.cpu08.iew.exec_refs                      32593                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  26481                       # Number of branches executed
system.cpu08.iew.exec_stores                     7647                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.610065                       # Inst execution rate
system.cpu08.iew.wb_sent                       128644                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      127846                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   73670                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   90611                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.580336                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.813036                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         26455                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           499                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             876                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        67902                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.856779                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.799648                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        39431     58.07%     58.07% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         6809     10.03%     68.10% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         3383      4.98%     73.08% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1569      2.31%     75.39% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         2048      3.02%     78.41% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         4094      6.03%     84.44% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          757      1.11%     85.55% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         3895      5.74%     91.29% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         5916      8.71%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        67902                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             126079                       # Number of instructions committed
system.cpu08.commit.committedOps               126079                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        27130                       # Number of memory references committed
system.cpu08.commit.loads                       20701                       # Number of loads committed
system.cpu08.commit.membars                       225                       # Number of memory barriers committed
system.cpu08.commit.branches                    23406                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  107089                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               2051                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        14000     11.10%     11.10% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          79797     63.29%     74.40% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.09%     74.49% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     74.49% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      2.28%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.52%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.29% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         20926     16.60%     94.89% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         6443      5.11%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          126079                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                5916                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     213272                       # The number of ROB reads
system.cpu08.rob.rob_writes                    309026                       # The number of ROB writes
system.cpu08.timesIdled                           187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          9015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     980164                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    112083                       # Number of Instructions Simulated
system.cpu08.committedOps                      112083                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.721769                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.721769                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.385485                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.385485                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 163742                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 88315                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11135                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8142                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   754                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  328                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements            1070                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          14.051314                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             25592                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            1126                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           22.728242                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1152904347                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    14.051314                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.219552                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.219552                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           59137                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          59137                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        19791                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         19791                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         5360                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         5360                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          129                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          129                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data          101                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          101                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        25151                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          25151                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        25151                       # number of overall hits
system.cpu08.dcache.overall_hits::total         25151                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2480                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2480                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          919                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          919                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           56                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           47                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         3399                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3399                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         3399                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3399                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    129783546                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    129783546                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     96004164                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     96004164                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data      1332828                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total      1332828                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       568890                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       568890                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       313470                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       313470                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    225787710                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    225787710                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    225787710                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    225787710                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        22271                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        22271                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         6279                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         6279                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        28550                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        28550                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        28550                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        28550                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.111356                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.111356                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.146361                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.146361                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.302703                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.302703                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.317568                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.317568                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.119054                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.119054                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.119054                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.119054                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 52332.075000                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 52332.075000                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 104465.902067                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 104465.902067                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 23800.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 23800.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 12104.042553                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 12104.042553                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 66427.687555                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 66427.687555                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 66427.687555                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 66427.687555                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         3587                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             166                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    21.608434                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          701                       # number of writebacks
system.cpu08.dcache.writebacks::total             701                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1361                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1361                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          614                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          614                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data           10                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1975                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1975                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1975                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1975                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1119                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1119                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          305                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          305                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           46                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           43                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           43                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1424                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1424                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1424                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1424                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     46607184                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     46607184                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     25522244                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     25522244                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       665253                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       665253                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       524772                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       524772                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       307665                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       307665                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     72129428                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     72129428                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     72129428                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     72129428                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.050245                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.050245                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.048575                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.048575                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.248649                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.248649                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.290541                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.290541                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.049877                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.049877                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.049877                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.049877                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 41650.745308                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 41650.745308                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 83679.488525                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 83679.488525                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 14462.021739                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14462.021739                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data        12204                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total        12204                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 50652.688202                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 50652.688202                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 50652.688202                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 50652.688202                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             459                       # number of replacements
system.cpu08.icache.tags.tagsinuse          89.705899                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             27777                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             938                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           29.613006                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    89.705899                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.175207                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.175207                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           58658                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          58658                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        27777                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         27777                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        27777                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          27777                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        27777                       # number of overall hits
system.cpu08.icache.overall_hits::total         27777                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1083                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1083                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1083                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1083                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1083                       # number of overall misses
system.cpu08.icache.overall_misses::total         1083                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     39818815                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     39818815                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     39818815                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     39818815                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     39818815                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     39818815                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        28860                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        28860                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        28860                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        28860                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        28860                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        28860                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.037526                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.037526                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.037526                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.037526                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.037526                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.037526                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 36767.142198                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 36767.142198                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 36767.142198                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 36767.142198                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 36767.142198                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 36767.142198                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               6                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          459                       # number of writebacks
system.cpu08.icache.writebacks::total             459                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          145                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          145                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          145                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          145                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          938                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          938                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          938                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          938                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          938                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          938                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     31214644                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     31214644                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     31214644                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     31214644                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     31214644                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     31214644                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.032502                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.032502                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.032502                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.032502                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.032502                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.032502                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 33277.872068                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 33277.872068                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 33277.872068                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 33277.872068                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 33277.872068                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 33277.872068                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  8007                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            6184                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             761                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               6508                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  2112                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           32.452366                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   663                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           129                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                5                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            124                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                       6614                       # DTB read hits
system.cpu09.dtb.read_misses                      366                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                   6980                       # DTB read accesses
system.cpu09.dtb.write_hits                      3441                       # DTB write hits
system.cpu09.dtb.write_misses                      36                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  3477                       # DTB write accesses
system.cpu09.dtb.data_hits                      10055                       # DTB hits
system.cpu09.dtb.data_misses                      402                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  10457                       # DTB accesses
system.cpu09.itb.fetch_hits                      6656                       # ITB hits
system.cpu09.itb.fetch_misses                      89                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                  6745                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          88565                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             5469                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        59926                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      8007                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             2780                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       23106                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1711                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        48488                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2688                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    6656                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 309                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            80857                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.741136                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.154355                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  70831     87.60%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    632      0.78%     88.38% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    701      0.87%     89.25% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    823      1.02%     90.27% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   1233      1.52%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    397      0.49%     92.28% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    520      0.64%     92.93% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    374      0.46%     93.39% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   5346      6.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              80857                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.090408                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.676633                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   8240                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               15905                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    6346                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1287                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  591                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                723                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 276                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                50664                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1094                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  591                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   8982                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  8146                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         5772                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    6811                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                2067                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                48468                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 378                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  405                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  959                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                   54                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             35842                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups               68709                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          55723                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12977                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               23149                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  12693                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              118                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    4615                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               6851                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              4214                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             305                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            238                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    43581                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               124                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   40890                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             232                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         13553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         6857                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        80857                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.505708                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.531962                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             70400     87.07%     87.07% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              2013      2.49%     89.56% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              1559      1.93%     91.48% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              1203      1.49%     92.97% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              1444      1.79%     94.76% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              1062      1.31%     96.07% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              1803      2.23%     98.30% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               738      0.91%     99.21% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               635      0.79%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         80857                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                   951     49.30%     49.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     49.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     49.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  86      4.46%     53.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     53.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     53.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                323     16.74%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     70.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  430     22.29%     92.79% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 139      7.21%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               24966     61.06%     61.07% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                190      0.46%     61.53% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     61.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2970      7.26%     68.79% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 2      0.00%     68.80% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     68.80% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1935      4.73%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.53% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               7238     17.70%     91.23% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              3585      8.77%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                40890                       # Type of FU issued
system.cpu09.iq.rate                         0.461695                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      1929                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.047175                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           140877                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           43466                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        27884                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23921                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13817                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10454                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                30524                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12291                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            229                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2089                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1247                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          868                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  591                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  2269                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1211                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             45248                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             155                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                6851                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               4214                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               92                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1188                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          457                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                595                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               39946                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                6980                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             944                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        1543                       # number of nop insts executed
system.cpu09.iew.exec_refs                      10457                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   5273                       # Number of branches executed
system.cpu09.iew.exec_stores                     3477                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.451036                       # Inst execution rate
system.cpu09.iew.wb_sent                        38934                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       38338                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   22451                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   31848                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.432880                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.704942                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         13671                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             497                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        30219                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.028591                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.354350                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        23674     78.34%     78.34% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         1037      3.43%     81.77% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1124      3.72%     85.49% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          622      2.06%     87.55% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          672      2.22%     89.77% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5          251      0.83%     90.61% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          230      0.76%     91.37% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          263      0.87%     92.24% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         2346      7.76%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        30219                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              31083                       # Number of instructions committed
system.cpu09.commit.committedOps                31083                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         7729                       # Number of memory references committed
system.cpu09.commit.loads                        4762                       # Number of loads committed
system.cpu09.commit.membars                        23                       # Number of memory barriers committed
system.cpu09.commit.branches                     3759                       # Number of branches committed
system.cpu09.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   25467                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                254                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass          935      3.01%      3.01% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          17472     56.21%     59.22% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           114      0.37%     59.59% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     59.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2887      9.29%     68.87% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            2      0.01%     68.88% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     68.88% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1921      6.18%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          4785     15.39%     90.45% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         2967      9.55%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           31083                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                2346                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      71665                       # The number of ROB reads
system.cpu09.rob.rob_writes                     91651                       # The number of ROB writes
system.cpu09.timesIdled                           151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          7708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    1021278                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     30152                       # Number of Instructions Simulated
system.cpu09.committedOps                       30152                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.937284                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.937284                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.340451                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.340451                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  47085                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 21627                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11205                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8204                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   119                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             491                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          13.593216                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              6655                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             550                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           12.100000                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1128697497                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    13.593216                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.212394                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.212394                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           17767                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          17767                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         4215                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4215                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         2384                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2384                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           27                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           21                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           21                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data         6599                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6599                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         6599                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6599                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1373                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1373                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          556                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          556                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            9                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            6                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         1929                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         1929                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         1929                       # number of overall misses
system.cpu09.dcache.overall_misses::total         1929                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    105053085                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    105053085                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     76593416                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     76593416                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       585144                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       585144                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       169506                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       169506                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    181646501                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    181646501                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    181646501                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    181646501                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         5588                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         5588                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         2940                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2940                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         8528                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         8528                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         8528                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         8528                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.245705                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.245705                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.189116                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.189116                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.226196                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.226196                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.226196                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.226196                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 76513.536052                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 76513.536052                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 137757.942446                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 137757.942446                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data        65016                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total        65016                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data        28251                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total        28251                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 94166.148782                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 94166.148782                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 94166.148782                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 94166.148782                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2868                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             115                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    24.939130                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          287                       # number of writebacks
system.cpu09.dcache.writebacks::total             287                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          913                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          913                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          415                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          415                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            7                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1328                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1328                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1328                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1328                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          460                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          460                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          141                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          141                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          601                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          601                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          601                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          601                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     35063361                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     35063361                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     18773348                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     18773348                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       162540                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       162540                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     53836709                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     53836709                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     53836709                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     53836709                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.082319                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.082319                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.047959                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.047959                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.070474                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.070474                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.070474                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.070474                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 76224.697826                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 76224.697826                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 133144.312057                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 133144.312057                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data        27090                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total        27090                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 89578.550749                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 89578.550749                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 89578.550749                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 89578.550749                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             123                       # number of replacements
system.cpu09.icache.tags.tagsinuse          80.166782                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              6014                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             553                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           10.875226                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    80.166782                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.156576                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.156576                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           13849                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          13849                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         6014                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          6014                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         6014                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           6014                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         6014                       # number of overall hits
system.cpu09.icache.overall_hits::total          6014                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          634                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          634                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          634                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          634                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          634                       # number of overall misses
system.cpu09.icache.overall_misses::total          634                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     25979694                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     25979694                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     25979694                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     25979694                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     25979694                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     25979694                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         6648                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         6648                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         6648                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         6648                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         6648                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         6648                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.095367                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.095367                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.095367                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.095367                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.095367                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.095367                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 40977.435331                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 40977.435331                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 40977.435331                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 40977.435331                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 40977.435331                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 40977.435331                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          123                       # number of writebacks
system.cpu09.icache.writebacks::total             123                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           81                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           81                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           81                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           81                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           81                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          553                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          553                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          553                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          553                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          553                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          553                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     20764482                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     20764482                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     20764482                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     20764482                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     20764482                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     20764482                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.083183                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.083183                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.083183                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.083183                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.083183                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.083183                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 37548.792043                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 37548.792043                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 37548.792043                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 37548.792043                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 37548.792043                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 37548.792043                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  7275                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            5792                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             655                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               5911                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  1958                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           33.124683                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   563                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            64                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             64                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                       6259                       # DTB read hits
system.cpu10.dtb.read_misses                      348                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                   6607                       # DTB read accesses
system.cpu10.dtb.write_hits                      3206                       # DTB write hits
system.cpu10.dtb.write_misses                      26                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  3232                       # DTB write accesses
system.cpu10.dtb.data_hits                       9465                       # DTB hits
system.cpu10.dtb.data_misses                      374                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                   9839                       # DTB accesses
system.cpu10.itb.fetch_hits                      6135                       # ITB hits
system.cpu10.itb.fetch_misses                      74                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                  6209                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          87137                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             4751                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        55906                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      7275                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             2521                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       22069                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  1467                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        49242                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2409                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    6135                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 265                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            79381                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.704274                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.108122                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  70061     88.26%     88.26% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    587      0.74%     89.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    608      0.77%     89.76% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    773      0.97%     90.74% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   1173      1.48%     92.22% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    350      0.44%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    476      0.60%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    338      0.43%     93.68% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   5015      6.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              79381                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.083489                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.641587                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   7194                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               15373                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    5835                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1233                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  504                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                596                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 238                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                47235                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 987                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  504                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   7914                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  9029                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         4401                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    6272                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                2019                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                45302                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 399                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  549                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  718                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                   99                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             33571                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups               64813                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          52010                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12799                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               22187                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  11384                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              102                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    4982                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               6182                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              3951                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             263                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            252                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    40926                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               104                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   38877                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             254                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         12196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         6071                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        79381                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.489752                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.509552                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             69410     87.44%     87.44% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              1922      2.42%     89.86% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              1534      1.93%     91.79% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              1114      1.40%     93.20% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              1416      1.78%     94.98% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5               942      1.19%     96.17% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              1740      2.19%     98.36% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7               693      0.87%     99.23% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               610      0.77%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         79381                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                   943     48.01%     48.01% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     48.01% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     48.01% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  89      4.53%     52.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     52.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     52.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                366     18.64%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     71.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  445     22.66%     93.84% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 121      6.16%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               23655     60.85%     60.86% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                195      0.50%     61.36% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     61.36% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2940      7.56%     68.92% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     68.92% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     68.92% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1926      4.95%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.87% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               6824     17.55%     91.43% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              3333      8.57%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                38877                       # Type of FU issued
system.cpu10.iq.rate                         0.446159                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      1964                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.050518                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           135141                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           39609                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        25957                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             24212                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13636                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10393                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                28366                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12471                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            207                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         1743                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         1136                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         1078                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  504                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  1783                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1788                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             42448                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             163                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                6182                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               3951                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1760                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          120                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          395                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                515                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               38064                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                6607                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             813                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                        1418                       # number of nop insts executed
system.cpu10.iew.exec_refs                       9839                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   4913                       # Number of branches executed
system.cpu10.iew.exec_stores                     3232                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.436829                       # Inst execution rate
system.cpu10.iew.wb_sent                        36880                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       36350                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   21418                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   30403                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.417159                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.704470                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         12358                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             426                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        28253                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.050649                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.388847                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        22127     78.32%     78.32% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1          904      3.20%     81.52% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         1046      3.70%     85.22% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          595      2.11%     87.33% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          582      2.06%     89.39% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5          260      0.92%     90.31% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          207      0.73%     91.04% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          223      0.79%     91.83% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         2309      8.17%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        28253                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              29684                       # Number of instructions committed
system.cpu10.commit.committedOps                29684                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         7254                       # Number of memory references committed
system.cpu10.commit.loads                        4439                       # Number of loads committed
system.cpu10.commit.membars                        16                       # Number of memory barriers committed
system.cpu10.commit.branches                     3522                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   24185                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                219                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass          854      2.88%      2.88% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          16649     56.09%     58.96% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           113      0.38%     59.35% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     59.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      9.70%     69.04% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     69.04% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     69.04% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      6.47%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          4455     15.01%     90.52% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         2815      9.48%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           29684                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                2309                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      67154                       # The number of ROB reads
system.cpu10.rob.rob_writes                     85955                       # The number of ROB writes
system.cpu10.timesIdled                           151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          7756                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                    1022706                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     28834                       # Number of Instructions Simulated
system.cpu10.committedOps                       28834                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             3.022023                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       3.022023                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.330904                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.330904                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  44710                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 20187                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11144                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8139                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                    89                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             482                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          12.345707                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              5855                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             537                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           10.903166                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    12.345707                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.192902                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.192902                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           16373                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          16373                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         3610                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          3610                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         2222                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2222                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           22                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           14                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data         5832                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           5832                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         5832                       # number of overall hits
system.cpu10.dcache.overall_hits::total          5832                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1452                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1452                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          572                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          572                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            4                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            6                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2024                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2024                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2024                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2024                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    113406480                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    113406480                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     82627129                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     82627129                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       375003                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       375003                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       213624                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       213624                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    196033609                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    196033609                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    196033609                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    196033609                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         5062                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         5062                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         2794                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2794                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         7856                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         7856                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         7856                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         7856                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.286843                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.286843                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.204724                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.204724                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.300000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.300000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.257637                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.257637                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.257637                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.257637                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 78103.636364                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 78103.636364                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 144453.022727                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 144453.022727                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 93750.750000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 93750.750000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data        35604                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total        35604                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 96854.549901                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 96854.549901                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 96854.549901                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 96854.549901                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         3167                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             123                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    25.747967                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          352                       # number of writebacks
system.cpu10.dcache.writebacks::total             352                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1003                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1003                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          439                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          439                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            2                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1442                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1442                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1442                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1442                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          449                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          133                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            6                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          582                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          582                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          582                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          582                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     35107479                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     35107479                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     20442869                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     20442869                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       206658                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       206658                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     55550348                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     55550348                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     55550348                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     55550348                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.088700                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.088700                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.047602                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.047602                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.300000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.074084                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.074084                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.074084                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.074084                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 78190.376392                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 78190.376392                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 153705.781955                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 153705.781955                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data        34443                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total        34443                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 95447.333333                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 95447.333333                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 95447.333333                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 95447.333333                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              76                       # number of replacements
system.cpu10.icache.tags.tagsinuse          70.777244                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              5596                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             464                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           12.060345                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    70.777244                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.138237                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.138237                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          312                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           12728                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          12728                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         5596                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          5596                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         5596                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           5596                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         5596                       # number of overall hits
system.cpu10.icache.overall_hits::total          5596                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          536                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          536                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          536                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          536                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          536                       # number of overall misses
system.cpu10.icache.overall_misses::total          536                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     25658100                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     25658100                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     25658100                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     25658100                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     25658100                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     25658100                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         6132                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         6132                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         6132                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         6132                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         6132                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         6132                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.087410                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.087410                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.087410                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.087410                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.087410                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.087410                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 47869.589552                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 47869.589552                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 47869.589552                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 47869.589552                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 47869.589552                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 47869.589552                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           76                       # number of writebacks
system.cpu10.icache.writebacks::total              76                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           72                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           72                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           72                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          464                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          464                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          464                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          464                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          464                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          464                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     19605807                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     19605807                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     19605807                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     19605807                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     19605807                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     19605807                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.075669                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.075669                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.075669                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.075669                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.075669                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.075669                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 42253.894397                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 42253.894397                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 42253.894397                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 42253.894397                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 42253.894397                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 42253.894397                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  9717                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            7691                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             706                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               7810                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  3116                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           39.897567                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   790                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            95                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                       6582                       # DTB read hits
system.cpu11.dtb.read_misses                      334                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                   6916                       # DTB read accesses
system.cpu11.dtb.write_hits                      3423                       # DTB write hits
system.cpu11.dtb.write_misses                      31                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  3454                       # DTB write accesses
system.cpu11.dtb.data_hits                      10005                       # DTB hits
system.cpu11.dtb.data_misses                      365                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  10370                       # DTB accesses
system.cpu11.itb.fetch_hits                      7308                       # ITB hits
system.cpu11.itb.fetch_misses                      70                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                  7378                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                          91092                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             5523                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        66482                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      9717                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             3907                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       25603                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  1587                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                123                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        50041                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2062                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                    7308                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 293                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            84256                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.789048                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.200724                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  72874     86.49%     86.49% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    830      0.99%     87.48% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    870      1.03%     88.51% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    869      1.03%     89.54% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   1603      1.90%     91.44% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    352      0.42%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    497      0.59%     92.45% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                    737      0.87%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   5624      6.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              84256                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.106672                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.729834                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   7770                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               16923                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    7701                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                1272                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  549                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                859                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 251                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                57481                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1025                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  549                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   8511                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  8960                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         5339                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    8169                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                2687                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                55299                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 330                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  670                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1341                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  226                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands             40209                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups               77348                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          64483                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12860                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               27727                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  12482                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              122                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          103                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    4743                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               6974                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              4221                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             302                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            291                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    49685                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               128                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   46757                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             252                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         13539                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined         6791                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           44                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        84256                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.554940                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.609492                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             72676     86.26%     86.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              1999      2.37%     88.63% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              1792      2.13%     90.76% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              1085      1.29%     92.04% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              1585      1.88%     93.92% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              1489      1.77%     95.69% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              1980      2.35%     98.04% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7               946      1.12%     99.16% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8               704      0.84%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         84256                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1044     52.46%     52.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     52.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     52.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  77      3.87%     56.33% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     56.33% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     56.33% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                325     16.33%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     72.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  394     19.80%     92.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 150      7.54%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               30977     66.25%     66.26% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                182      0.39%     66.65% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     66.65% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2947      6.30%     72.95% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     72.95% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     72.95% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1928      4.12%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.08% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               7151     15.29%     92.37% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              3568      7.63%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                46757                       # Type of FU issued
system.cpu11.iq.rate                         0.513294                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      1990                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.042560                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           156536                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           49673                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        34130                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23476                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13702                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10414                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                36683                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12060                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads            213                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         1953                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         1282                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          620                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  549                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  4087                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1008                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             52239                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             122                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                6974                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               4221                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               98                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   27                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 964                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          119                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          430                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                549                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               45879                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                6916                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             878                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                        2426                       # number of nop insts executed
system.cpu11.iew.exec_refs                      10370                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   7017                       # Number of branches executed
system.cpu11.iew.exec_stores                     3454                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.503656                       # Inst execution rate
system.cpu11.iew.wb_sent                        45104                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       44544                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   26597                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   37281                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.489000                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.713420                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         13401                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             462                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        32170                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.183463                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.479354                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        24309     75.56%     75.56% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1          973      3.02%     78.59% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         1494      4.64%     83.23% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          581      1.81%     85.04% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         1023      3.18%     88.22% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5          255      0.79%     89.01% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          415      1.29%     90.30% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          449      1.40%     91.70% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         2671      8.30%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        32170                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              38072                       # Number of instructions committed
system.cpu11.commit.committedOps                38072                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         7960                       # Number of memory references committed
system.cpu11.commit.loads                        5021                       # Number of loads committed
system.cpu11.commit.membars                        21                       # Number of memory barriers committed
system.cpu11.commit.branches                     5500                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   31607                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                420                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass         1802      4.73%      4.73% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          23378     61.40%     66.14% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           113      0.30%     66.43% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     66.43% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      7.56%     73.99% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     73.99% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     73.99% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      5.04%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.04% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          5042     13.24%     92.28% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         2939      7.72%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           38072                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                2671                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      80075                       # The number of ROB reads
system.cpu11.rob.rob_writes                    104976                       # The number of ROB writes
system.cpu11.timesIdled                           147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                    1018751                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     36274                       # Number of Instructions Simulated
system.cpu11.committedOps                       36274                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.511220                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.511220                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.398213                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.398213                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  55778                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 26297                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11155                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8163                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   129                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   58                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             498                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          11.659670                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              6790                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             556                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           12.212230                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    11.659670                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.182182                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.182182                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           18175                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          18175                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         4399                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          4399                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         2342                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         2342                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           35                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           16                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data         6741                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           6741                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         6741                       # number of overall hits
system.cpu11.dcache.overall_hits::total          6741                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         1412                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         1412                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          571                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          571                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            7                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            9                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         1983                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         1983                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         1983                       # number of overall misses
system.cpu11.dcache.overall_misses::total         1983                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    111764826                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    111764826                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     77322522                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     77322522                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       493425                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       493425                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       116100                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       116100                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data       200853                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total       200853                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    189087348                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    189087348                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    189087348                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    189087348                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         5811                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         5811                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         2913                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         2913                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         8724                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         8724                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         8724                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         8724                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.242987                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.242987                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.196018                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.196018                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.360000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.360000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.227304                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.227304                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.227304                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.227304                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 79153.559490                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 79153.559490                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 135415.975482                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 135415.975482                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 70489.285714                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 70489.285714                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data        12900                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total        12900                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 95354.184569                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 95354.184569                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 95354.184569                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 95354.184569                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2592                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             102                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    25.411765                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          302                       # number of writebacks
system.cpu11.dcache.writebacks::total             302                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data          947                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total          947                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          426                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          426                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            5                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1373                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1373                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1373                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1373                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          465                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          465                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          145                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          145                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            9                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data          610                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total          610                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data          610                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total          610                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     36991782                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     36991782                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     20136363                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     20136363                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       106812                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       106812                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data       199692                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total       199692                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     57128145                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     57128145                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     57128145                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     57128145                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.080021                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.080021                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.049777                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.049777                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.047619                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.047619                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.069922                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.069922                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.069922                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.069922                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 79552.219355                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 79552.219355                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 138871.468966                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 138871.468966                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data        11868                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total        11868                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 93652.696721                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 93652.696721                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 93652.696721                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 93652.696721                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             106                       # number of replacements
system.cpu11.icache.tags.tagsinuse          68.992231                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              6707                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             511                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           13.125245                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    68.992231                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.134750                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.134750                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           15113                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          15113                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         6707                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          6707                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         6707                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           6707                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         6707                       # number of overall hits
system.cpu11.icache.overall_hits::total          6707                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          594                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          594                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          594                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          594                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          594                       # number of overall misses
system.cpu11.icache.overall_misses::total          594                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     26344247                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     26344247                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     26344247                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     26344247                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     26344247                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     26344247                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         7301                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         7301                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         7301                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         7301                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         7301                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         7301                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.081359                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.081359                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.081359                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.081359                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.081359                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.081359                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 44350.584175                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 44350.584175                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 44350.584175                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 44350.584175                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 44350.584175                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 44350.584175                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          106                       # number of writebacks
system.cpu11.icache.writebacks::total             106                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           83                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           83                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           83                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          511                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          511                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          511                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          511                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          511                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          511                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     20826014                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     20826014                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     20826014                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     20826014                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     20826014                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     20826014                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.069990                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.069990                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.069990                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.069990                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.069990                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.069990                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 40755.409002                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 40755.409002                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 40755.409002                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 40755.409002                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 40755.409002                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 40755.409002                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 36338                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           27513                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1464                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              25513                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 18382                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           72.049543                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  3935                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           111                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits               12                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             99                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      28633                       # DTB read hits
system.cpu12.dtb.read_misses                      390                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  29023                       # DTB read accesses
system.cpu12.dtb.write_hits                      9634                       # DTB write hits
system.cpu12.dtb.write_misses                      34                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  9668                       # DTB write accesses
system.cpu12.dtb.data_hits                      38267                       # DTB hits
system.cpu12.dtb.data_misses                      424                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  38691                       # DTB accesses
system.cpu12.itb.fetch_hits                     32696                       # ITB hits
system.cpu12.itb.fetch_misses                      68                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 32764                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          91041                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            10301                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       207758                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     36338                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            22329                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       68135                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  3209                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                180                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2371                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   32696                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 533                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            82618                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.514682                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.959848                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  40932     49.54%     49.54% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   2242      2.71%     52.26% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   3589      4.34%     56.60% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   6086      7.37%     63.97% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                  10081     12.20%     76.17% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   1389      1.68%     77.85% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   5707      6.91%     84.76% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   2167      2.62%     87.38% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  10425     12.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              82618                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.399139                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      2.282027                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  13060                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               33927                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   31734                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2783                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 1104                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               4148                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 519                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               188547                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                2197                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 1104                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  14854                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                 11924                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        17558                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   32584                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                4584                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               183284                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 334                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                 1508                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 2033                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  381                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands            121600                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              220726                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         207995                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12725                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               95637                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  25963                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              609                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          586                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                   11017                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              29955                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             11645                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            3144                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           2522                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   157085                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded              1037                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  150554                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             442                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         29783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        14717                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          273                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        82618                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.822291                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.276952                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             41206     49.88%     49.88% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              6155      7.45%     57.33% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              8538     10.33%     67.66% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              7263      8.79%     76.45% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              5095      6.17%     82.62% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              4660      5.64%     88.26% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              7217      8.74%     96.99% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              1320      1.60%     98.59% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8              1164      1.41%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         82618                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1241     28.82%     28.82% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     28.82% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     28.82% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                 104      2.42%     31.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     31.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     31.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                359      8.34%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     39.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1615     37.51%     77.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 987     22.92%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              105651     70.17%     70.18% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                184      0.12%     70.30% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     70.30% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2922      1.94%     72.24% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     72.24% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     72.24% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1926      1.28%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.52% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              29800     19.79%     93.31% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite             10067      6.69%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               150554                       # Type of FU issued
system.cpu12.iq.rate                         1.653694                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      4306                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.028601                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           365060                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          174437                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       136268                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23414                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13518                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10370                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               142802                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12054                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           1170                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         5258                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         3569                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          899                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 1104                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  6697                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1267                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            177325                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             324                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               29955                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts              11645                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              551                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   35                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1200                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          339                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          805                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1144                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              148708                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               29023                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1846                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       19203                       # number of nop insts executed
system.cpu12.iew.exec_refs                      38691                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  29839                       # Number of branches executed
system.cpu12.iew.exec_stores                     9668                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.633418                       # Inst execution rate
system.cpu12.iew.wb_sent                       147465                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      146638                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   83054                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  103135                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.610681                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.805294                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         31309                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           764                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             964                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        77996                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.852595                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.791689                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        44963     57.65%     57.65% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         8075     10.35%     68.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         3947      5.06%     73.06% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         2060      2.64%     75.70% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         2677      3.43%     79.13% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         4232      5.43%     84.56% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          847      1.09%     85.65% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         4164      5.34%     90.99% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         7031      9.01%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        77996                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             144495                       # Number of instructions committed
system.cpu12.commit.committedOps               144495                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        32773                       # Number of memory references committed
system.cpu12.commit.loads                       24697                       # Number of loads committed
system.cpu12.commit.membars                       362                       # Number of memory barriers committed
system.cpu12.commit.branches                    26343                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  123105                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               2607                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        16160     11.18%     11.18% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          90273     62.47%     73.66% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.08%     73.74% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     73.74% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      1.99%     75.73% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     75.73% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     75.73% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      1.33%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.06% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         25059     17.34%     94.40% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         8090      5.60%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          144495                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                7031                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     245495                       # The number of ROB reads
system.cpu12.rob.rob_writes                    356214                       # The number of ROB writes
system.cpu12.timesIdled                           166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          8423                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     969267                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    128339                       # Number of Instructions Simulated
system.cpu12.committedOps                      128339                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.709379                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.709379                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.409684                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.409684                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 188686                       # number of integer regfile reads
system.cpu12.int_regfile_writes                102552                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11122                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8108                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                  1018                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  399                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements            1206                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          10.751341                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             31042                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            1264                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           24.558544                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1146846249                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    10.751341                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.167990                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.167990                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           71204                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          71204                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        23600                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         23600                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         6919                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         6919                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          162                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          162                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          132                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        30519                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          30519                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        30519                       # number of overall hits
system.cpu12.dcache.overall_hits::total         30519                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2882                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2882                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          972                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          972                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           60                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           49                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           49                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         3854                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         3854                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         3854                       # number of overall misses
system.cpu12.dcache.overall_misses::total         3854                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    170096949                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    170096949                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data    103455454                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total    103455454                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data      1369980                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total      1369980                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       564246                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       564246                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data       347139                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       347139                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    273552403                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    273552403                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    273552403                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    273552403                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        26482                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        26482                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         7891                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         7891                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data          181                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          181                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        34373                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        34373                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        34373                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        34373                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.108829                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.108829                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.123178                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.123178                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.270270                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.270270                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.270718                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.270718                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.112123                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.112123                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.112123                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.112123                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 59020.454198                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 59020.454198                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 106435.652263                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 106435.652263                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data        22833                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total        22833                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 11515.224490                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 11515.224490                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 70978.827971                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 70978.827971                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 70978.827971                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 70978.827971                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         3712                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             155                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    23.948387                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          743                       # number of writebacks
system.cpu12.dcache.writebacks::total             743                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1508                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1508                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          634                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          634                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data           13                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         2142                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         2142                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         2142                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         2142                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data         1374                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total         1374                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          338                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          338                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           47                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           48                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           48                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1712                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1712                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1712                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1712                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     55730322                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     55730322                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     27840754                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     27840754                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       590949                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       590949                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       515484                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       515484                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data       340173                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       340173                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     83571076                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     83571076                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     83571076                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     83571076                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.051884                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.051884                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.042834                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.042834                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.211712                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.211712                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.265193                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.265193                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.049807                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.049807                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.049807                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.049807                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 40560.641921                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 40560.641921                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 82369.094675                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 82369.094675                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 12573.382979                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12573.382979                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 10739.250000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 10739.250000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 48814.880841                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 48814.880841                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 48814.880841                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 48814.880841                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             509                       # number of replacements
system.cpu12.icache.tags.tagsinuse          72.386809                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             31538                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             992                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           31.792339                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    72.386809                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.141380                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.141380                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           66378                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          66378                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        31538                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         31538                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        31538                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          31538                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        31538                       # number of overall hits
system.cpu12.icache.overall_hits::total         31538                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1155                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1155                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1155                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1155                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1155                       # number of overall misses
system.cpu12.icache.overall_misses::total         1155                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     39133827                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     39133827                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     39133827                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     39133827                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     39133827                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     39133827                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        32693                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        32693                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        32693                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        32693                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        32693                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        32693                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.035329                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.035329                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.035329                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.035329                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.035329                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.035329                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 33882.101299                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 33882.101299                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 33882.101299                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 33882.101299                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 33882.101299                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 33882.101299                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs     6.250000                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          509                       # number of writebacks
system.cpu12.icache.writebacks::total             509                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          163                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          163                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          163                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          163                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          163                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          163                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          992                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          992                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          992                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          992                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          992                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          992                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     29610144                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     29610144                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     29610144                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     29610144                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     29610144                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     29610144                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.030343                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.030343                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.030343                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.030343                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.030343                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.030343                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 29848.935484                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 29848.935484                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 29848.935484                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 29848.935484                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 29848.935484                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 29848.935484                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 39151                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           30510                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1432                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              27427                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 20436                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           74.510519                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  3856                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            96                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               14                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             82                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      30868                       # DTB read hits
system.cpu13.dtb.read_misses                      409                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  31277                       # DTB read accesses
system.cpu13.dtb.write_hits                      9603                       # DTB write hits
system.cpu13.dtb.write_misses                      34                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  9637                       # DTB write accesses
system.cpu13.dtb.data_hits                      40471                       # DTB hits
system.cpu13.dtb.data_misses                      443                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  40914                       # DTB accesses
system.cpu13.itb.fetch_hits                     35567                       # ITB hits
system.cpu13.itb.fetch_misses                      65                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 35632                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                         142525                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10075                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       220466                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     39151                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            24306                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       71738                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3151                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                181                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        48639                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2327                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   35567                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 527                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples           134645                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.637387                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.647149                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  90058     66.89%     66.89% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2082      1.55%     68.43% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   3647      2.71%     71.14% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   7186      5.34%     76.48% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  11023      8.19%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   1337      0.99%     85.66% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   6751      5.01%     90.67% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   2239      1.66%     92.33% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  10322      7.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total             134645                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.274696                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.546858                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  12993                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               34321                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   34873                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2726                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1093                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               4045                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 499                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               201580                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2122                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1093                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  14733                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                 10964                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        18863                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   35722                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                4631                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               196380                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 408                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                 1400                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 2079                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  483                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            129678                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              235009                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         222241                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12762                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps              104316                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  25362                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              599                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          573                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                   10558                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              31894                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             11552                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            3112                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           2391                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   168164                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              1027                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  162253                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             445                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         28844                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        14148                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          258                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       134645                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.205043                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.033058                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             90042     66.87%     66.87% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              6000      4.46%     71.33% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              9714      7.21%     78.54% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              8243      6.12%     84.67% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              5203      3.86%     88.53% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              4777      3.55%     92.08% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              8322      6.18%     98.26% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              1285      0.95%     99.21% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1059      0.79%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total        134645                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1175     27.58%     27.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     27.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     27.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                 103      2.42%     29.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     29.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     29.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                365      8.57%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     38.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1641     38.51%     77.07% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 977     22.93%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              115161     70.98%     70.98% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                188      0.12%     71.09% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     71.09% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2928      1.80%     72.90% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     72.90% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     72.90% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1926      1.19%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              32041     19.75%     93.83% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             10005      6.17%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               162253                       # Type of FU issued
system.cpu13.iq.rate                         1.138418                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      4261                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.026261                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           439813                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          184584                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       147690                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             24044                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13500                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10396                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               154121                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12389                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           1094                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         5082                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         3437                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         1197                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1093                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  4451                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1051                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            190350                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             327                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               31894                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              11552                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              533                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   27                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1010                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          336                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          780                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1116                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              160439                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               31279                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1814                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       21159                       # number of nop insts executed
system.cpu13.iew.exec_refs                      40916                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  32937                       # Number of branches executed
system.cpu13.iew.exec_stores                     9637                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.125690                       # Inst execution rate
system.cpu13.iew.wb_sent                       158919                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      158086                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   90236                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  109953                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.109181                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.820678                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         30350                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           769                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             950                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        81475                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.947002                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.817865                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        45105     55.36%     55.36% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         9264     11.37%     66.73% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         3905      4.79%     71.52% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         2024      2.48%     74.01% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2674      3.28%     77.29% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         5414      6.64%     83.93% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          870      1.07%     85.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         5252      6.45%     91.45% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         6967      8.55%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        81475                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             158632                       # Number of instructions committed
system.cpu13.commit.committedOps               158632                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        34927                       # Number of memory references committed
system.cpu13.commit.loads                       26812                       # Number of loads committed
system.cpu13.commit.membars                       361                       # Number of memory barriers committed
system.cpu13.commit.branches                    29586                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  135105                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               2569                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        18289     11.53%     11.53% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         100128     63.12%     74.65% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           115      0.07%     74.72% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     74.72% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      1.81%     76.54% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     76.54% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     76.54% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.21%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.75% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         27173     17.13%     94.88% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         8129      5.12%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          158632                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                6967                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     262190                       # The number of ROB reads
system.cpu13.rob.rob_writes                    382491                       # The number of ROB writes
system.cpu13.timesIdled                           181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          7880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     967318                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    140347                       # Number of Instructions Simulated
system.cpu13.committedOps                      140347                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.015519                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.015519                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.984718                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.984718                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 203705                       # number of integer regfile reads
system.cpu13.int_regfile_writes                110798                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11139                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8135                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   994                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  403                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements            1105                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           9.748419                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             33289                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1163                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           28.623388                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1155266982                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     9.748419                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.152319                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.152319                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           75192                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          75192                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        25787                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         25787                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         6789                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         6789                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          151                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          151                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          122                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          122                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        32576                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          32576                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        32576                       # number of overall hits
system.cpu13.dcache.overall_hits::total         32576                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2702                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2702                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         1143                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         1143                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           62                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           57                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3845                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3845                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3845                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3845                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    158408001                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    158408001                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     97433362                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     97433362                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data      1329345                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total      1329345                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       592110                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       592110                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data       416799                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total       416799                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    255841363                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    255841363                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    255841363                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    255841363                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        28489                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        28489                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         7932                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         7932                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          179                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          179                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        36421                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        36421                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        36421                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        36421                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.094844                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.094844                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.144100                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.144100                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.291080                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.291080                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.318436                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.318436                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.105571                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.105571                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.105571                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.105571                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 58626.203183                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 58626.203183                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 85243.536308                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 85243.536308                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 21441.048387                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 21441.048387                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 10387.894737                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 10387.894737                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 66538.715995                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 66538.715995                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 66538.715995                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 66538.715995                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2978                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             154                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    19.337662                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          699                       # number of writebacks
system.cpu13.dcache.writebacks::total             699                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1415                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1415                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          682                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          682                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data           10                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         2097                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         2097                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         2097                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         2097                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1287                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1287                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          461                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          461                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           52                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           52                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           57                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           57                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1748                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1748                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1748                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1748                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     49319280                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     49319280                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     28134494                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     28134494                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       659448                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       659448                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       536382                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       536382                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data       406350                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total       406350                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     77453774                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     77453774                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     77453774                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     77453774                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.045175                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.045175                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.058119                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.058119                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.244131                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.244131                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.318436                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.318436                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.047994                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.047994                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.047994                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.047994                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 38321.118881                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 38321.118881                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 61029.271150                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 61029.271150                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 12681.692308                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12681.692308                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  9410.210526                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  9410.210526                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 44309.939359                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 44309.939359                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 44309.939359                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 44309.939359                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             493                       # number of replacements
system.cpu13.icache.tags.tagsinuse          66.724439                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             34429                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             978                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           35.203476                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    66.724439                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.130321                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.130321                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          266                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           72102                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          72102                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        34429                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         34429                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        34429                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          34429                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        34429                       # number of overall hits
system.cpu13.icache.overall_hits::total         34429                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1133                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1133                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1133                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1133                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1133                       # number of overall misses
system.cpu13.icache.overall_misses::total         1133                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     35757636                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     35757636                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     35757636                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     35757636                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     35757636                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     35757636                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        35562                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        35562                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        35562                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        35562                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        35562                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        35562                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.031860                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.031860                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.031860                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.031860                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.031860                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.031860                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 31560.137688                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 31560.137688                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 31560.137688                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 31560.137688                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 31560.137688                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 31560.137688                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          493                       # number of writebacks
system.cpu13.icache.writebacks::total             493                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          155                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          155                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          155                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          978                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          978                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          978                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          978                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          978                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          978                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     28530411                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     28530411                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     28530411                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     28530411                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     28530411                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     28530411                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.027501                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.027501                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.027501                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.027501                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.027501                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.027501                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 29172.199387                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 29172.199387                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 29172.199387                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 29172.199387                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 29172.199387                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 29172.199387                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  6950                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            5545                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             616                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               5620                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1854                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           32.989324                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   536                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            63                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             63                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                       6211                       # DTB read hits
system.cpu14.dtb.read_misses                      285                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                   6496                       # DTB read accesses
system.cpu14.dtb.write_hits                      3173                       # DTB write hits
system.cpu14.dtb.write_misses                      25                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  3198                       # DTB write accesses
system.cpu14.dtb.data_hits                       9384                       # DTB hits
system.cpu14.dtb.data_misses                      310                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                   9694                       # DTB accesses
system.cpu14.itb.fetch_hits                      5959                       # ITB hits
system.cpu14.itb.fetch_misses                      73                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                  6032                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          87727                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             4827                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        53709                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      6950                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2390                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       22000                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  1387                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        50042                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2614                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                    5959                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 249                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            80208                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.669621                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.061361                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  71240     88.82%     88.82% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    611      0.76%     89.58% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    545      0.68%     90.26% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    734      0.92%     91.18% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   1151      1.44%     92.61% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    316      0.39%     93.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    477      0.59%     93.60% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    312      0.39%     93.99% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   4822      6.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              80208                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.079223                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.612229                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   7104                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               15762                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    5604                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1218                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  478                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                572                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 221                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                45531                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 953                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  478                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   7788                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  8068                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         5300                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    6071                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2461                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                43838                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 396                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  776                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1123                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                   67                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             32521                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               62874                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          50358                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12512                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  10435                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               91                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           77                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    4908                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               5979                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              3831                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             255                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            313                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    39765                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                92                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   38079                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             243                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         11170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         5417                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        80208                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.474753                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.483582                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             70376     87.74%     87.74% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1911      2.38%     90.12% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              1511      1.88%     92.01% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              1120      1.40%     93.40% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              1432      1.79%     95.19% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5               899      1.12%     96.31% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              1726      2.15%     98.46% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7               657      0.82%     99.28% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               576      0.72%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         80208                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   938     47.57%     47.57% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     47.57% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     47.57% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  95      4.82%     52.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     52.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     52.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                395     20.03%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     72.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  429     21.75%     94.17% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 115      5.83%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               23036     60.50%     60.51% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                192      0.50%     61.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     61.01% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2917      7.66%     68.67% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     68.67% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     68.67% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1926      5.06%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.73% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               6703     17.60%     91.33% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              3301      8.67%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                38079                       # Type of FU issued
system.cpu14.iq.rate                         0.434062                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      1972                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.051787                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           134473                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           38013                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        25290                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             24108                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13034                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10349                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                27616                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12431                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            208                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         1566                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1041                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         1113                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  478                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  1667                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1337                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             41184                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             151                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                5979                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               3831                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               72                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   25                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1299                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          105                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          361                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                466                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               37305                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                6496                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             774                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        1327                       # number of nop insts executed
system.cpu14.iew.exec_refs                       9694                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   4792                       # Number of branches executed
system.cpu14.iew.exec_stores                     3198                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.425240                       # Inst execution rate
system.cpu14.iew.wb_sent                        36094                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       35639                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   20992                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   29769                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.406249                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.705163                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         11384                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             401                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        28427                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.037887                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.378003                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        22338     78.58%     78.58% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1          915      3.22%     81.80% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         1027      3.61%     85.41% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          591      2.08%     87.49% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          568      2.00%     89.49% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          250      0.88%     90.37% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          208      0.73%     91.10% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          248      0.87%     91.97% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         2282      8.03%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        28427                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              29504                       # Number of instructions committed
system.cpu14.commit.committedOps                29504                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         7203                       # Number of memory references committed
system.cpu14.commit.loads                        4413                       # Number of loads committed
system.cpu14.commit.membars                        17                       # Number of memory barriers committed
system.cpu14.commit.branches                     3498                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                216                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          821      2.78%      2.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          16552     56.10%     58.88% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           113      0.38%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      9.75%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      6.51%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          4430     15.01%     90.54% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2790      9.46%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           29504                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                2282                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      66227                       # The number of ROB reads
system.cpu14.rob.rob_writes                     83503                       # The number of ROB writes
system.cpu14.timesIdled                           146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          7519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    1022116                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu14.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             3.058075                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       3.058075                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.327003                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.327003                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  43682                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 19677                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11105                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8090                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                    81                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             490                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           8.690524                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              5760                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             547                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           10.530165                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     8.690524                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.135789                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.135789                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           16141                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          16141                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         3495                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          3495                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         2228                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2228                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           23                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           15                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data         5723                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           5723                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         5723                       # number of overall hits
system.cpu14.dcache.overall_hits::total          5723                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1475                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1475                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          540                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          540                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            7                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2015                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2015                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2015                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2015                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    131086188                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    131086188                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     77039242                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     77039242                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       267030                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       267030                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       212463                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       212463                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    208125430                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    208125430                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    208125430                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    208125430                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         4970                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         4970                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         7738                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         7738                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         7738                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         7738                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.296781                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.296781                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.195087                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.195087                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.318182                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.318182                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.260403                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.260403                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.260403                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.260403                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 88871.991864                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 88871.991864                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 142665.262963                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 142665.262963                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data        89010                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total        89010                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 30351.857143                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 30351.857143                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 103288.054591                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 103288.054591                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 103288.054591                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 103288.054591                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         4041                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             144                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    28.062500                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          366                       # number of writebacks
system.cpu14.dcache.writebacks::total             366                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1025                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1025                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          411                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          411                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1436                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1436                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1436                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1436                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          450                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          450                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          129                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            7                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          579                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          579                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          579                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          579                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     38645046                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     38645046                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     20223443                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     20223443                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       204336                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       204336                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     58868489                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     58868489                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     58868489                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     58868489                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.090543                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.090543                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.046604                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.046604                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.318182                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.318182                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.074826                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.074826                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.074826                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.074826                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 85877.880000                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 85877.880000                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 156770.875969                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 156770.875969                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data 29190.857143                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 29190.857143                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 101672.692573                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 101672.692573                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 101672.692573                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 101672.692573                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              54                       # number of replacements
system.cpu14.icache.tags.tagsinuse          50.822577                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              5453                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             433                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           12.593533                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    50.822577                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.099263                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.099263                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           12351                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          12351                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         5453                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          5453                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         5453                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           5453                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         5453                       # number of overall hits
system.cpu14.icache.overall_hits::total          5453                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          506                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          506                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          506                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          506                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          506                       # number of overall misses
system.cpu14.icache.overall_misses::total          506                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     24226587                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     24226587                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     24226587                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     24226587                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     24226587                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     24226587                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         5959                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         5959                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         5959                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         5959                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         5959                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         5959                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.084914                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.084914                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.084914                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.084914                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.084914                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.084914                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 47878.630435                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 47878.630435                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 47878.630435                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 47878.630435                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 47878.630435                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 47878.630435                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu14.icache.writebacks::total              54                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           73                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           73                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           73                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          433                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          433                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          433                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          433                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          433                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          433                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     18243954                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     18243954                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     18243954                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     18243954                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     18243954                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     18243954                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.072663                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.072663                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.072663                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.072663                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.072663                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.072663                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 42133.842956                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 42133.842956                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 42133.842956                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 42133.842956                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 42133.842956                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 42133.842956                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 23904                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           20099                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             860                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              18302                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 12106                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           66.145776                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  1661                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            93                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             92                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      20083                       # DTB read hits
system.cpu15.dtb.read_misses                      331                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  20414                       # DTB read accesses
system.cpu15.dtb.write_hits                      6462                       # DTB write hits
system.cpu15.dtb.write_misses                      31                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  6493                       # DTB write accesses
system.cpu15.dtb.data_hits                      26545                       # DTB hits
system.cpu15.dtb.data_misses                      362                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  26907                       # DTB accesses
system.cpu15.itb.fetch_hits                     21081                       # ITB hits
system.cpu15.itb.fetch_misses                      70                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 21151                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                          72763                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             7304                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       141125                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     23904                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            13768                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       51783                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  1911                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2326                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   21081                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 388                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            62417                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.261003                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.938141                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  34789     55.74%     55.74% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   1147      1.84%     57.57% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   1858      2.98%     60.55% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   4813      7.71%     68.26% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   6449     10.33%     78.59% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    536      0.86%     79.45% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   3708      5.94%     85.39% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   1837      2.94%     88.34% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   7280     11.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              62417                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.328519                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.939516                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   9622                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               29102                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   21039                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2022                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  622                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               1696                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 344                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               130309                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1413                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  622                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  10806                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  8916                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        17195                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   21799                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                3069                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               127954                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 416                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  688                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  850                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  272                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands             86198                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              160381                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         147687                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12688                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               72967                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  13231                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              456                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          431                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    8143                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              19984                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              7320                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            2225                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           2526                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   111639                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               789                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  109868                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             317                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         14440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         6876                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           72                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        62417                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.760226                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.277885                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             33181     53.16%     53.16% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              3694      5.92%     59.08% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              5410      8.67%     67.75% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              5720      9.16%     76.91% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              3661      5.87%     82.78% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              2983      4.78%     87.55% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              6386     10.23%     97.79% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7               737      1.18%     98.97% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8               645      1.03%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         62417                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1010     25.56%     25.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    1      0.03%     25.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     25.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  93      2.35%     27.94% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     27.94% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     27.94% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                380      9.62%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     37.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 1690     42.77%     80.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 777     19.67%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               77211     70.28%     70.28% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                185      0.17%     70.45% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     70.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2928      2.67%     73.11% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     73.11% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     73.11% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1927      1.75%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.87% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              20979     19.09%     93.96% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              6634      6.04%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               109868                       # Type of FU issued
system.cpu15.iq.rate                         1.509943                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      3951                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.035961                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           262115                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          113555                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        96586                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             24306                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13338                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10386                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               101279                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12536                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            269                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         2185                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         1430                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked         1228                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  622                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  2845                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1341                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            124660                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             164                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               19984                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               7320                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              422                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1306                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          144                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          494                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                638                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              108874                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               20414                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             994                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       12232                       # number of nop insts executed
system.cpu15.iew.exec_refs                      26907                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  20839                       # Number of branches executed
system.cpu15.iew.exec_stores                     6493                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.496282                       # Inst execution rate
system.cpu15.iew.wb_sent                       107507                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      106972                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   60549                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   74161                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.470143                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.816453                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         14763                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           717                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             527                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        60169                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.817713                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.706627                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        34477     57.30%     57.30% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         6515     10.83%     68.13% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         2613      4.34%     72.47% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         1420      2.36%     74.83% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         2804      4.66%     79.49% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         3743      6.22%     85.71% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          630      1.05%     86.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         4078      6.78%     93.54% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         3889      6.46%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        60169                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             109370                       # Number of instructions committed
system.cpu15.commit.committedOps               109370                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        23689                       # Number of memory references committed
system.cpu15.commit.loads                       17799                       # Number of loads committed
system.cpu15.commit.membars                       336                       # Number of memory barriers committed
system.cpu15.commit.branches                    19175                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   92712                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               1161                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        11386     10.41%     10.41% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          69044     63.13%     73.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           115      0.11%     73.64% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     73.64% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      2.63%     76.28% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.76%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.03% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         18135     16.58%     94.61% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         5892      5.39%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          109370                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                3889                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     179425                       # The number of ROB reads
system.cpu15.rob.rob_writes                    250496                       # The number of ROB writes
system.cpu15.timesIdled                           155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                         10346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     987697                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     97988                       # Number of Instructions Simulated
system.cpu15.committedOps                       97988                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.742571                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.742571                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.346673                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.346673                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 140472                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 72693                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11129                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8128                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   251                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  108                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             641                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           7.979622                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             22189                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             698                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           31.789398                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1163166426                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     7.979622                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.124682                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.124682                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           49981                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          49981                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        16912                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         16912                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         4850                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         4850                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           46                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           46                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           32                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           32                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        21762                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          21762                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        21762                       # number of overall hits
system.cpu15.dcache.overall_hits::total         21762                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1737                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1737                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          992                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          992                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           17                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           14                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         2729                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         2729                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         2729                       # number of overall misses
system.cpu15.dcache.overall_misses::total         2729                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    126861309                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    126861309                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     96163225                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     96163225                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       650160                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       650160                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       167184                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       167184                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       260064                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       260064                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    223024534                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    223024534                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    223024534                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    223024534                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        18649                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        18649                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         5842                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         5842                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           46                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           46                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        24491                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        24491                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        24491                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        24491                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.093142                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.093142                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.169805                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.169805                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.269841                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.269841                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.304348                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.304348                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.111429                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.111429                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.111429                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.111429                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 73034.720207                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 73034.720207                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 96938.734879                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 96938.734879                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 38244.705882                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 38244.705882                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 11941.714286                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 11941.714286                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 81723.903994                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 81723.903994                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 81723.903994                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 81723.903994                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         3289                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             144                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    22.840278                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          427                       # number of writebacks
system.cpu15.dcache.writebacks::total             427                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1121                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1121                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          633                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          633                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            7                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1754                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1754                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1754                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1754                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          616                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          616                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          359                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          359                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           10                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           13                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          975                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          975                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          975                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          975                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     40686084                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     40686084                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     27239364                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     27239364                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       135837                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       135837                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       154413                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       154413                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data       257742                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       257742                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     67925448                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     67925448                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     67925448                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     67925448                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.033031                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.033031                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.061452                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.061452                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.158730                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.158730                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.282609                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.282609                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.039811                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.039811                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.039811                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.039811                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 66048.837662                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 66048.837662                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 75875.665738                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 75875.665738                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 13583.700000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13583.700000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data 11877.923077                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 11877.923077                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 69667.126154                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 69667.126154                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 69667.126154                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 69667.126154                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             205                       # number of replacements
system.cpu15.icache.tags.tagsinuse          56.806330                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             20295                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             667                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           30.427286                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    56.806330                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.110950                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.110950                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           42827                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          42827                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        20295                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         20295                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        20295                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          20295                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        20295                       # number of overall hits
system.cpu15.icache.overall_hits::total         20295                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          785                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          785                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          785                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          785                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          785                       # number of overall misses
system.cpu15.icache.overall_misses::total          785                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     36664379                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     36664379                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     36664379                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     36664379                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     36664379                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     36664379                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        21080                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        21080                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        21080                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        21080                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        21080                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        21080                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.037239                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.037239                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.037239                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.037239                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.037239                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.037239                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 46706.215287                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 46706.215287                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 46706.215287                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 46706.215287                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 46706.215287                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 46706.215287                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          205                       # number of writebacks
system.cpu15.icache.writebacks::total             205                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          118                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          118                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          118                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          667                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          667                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          667                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          667                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          667                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          667                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     28157732                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     28157732                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     28157732                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     28157732                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     28157732                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     28157732                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.031641                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.031641                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.031641                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.031641                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.031641                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.031641                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 42215.490255                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 42215.490255                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 42215.490255                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 42215.490255                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 42215.490255                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 42215.490255                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1613                       # number of replacements
system.l2.tags.tagsinuse                  4162.686228                       # Cycle average of tags in use
system.l2.tags.total_refs                       60420                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9536                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.335990                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2349.851773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1216.098220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      444.114358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       61.406205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.492784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.823105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        5.323508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.447997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.686163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        1.314203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        4.849773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        6.511313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        5.351176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        6.918607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        5.170659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.498573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        3.867118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        1.997941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.516366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.437028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.644684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        1.314196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.117036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.529998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.793392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.663482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        3.642237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.695588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        3.242389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.168996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        3.713782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        1.832603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.650975                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.143424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.074225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.027107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.254070                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7923                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1069                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1795                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.483582                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2675781                       # Number of tag accesses
system.l2.tags.data_accesses                  2675781                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        20925                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20925                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6745                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6745                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   35                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 35                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             2600                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              136                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              132                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              130                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               98                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               94                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              283                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               79                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               81                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               74                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               91                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4350                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5937                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           680                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           886                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst          1041                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           705                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           592                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           756                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           839                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           861                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           506                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           405                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           925                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           926                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           394                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           605                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16516                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         8653                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          647                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data         1046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          709                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          765                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          283                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          318                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          844                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          780                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          337                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          412                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17176                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5937                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               11253                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 680                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 877                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 886                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 779                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                1041                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                1176                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 705                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 603                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 592                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 429                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 756                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 632                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 839                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 992                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 861                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 883                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 506                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 362                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 405                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 391                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 458                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 359                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 925                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 977                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 926                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 899                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 394                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 411                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 605                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 503                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38042                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5937                       # number of overall hits
system.l2.overall_hits::cpu00.data              11253                       # number of overall hits
system.l2.overall_hits::cpu01.inst                680                       # number of overall hits
system.l2.overall_hits::cpu01.data                877                       # number of overall hits
system.l2.overall_hits::cpu02.inst                886                       # number of overall hits
system.l2.overall_hits::cpu02.data                779                       # number of overall hits
system.l2.overall_hits::cpu03.inst               1041                       # number of overall hits
system.l2.overall_hits::cpu03.data               1176                       # number of overall hits
system.l2.overall_hits::cpu04.inst                705                       # number of overall hits
system.l2.overall_hits::cpu04.data                603                       # number of overall hits
system.l2.overall_hits::cpu05.inst                592                       # number of overall hits
system.l2.overall_hits::cpu05.data                429                       # number of overall hits
system.l2.overall_hits::cpu06.inst                756                       # number of overall hits
system.l2.overall_hits::cpu06.data                632                       # number of overall hits
system.l2.overall_hits::cpu07.inst                839                       # number of overall hits
system.l2.overall_hits::cpu07.data                992                       # number of overall hits
system.l2.overall_hits::cpu08.inst                861                       # number of overall hits
system.l2.overall_hits::cpu08.data                883                       # number of overall hits
system.l2.overall_hits::cpu09.inst                506                       # number of overall hits
system.l2.overall_hits::cpu09.data                362                       # number of overall hits
system.l2.overall_hits::cpu10.inst                405                       # number of overall hits
system.l2.overall_hits::cpu10.data                391                       # number of overall hits
system.l2.overall_hits::cpu11.inst                458                       # number of overall hits
system.l2.overall_hits::cpu11.data                359                       # number of overall hits
system.l2.overall_hits::cpu12.inst                925                       # number of overall hits
system.l2.overall_hits::cpu12.data                977                       # number of overall hits
system.l2.overall_hits::cpu13.inst                926                       # number of overall hits
system.l2.overall_hits::cpu13.data                899                       # number of overall hits
system.l2.overall_hits::cpu14.inst                394                       # number of overall hits
system.l2.overall_hits::cpu14.data                411                       # number of overall hits
system.l2.overall_hits::cpu15.inst                605                       # number of overall hits
system.l2.overall_hits::cpu15.data                503                       # number of overall hits
system.l2.overall_hits::total                   38042                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data           136                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data           173                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data            52                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data           179                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data           184                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                897                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               68                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5089                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5841                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1968                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          282                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           69                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           60                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst          127                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst          141                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           60                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           77                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           59                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           67                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3241                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          829                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           58                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           47                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1533                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1968                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5918                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               282                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               114                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                69                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                60                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               112                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                96                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst               127                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data               107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst               141                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               111                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                60                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               109                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                47                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                59                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                76                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                53                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                80                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                67                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               100                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                52                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                99                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                39                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                89                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                62                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10615                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1968                       # number of overall misses
system.l2.overall_misses::cpu00.data             5918                       # number of overall misses
system.l2.overall_misses::cpu01.inst              282                       # number of overall misses
system.l2.overall_misses::cpu01.data              114                       # number of overall misses
system.l2.overall_misses::cpu02.inst               69                       # number of overall misses
system.l2.overall_misses::cpu02.data              103                       # number of overall misses
system.l2.overall_misses::cpu03.inst               60                       # number of overall misses
system.l2.overall_misses::cpu03.data              112                       # number of overall misses
system.l2.overall_misses::cpu04.inst               78                       # number of overall misses
system.l2.overall_misses::cpu04.data               96                       # number of overall misses
system.l2.overall_misses::cpu05.inst              127                       # number of overall misses
system.l2.overall_misses::cpu05.data              107                       # number of overall misses
system.l2.overall_misses::cpu06.inst              141                       # number of overall misses
system.l2.overall_misses::cpu06.data              111                       # number of overall misses
system.l2.overall_misses::cpu07.inst               60                       # number of overall misses
system.l2.overall_misses::cpu07.data              109                       # number of overall misses
system.l2.overall_misses::cpu08.inst               77                       # number of overall misses
system.l2.overall_misses::cpu08.data               94                       # number of overall misses
system.l2.overall_misses::cpu09.inst               47                       # number of overall misses
system.l2.overall_misses::cpu09.data               78                       # number of overall misses
system.l2.overall_misses::cpu10.inst               59                       # number of overall misses
system.l2.overall_misses::cpu10.data               76                       # number of overall misses
system.l2.overall_misses::cpu11.inst               53                       # number of overall misses
system.l2.overall_misses::cpu11.data               80                       # number of overall misses
system.l2.overall_misses::cpu12.inst               67                       # number of overall misses
system.l2.overall_misses::cpu12.data              100                       # number of overall misses
system.l2.overall_misses::cpu13.inst               52                       # number of overall misses
system.l2.overall_misses::cpu13.data               99                       # number of overall misses
system.l2.overall_misses::cpu14.inst               39                       # number of overall misses
system.l2.overall_misses::cpu14.data               89                       # number of overall misses
system.l2.overall_misses::cpu15.inst               62                       # number of overall misses
system.l2.overall_misses::cpu15.data               88                       # number of overall misses
system.l2.overall_misses::total                 10615                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data        17415                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        89397                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        34830                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        16254                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        70821                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        16254                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        51084                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        51084                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        17415                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        17415                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        51084                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        53406                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        17415                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       571212                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        35991                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu02.data        17415                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu03.data        70821                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        17415                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        49923                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu12.data        17415                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        17415                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu15.data        33669                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       260064                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1114642431                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11695403                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     11892123                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11872386                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     10320129                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     10811077                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     11432367                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     11406316                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11475324                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data      8997750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      9229702                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      9000072                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     11857293                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11204811                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      9221823                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11677727                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1276736734                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    428995305                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     59020596                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     13110012                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     11113119                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     14038812                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst     24594624                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst     27582540                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     11073332                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     13993907                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      8541477                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     10181346                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      9463311                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     12341430                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      8296732                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      6366924                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst     11752803                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    670466270                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    181473588                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     12557376                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data     10315485                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data     12332142                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data      9970668                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data     11770218                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     12587562                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data     11929275                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      8160669                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      7612958                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      6892857                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      8403318                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data     10062387                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data     10063548                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     10092999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      7435044                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    331660094                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    428995305                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1296116019                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     59020596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     24252779                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     13110012                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     22207608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     11113119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     24204528                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     14038812                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     20290797                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst     24594624                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     22581295                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst     27582540                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     24019929                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     11073332                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     23335591                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     13993907                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     19635993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      8541477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     16610708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     10181346                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     16122559                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      9463311                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     17403390                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     12341430                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     21919680                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      8296732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     21268359                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      6366924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     19314822                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst     11752803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     19112771                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2278863098                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    428995305                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1296116019                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     59020596                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     24252779                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     13110012                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     22207608                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     11113119                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     24204528                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     14038812                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     20290797                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst     24594624                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     22581295                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst     27582540                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     24019929                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     11073332                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     23335591                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     13993907                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     19635993                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      8541477                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     16610708                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     10181346                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     16122559                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      9463311                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     17403390                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     12341430                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     21919680                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      8296732                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     21268359                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      6366924                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     19314822                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst     11752803                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     19112771                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2278863098                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        20925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6745                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data          138                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data          178                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data          182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data          184                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              932                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            103                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         7689                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          962                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          955                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst         1101                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          783                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          719                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          897                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          464                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          511                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          992                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          433                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          667                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         9482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data         1104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          765                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          804                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          319                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          826                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          446                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18709                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7905                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           17171                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             962                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             991                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             955                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             882                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            1101                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data            1288                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             783                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             699                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             719                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             536                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             897                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             743                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             899                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data            1101                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             938                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             977                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             553                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             440                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             464                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             467                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             511                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             439                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             992                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data            1077                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             978                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             998                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             433                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             500                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             667                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             591                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48657                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7905                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          17171                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            962                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            991                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            955                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            882                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           1101                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data           1288                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            783                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            699                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            719                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            536                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            897                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            743                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            899                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data           1101                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            938                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            977                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            553                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            440                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            464                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            467                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            511                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            439                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            992                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data           1077                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            978                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            998                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            433                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            500                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            667                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            591                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48657                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.942857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.934783                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.930233                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.985507                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.971910                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.902439                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.945455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.983516                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.962446                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.761905                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.733333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.660194                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.661855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.287958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.294118                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.293478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.328767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.351724                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.322981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.157738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.317919                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.347107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.370690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.336066                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.288770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.308140                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.362069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.372414                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.573153                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.248956                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.293139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.072251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.054496                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.099617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.176634                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.157191                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.066741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.082090                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.084991                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.127155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.103718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.067540                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.053170                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.090069                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.092954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.164043                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.087429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.073750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.069065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.052536                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.086799                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.143223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.101375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.073203                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.048507                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.112853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.094017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.123028                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.051685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.055690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.122396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.076233                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.081939                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.248956                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.344651                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.293139                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.115035                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.072251                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.116780                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.054496                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.086957                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.099617                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.137339                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.176634                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.199627                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.157191                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.149394                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.066741                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.099001                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.082090                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.096213                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.084991                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.177273                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.127155                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.162741                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.103718                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.182232                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.067540                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.092851                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.053170                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.099198                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.090069                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.178000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.092954                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.148900                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.218160                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.248956                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.344651                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.293139                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.115035                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.072251                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.116780                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.054496                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.086957                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.099617                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.137339                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.176634                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.199627                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.157191                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.149394                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.066741                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.099001                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.082090                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.096213                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.084991                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.177273                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.127155                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.162741                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.103718                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.182232                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.067540                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.092851                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.053170                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.099198                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.090069                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.178000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.092954                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.148900                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.218160                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data        17415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data         2709                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data          810                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data   406.350000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data   520.742647                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data  4063.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data  4208.625000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   295.283237                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data  1380.648649                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data         5805                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data        17415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data   982.384615                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data   298.357542                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data        17415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   636.802676                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data  5998.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu02.data         5805                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu03.data  4426.312500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data  2902.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data  6240.375000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu12.data  2176.875000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data  1583.181818                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu15.data        11223                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3824.470588                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 219029.756534                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 212643.690909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 216220.418182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data       219859                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 215002.687500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 211981.901961                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 219853.211538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 215213.509434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 208642.254545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 214232.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 214644.232558                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 219513.951220                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 219579.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 211411.528302                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 219567.214286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 216254.203704                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 218581.875364                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 217985.419207                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 209292.893617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 190000.173913                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 185218.650000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 179984.769231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 193658.456693                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 195620.851064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 184555.533333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 181739.051948                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 181733.553191                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 172565.186441                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 178553.037736                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 184200.447761                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 159552.538462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 163254.461538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 189561.338710                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 206870.185128                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 218906.620024                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 212836.881356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 214905.937500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 212623.137931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 207722.250000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 210182.464286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 213348.508475                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 213022.767857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 209247.923077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 211471.055556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 208874.454545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 215469.692308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 218747.543478                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 218772.782609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 214744.659574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 218677.764706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 216347.093281                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 217985.419207                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 219012.507435                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 209292.893617                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 212743.675439                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 190000.173913                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 215607.844660                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 185218.650000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 216111.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 179984.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 211362.468750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 193658.456693                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 211040.140187                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 195620.851064                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 216395.756757                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 184555.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 214087.990826                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 181739.051948                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 208893.542553                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 181733.553191                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 212957.794872                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 172565.186441                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 212138.934211                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 178553.037736                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 217542.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 184200.447761                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 219196.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 159552.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 214831.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 163254.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 217020.471910                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 189561.338710                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 217190.579545                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 214683.287612                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 217985.419207                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 219012.507435                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 209292.893617                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 212743.675439                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 190000.173913                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 215607.844660                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 185218.650000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 216111.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 179984.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 211362.468750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 193658.456693                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 211040.140187                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 195620.851064                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 216395.756757                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 184555.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 214087.990826                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 181739.051948                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 208893.542553                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 181733.553191                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 212957.794872                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 172565.186441                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 212138.934211                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 178553.037736                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 217542.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 184200.447761                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 219196.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 159552.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 214831.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 163254.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 217020.471910                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 189561.338710                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 217190.579545                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 214683.287612                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                206                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             5298                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        19                       # number of cycles access was blocked
system.l2.blocked::no_targets                      40                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      10.842105                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   132.450000                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1247                       # number of writebacks
system.l2.writebacks::total                      1247                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           79                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           75                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           851                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           53                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 904                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                904                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data          136                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data          173                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data           52                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data          179                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data          184                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           897                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           68                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5089                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5841                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1932                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          203                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           23                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           66                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2390                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          825                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           54                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           51                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           55                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1480                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           66                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data          106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9711                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           66                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data          106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9711                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        13502                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data       454396                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data       592238                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data       550414                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data      1903405                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        52858                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data       108631                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data      2405576                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data       515451                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        44125                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        25984                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data        12812                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data       716658                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data      2498080                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        13478                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data      2544161                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     12451769                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        13693                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        83555                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        39344                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data       221301                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data        13189                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        26893                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        12987                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data        81637                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data       106569                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        12831                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data        14453                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data       108534                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       150671                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data        38045                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       923702                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1093736411                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     11469354                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     11665918                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     11652785                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     10126656                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     10598431                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     11218842                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     11192837                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     11248666                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      8823081                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      9054225                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      8832062                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     11635600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     10987996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      9046818                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     11456460                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1252746142                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    414332659                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     43520095                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4936094                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      2147702                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      2793011                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst     12032071                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst     14160262                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      1295756                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      4073773                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst       859561                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      2577705                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      1716789                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      1929035                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      1729537                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst       643024                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      3868322                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    512615396                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    177354499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     11387843                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      9883478                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data     11604157                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      9233649                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data     10940666                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data     11802692                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data     11396771                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7523601                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      6660281                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      5997516                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      7727153                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      9663452                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      9874719                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      9682907                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      7295578                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    318028962                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    414332659                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1271090910                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     43520095                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     22857197                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4936094                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     21549396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      2147702                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     23256942                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      2793011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     19360305                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst     12032071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     21539097                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst     14160262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     23021534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      1295756                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     22589608                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      4073773                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18772267                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       859561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     15483362                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      2577705                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     15051741                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      1716789                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     16559215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      1929035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     21299052                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      1729537                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     20862715                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       643024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     18729725                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      3868322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     18752038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2083390500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    414332659                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1271090910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     43520095                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     22857197                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4936094                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     21549396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      2147702                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     23256942                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      2793011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     19360305                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst     12032071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     21539097                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst     14160262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     23021534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      1295756                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     22589608                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      4073773                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18772267                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       859561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     15483362                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      2577705                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     15051741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      1716789                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     16559215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      1929035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     21299052                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      1729537                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     20862715                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       643024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     18729725                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      3868322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     18752038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2083390500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.942857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.934783                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.930233                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.985507                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.971910                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.902439                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.945455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.983516                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.962446                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.761905                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.733333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.660194                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.661855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.287958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.294118                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.293478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.328767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.351724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.322981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.157738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.317919                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.347107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.370690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.336066                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.288770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.308140                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.362069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.372414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.573153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.244402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.211019                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.024084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.009083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.016603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.077886                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.073579                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.006674                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.020256                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.007233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.025862                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.015656                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.009073                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.008180                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.006928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.026987                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.120970                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.087007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.066250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.066187                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.048913                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.077758                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.130435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.094502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.069281                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.043532                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.097179                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.079772                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.113565                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.050562                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.055690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.117188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.076233                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079106                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.244402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.344418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.211019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.108981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.024084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.114512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.009083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.083851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.016603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.130186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.077886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.190299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.073579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.144011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.006674                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.096276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.020256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.092119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.007233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.165909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.025862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.152034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.015656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.175399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.009073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.091922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.008180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.099198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.006928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.174000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.026987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.148900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.199581                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.244402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.344418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.211019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.108981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.024084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.114512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.009083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.083851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.016603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.130186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.077886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.190299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.073579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.144011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.006674                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.096276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.020256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.092119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.007233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.165909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.025862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.152034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.015656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.175399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.009073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.091922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.008180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.099198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.006928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.174000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.026987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.148900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.199581                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        13502                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 13769.575758                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 13772.976744                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 13760.350000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 13995.625000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 13214.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 13578.875000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 13905.063584                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 13931.108108                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 14708.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data        12992                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data        12812                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 13781.884615                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 13955.754190                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        13478                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 13826.961957                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13881.570792                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        13693                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 13925.833333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 13114.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 13831.312500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data        13189                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 13446.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data        12987                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 13606.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 13321.125000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data        12831                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data        14453                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 13566.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 13697.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 12681.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 13583.852941                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 214921.676361                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 208533.709091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 212107.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 215792.314815                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data       210972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 207812.372549                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 215746.961538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 211185.603774                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 204521.200000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 210073.357143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 210563.372093                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 215416.146341                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 215474.074074                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 207320.679245                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 215400.428571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 212156.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 214474.600582                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 214457.898033                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 214384.704433                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 214612.782609                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 214770.200000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst       214847                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 214858.410714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 214549.424242                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 215959.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 214409.105263                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 214890.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 214808.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 214598.625000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 214337.222222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 216192.125000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 214341.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 214906.777778                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 214483.429289                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 214975.150303                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 214864.962264                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 214858.217391                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 214891.796296                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 214736.023256                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 214522.862745                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 214594.400000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 215033.415094                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 214960.028571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 214847.774194                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data       214197                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 214643.138889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 214743.377778                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 214667.804348                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 215175.711111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 214575.823529                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 214884.433784                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 214457.898033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 214929.135949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 214384.704433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 211640.712963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 214612.782609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 213360.356436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 214770.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 215342.055556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       214847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 212750.604396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 214858.410714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 211167.617647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 214549.424242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 215154.523364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 215959.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 213109.509434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 214409.105263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 208580.744444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 214890.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 212100.849315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 214808.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 211996.352113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 214598.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 215054.740260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 214337.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 215141.939394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 216192.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 210734.494949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 214341.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 215284.195402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 214906.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 213091.340909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 214539.233859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 214457.898033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 214929.135949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 214384.704433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 211640.712963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 214612.782609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 213360.356436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 214770.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 215342.055556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       214847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 212750.604396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 214858.410714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 211167.617647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 214549.424242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 215154.523364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 215959.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 213109.509434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 214409.105263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 208580.744444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 214890.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 212100.849315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 214808.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 211996.352113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 214598.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 215054.740260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 214337.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 215141.939394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 216192.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 210734.494949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 214341.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 215284.195402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 214906.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 213091.340909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 214539.233859                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3870                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1247                       # Transaction distribution
system.membus.trans_dist::CleanEvict              241                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1559                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            364                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5879                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5826                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3870                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       700352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  700352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              998                       # Total snoops (count)
system.membus.snoop_fanout::samples             15180                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15180    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15180                       # Request fanout histogram
system.membus.reqLayer0.occupancy            25300933                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48480000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        98951                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        37897                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        26870                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            127                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          110                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           17                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             43495                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22172                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12438                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9864                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1579                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           399                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1978                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           47                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           47                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10515                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10515                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19757                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23738                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        52066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         3766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         2380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         3385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         4936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         1894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         2821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         2218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         2515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         2240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         4620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         2335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         3613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         1128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1561                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         2493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         4157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         2449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         4164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         2418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                148588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       979072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1917312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        92352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side       104960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        91200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        96256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       110080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side       137152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        71104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        75776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        62400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        55360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        84544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        80320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        85824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side       122304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        89408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side       107392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        43264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        46528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        34560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        52416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        39488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        47424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        96064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side       116480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        94144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side       108544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        31168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        55424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        55808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        65152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5249280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7956                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            57691                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.943284                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.640255                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  35729     61.93%     61.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7265     12.59%     74.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2045      3.54%     78.07% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1438      2.49%     80.56% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1299      2.25%     82.81% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1282      2.22%     85.04% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1205      2.09%     87.12% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1128      1.96%     89.08% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1016      1.76%     90.84% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    923      1.60%     92.44% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   845      1.46%     93.91% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   886      1.54%     95.44% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   774      1.34%     96.78% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   681      1.18%     97.96% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   690      1.20%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   483      0.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              57691                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          192465282                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27900712                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          61348120                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3466992                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           5350892                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3399177                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           4737143                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3910619                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           6886888                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           2812578                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           4035492                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          2605586                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          2722446                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3246993                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          3387668                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          3213034                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          6697631                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          3349335                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          5097047                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1995926                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          2119108                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1677322                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          2060122                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1835979                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          2145462                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          3536120                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          6077502                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          3474782                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          6004480                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1554548                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          2052875                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          2386934                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          3097429                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
