#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Apr 18 21:56:15 2018
# Process ID: 28175
# Current directory: /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/design_1_XADC_multiChannels_PreProcess_0_0_synth_1
# Command line: vivado -log design_1_XADC_multiChannels_PreProcess_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_XADC_multiChannels_PreProcess_0_0.tcl
# Log file: /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/design_1_XADC_multiChannels_PreProcess_0_0_synth_1/design_1_XADC_multiChannels_PreProcess_0_0.vds
# Journal file: /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/design_1_XADC_multiChannels_PreProcess_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_XADC_multiChannels_PreProcess_0_0.tcl -notrace
Command: synth_design -top design_1_XADC_multiChannels_PreProcess_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1099.828 ; gain = 187.301 ; free physical = 815 ; free virtual = 9734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_XADC_multiChannels_PreProcess_0_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/ip/design_1_XADC_multiChannels_PreProcess_0_0/synth/design_1_XADC_multiChannels_PreProcess_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'XADC_multiChannels_PreProcess' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/ipshared/a135/hdl/verilog/XADC_multiChannels_PreProcess.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv5_3 bound to: 5'b00011 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv5_11 bound to: 5'b10001 
	Parameter ap_const_lv5_15 bound to: 5'b10101 
	Parameter ap_const_lv5_16 bound to: 5'b10110 
	Parameter ap_const_lv5_19 bound to: 5'b11001 
	Parameter ap_const_lv5_1D bound to: 5'b11101 
	Parameter ap_const_lv5_1F bound to: 5'b11111 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/ipshared/a135/hdl/verilog/XADC_multiChannels_PreProcess.v:217]
INFO: [Synth 8-256] done synthesizing module 'XADC_multiChannels_PreProcess' (1#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/ipshared/a135/hdl/verilog/XADC_multiChannels_PreProcess.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_XADC_multiChannels_PreProcess_0_0' (2#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/ip/design_1_XADC_multiChannels_PreProcess_0_0/synth/design_1_XADC_multiChannels_PreProcess_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.297 ; gain = 228.770 ; free physical = 682 ; free virtual = 9617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.297 ; gain = 228.770 ; free physical = 678 ; free virtual = 9616
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/ip/design_1_XADC_multiChannels_PreProcess_0_0/constraints/XADC_multiChannels_PreProcess_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/ip/design_1_XADC_multiChannels_PreProcess_0_0/constraints/XADC_multiChannels_PreProcess_ooc.xdc] for cell 'inst'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/design_1_XADC_multiChannels_PreProcess_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/design_1_XADC_multiChannels_PreProcess_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1524.852 ; gain = 0.000 ; free physical = 192 ; free virtual = 9138
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1524.852 ; gain = 612.324 ; free physical = 129 ; free virtual = 9024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1524.852 ; gain = 612.324 ; free physical = 129 ; free virtual = 9024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1524.852 ; gain = 612.324 ; free physical = 129 ; free virtual = 9024
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1524.852 ; gain = 612.324 ; free physical = 121 ; free virtual = 9016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module XADC_multiChannels_PreProcess 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD15_data_V_1_payload_B_reg[11]' (FDE) to 'inst/M_AXIS_AD15_data_V_1_payload_B_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD15_data_V_1_payload_A_reg[11]' (FDE) to 'inst/M_AXIS_AD15_data_V_1_payload_A_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD15_data_V_1_payload_B_reg[12]' (FDE) to 'inst/M_AXIS_AD15_data_V_1_payload_B_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD15_data_V_1_payload_A_reg[12]' (FDE) to 'inst/M_AXIS_AD15_data_V_1_payload_A_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD15_data_V_1_payload_B_reg[13]' (FDE) to 'inst/M_AXIS_AD15_data_V_1_payload_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD15_data_V_1_payload_A_reg[13]' (FDE) to 'inst/M_AXIS_AD15_data_V_1_payload_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD15_data_V_1_payload_B_reg[14]' (FDE) to 'inst/M_AXIS_AD15_data_V_1_payload_B_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD15_data_V_1_payload_A_reg[14]' (FDE) to 'inst/M_AXIS_AD15_data_V_1_payload_A_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD13_data_V_1_payload_B_reg[11]' (FDE) to 'inst/M_AXIS_AD13_data_V_1_payload_B_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD13_data_V_1_payload_A_reg[11]' (FDE) to 'inst/M_AXIS_AD13_data_V_1_payload_A_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD13_data_V_1_payload_B_reg[12]' (FDE) to 'inst/M_AXIS_AD13_data_V_1_payload_B_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD13_data_V_1_payload_A_reg[12]' (FDE) to 'inst/M_AXIS_AD13_data_V_1_payload_A_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD13_data_V_1_payload_B_reg[13]' (FDE) to 'inst/M_AXIS_AD13_data_V_1_payload_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD13_data_V_1_payload_A_reg[13]' (FDE) to 'inst/M_AXIS_AD13_data_V_1_payload_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD13_data_V_1_payload_B_reg[14]' (FDE) to 'inst/M_AXIS_AD13_data_V_1_payload_B_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD13_data_V_1_payload_A_reg[14]' (FDE) to 'inst/M_AXIS_AD13_data_V_1_payload_A_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD9_data_V_1_payload_B_reg[11]' (FDE) to 'inst/M_AXIS_AD9_data_V_1_payload_B_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD9_data_V_1_payload_A_reg[11]' (FDE) to 'inst/M_AXIS_AD9_data_V_1_payload_A_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD9_data_V_1_payload_B_reg[12]' (FDE) to 'inst/M_AXIS_AD9_data_V_1_payload_B_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD9_data_V_1_payload_A_reg[12]' (FDE) to 'inst/M_AXIS_AD9_data_V_1_payload_A_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD9_data_V_1_payload_B_reg[13]' (FDE) to 'inst/M_AXIS_AD9_data_V_1_payload_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD9_data_V_1_payload_A_reg[13]' (FDE) to 'inst/M_AXIS_AD9_data_V_1_payload_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD9_data_V_1_payload_B_reg[14]' (FDE) to 'inst/M_AXIS_AD9_data_V_1_payload_B_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD9_data_V_1_payload_A_reg[14]' (FDE) to 'inst/M_AXIS_AD9_data_V_1_payload_A_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD6_data_V_1_payload_B_reg[11]' (FDE) to 'inst/M_AXIS_AD6_data_V_1_payload_B_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD6_data_V_1_payload_A_reg[11]' (FDE) to 'inst/M_AXIS_AD6_data_V_1_payload_A_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD6_data_V_1_payload_B_reg[12]' (FDE) to 'inst/M_AXIS_AD6_data_V_1_payload_B_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD6_data_V_1_payload_A_reg[12]' (FDE) to 'inst/M_AXIS_AD6_data_V_1_payload_A_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD6_data_V_1_payload_B_reg[13]' (FDE) to 'inst/M_AXIS_AD6_data_V_1_payload_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD6_data_V_1_payload_A_reg[13]' (FDE) to 'inst/M_AXIS_AD6_data_V_1_payload_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD6_data_V_1_payload_B_reg[14]' (FDE) to 'inst/M_AXIS_AD6_data_V_1_payload_B_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD6_data_V_1_payload_A_reg[14]' (FDE) to 'inst/M_AXIS_AD6_data_V_1_payload_A_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD5_data_V_1_payload_B_reg[11]' (FDE) to 'inst/M_AXIS_AD5_data_V_1_payload_B_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD5_data_V_1_payload_A_reg[11]' (FDE) to 'inst/M_AXIS_AD5_data_V_1_payload_A_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD5_data_V_1_payload_B_reg[12]' (FDE) to 'inst/M_AXIS_AD5_data_V_1_payload_B_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD5_data_V_1_payload_A_reg[12]' (FDE) to 'inst/M_AXIS_AD5_data_V_1_payload_A_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD5_data_V_1_payload_B_reg[13]' (FDE) to 'inst/M_AXIS_AD5_data_V_1_payload_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD5_data_V_1_payload_A_reg[13]' (FDE) to 'inst/M_AXIS_AD5_data_V_1_payload_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD5_data_V_1_payload_B_reg[14]' (FDE) to 'inst/M_AXIS_AD5_data_V_1_payload_B_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD5_data_V_1_payload_A_reg[14]' (FDE) to 'inst/M_AXIS_AD5_data_V_1_payload_A_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD1_data_V_1_payload_B_reg[11]' (FDE) to 'inst/M_AXIS_AD1_data_V_1_payload_B_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD1_data_V_1_payload_A_reg[11]' (FDE) to 'inst/M_AXIS_AD1_data_V_1_payload_A_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD1_data_V_1_payload_B_reg[12]' (FDE) to 'inst/M_AXIS_AD1_data_V_1_payload_B_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD1_data_V_1_payload_A_reg[12]' (FDE) to 'inst/M_AXIS_AD1_data_V_1_payload_A_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD1_data_V_1_payload_B_reg[13]' (FDE) to 'inst/M_AXIS_AD1_data_V_1_payload_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD1_data_V_1_payload_A_reg[13]' (FDE) to 'inst/M_AXIS_AD1_data_V_1_payload_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD1_data_V_1_payload_B_reg[14]' (FDE) to 'inst/M_AXIS_AD1_data_V_1_payload_B_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_AD1_data_V_1_payload_A_reg[14]' (FDE) to 'inst/M_AXIS_AD1_data_V_1_payload_A_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_VPVN_data_V_1_payload_B_reg[11]' (FDE) to 'inst/M_AXIS_VPVN_data_V_1_payload_B_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_VPVN_data_V_1_payload_A_reg[11]' (FDE) to 'inst/M_AXIS_VPVN_data_V_1_payload_A_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_VPVN_data_V_1_payload_B_reg[12]' (FDE) to 'inst/M_AXIS_VPVN_data_V_1_payload_B_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_VPVN_data_V_1_payload_A_reg[12]' (FDE) to 'inst/M_AXIS_VPVN_data_V_1_payload_A_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_VPVN_data_V_1_payload_B_reg[13]' (FDE) to 'inst/M_AXIS_VPVN_data_V_1_payload_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_VPVN_data_V_1_payload_A_reg[13]' (FDE) to 'inst/M_AXIS_VPVN_data_V_1_payload_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_VPVN_data_V_1_payload_B_reg[14]' (FDE) to 'inst/M_AXIS_VPVN_data_V_1_payload_B_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/M_AXIS_VPVN_data_V_1_payload_A_reg[14]' (FDE) to 'inst/M_AXIS_VPVN_data_V_1_payload_A_reg[15]'
WARNING: [Synth 8-3332] Sequential element (idTmp_V_reg_148_reg[4]) is unused and will be removed from module XADC_multiChannels_PreProcess.
WARNING: [Synth 8-3332] Sequential element (idTmp_V_reg_148_reg[3]) is unused and will be removed from module XADC_multiChannels_PreProcess.
WARNING: [Synth 8-3332] Sequential element (idTmp_V_reg_148_reg[2]) is unused and will be removed from module XADC_multiChannels_PreProcess.
WARNING: [Synth 8-3332] Sequential element (idTmp_V_reg_148_reg[1]) is unused and will be removed from module XADC_multiChannels_PreProcess.
WARNING: [Synth 8-3332] Sequential element (idTmp_V_reg_148_reg[0]) is unused and will be removed from module XADC_multiChannels_PreProcess.
WARNING: [Synth 8-3332] Sequential element (S_AXIS_data_V_0_payload_A_reg[3]) is unused and will be removed from module XADC_multiChannels_PreProcess.
WARNING: [Synth 8-3332] Sequential element (S_AXIS_data_V_0_payload_A_reg[2]) is unused and will be removed from module XADC_multiChannels_PreProcess.
WARNING: [Synth 8-3332] Sequential element (S_AXIS_data_V_0_payload_A_reg[1]) is unused and will be removed from module XADC_multiChannels_PreProcess.
WARNING: [Synth 8-3332] Sequential element (S_AXIS_data_V_0_payload_A_reg[0]) is unused and will be removed from module XADC_multiChannels_PreProcess.
WARNING: [Synth 8-3332] Sequential element (S_AXIS_data_V_0_payload_B_reg[3]) is unused and will be removed from module XADC_multiChannels_PreProcess.
WARNING: [Synth 8-3332] Sequential element (S_AXIS_data_V_0_payload_B_reg[2]) is unused and will be removed from module XADC_multiChannels_PreProcess.
WARNING: [Synth 8-3332] Sequential element (S_AXIS_data_V_0_payload_B_reg[1]) is unused and will be removed from module XADC_multiChannels_PreProcess.
WARNING: [Synth 8-3332] Sequential element (S_AXIS_data_V_0_payload_B_reg[0]) is unused and will be removed from module XADC_multiChannels_PreProcess.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1524.852 ; gain = 612.324 ; free physical = 135 ; free virtual = 8982
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 1524.852 ; gain = 612.324 ; free physical = 150 ; free virtual = 8816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 1524.852 ; gain = 612.324 ; free physical = 130 ; free virtual = 8799
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:00 . Memory (MB): peak = 1524.852 ; gain = 612.324 ; free physical = 139 ; free virtual = 8777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 1524.852 ; gain = 612.324 ; free physical = 136 ; free virtual = 8789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 1524.852 ; gain = 612.324 ; free physical = 136 ; free virtual = 8789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 1524.852 ; gain = 612.324 ; free physical = 136 ; free virtual = 8789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 1524.852 ; gain = 612.324 ; free physical = 136 ; free virtual = 8789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 1524.852 ; gain = 612.324 ; free physical = 135 ; free virtual = 8789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 1524.852 ; gain = 612.324 ; free physical = 135 ; free virtual = 8790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |   131|
|4     |LUT4 |     8|
|5     |LUT5 |    14|
|6     |LUT6 |    26|
|7     |FDRE |   240|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------------------------+------+
|      |Instance |Module                        |Cells |
+------+---------+------------------------------+------+
|1     |top      |                              |   422|
|2     |  inst   |XADC_multiChannels_PreProcess |   422|
+------+---------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 1524.852 ; gain = 612.324 ; free physical = 135 ; free virtual = 8790
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1524.852 ; gain = 109.465 ; free physical = 132 ; free virtual = 8789
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 1524.852 ; gain = 612.324 ; free physical = 132 ; free virtual = 8789
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/ip/design_1_XADC_multiChannels_PreProcess_0_0/constraints/XADC_multiChannels_PreProcess_ooc.xdc] for cell 'inst'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/ip/design_1_XADC_multiChannels_PreProcess_0_0/constraints/XADC_multiChannels_PreProcess_ooc.xdc:6]
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/ip/design_1_XADC_multiChannels_PreProcess_0_0/constraints/XADC_multiChannels_PreProcess_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1524.852 ; gain = 505.605 ; free physical = 667 ; free virtual = 9319
INFO: [Common 17-1381] The checkpoint '/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/design_1_XADC_multiChannels_PreProcess_0_0_synth_1/design_1_XADC_multiChannels_PreProcess_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1548.863 ; gain = 0.000 ; free physical = 652 ; free virtual = 9308
INFO: [Common 17-206] Exiting Vivado at Wed Apr 18 21:57:44 2018...
