{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559407893607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559407893620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 01:51:33 2019 " "Processing started: Sun Jun 02 01:51:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559407893620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559407893620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main_module -c main_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off main_module -c main_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559407893620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559407895209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559407895209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pushbutton.v 1 1 " "Found 1 design units, including 1 entities, in source file pushbutton.v" { { "Info" "ISGN_ENTITY_NAME" "1 pushbutton " "Found entity 1: pushbutton" {  } { { "pushbutton.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/pushbutton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559407914315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559407914315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_module.v 1 1 " "Found 1 design units, including 1 entities, in source file main_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "main_module.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/main_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559407914325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559407914325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dest_setter.v 1 1 " "Found 1 design units, including 1 entities, in source file dest_setter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dest_setter " "Found entity 1: dest_setter" {  } { { "dest_setter.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/dest_setter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559407914337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559407914337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_1s " "Found entity 1: counter_1s" {  } { { "counter_1s.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/counter_1s.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559407914348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559407914348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_indicator.v 1 1 " "Found 1 design units, including 1 entities, in source file car_indicator.v" { { "Info" "ISGN_ENTITY_NAME" "1 car_indicator " "Found entity 1: car_indicator" {  } { { "car_indicator.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/car_indicator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559407914361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559407914361 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "open__ main_module.v(20) " "Verilog HDL Implicit Net warning at main_module.v(20): created implicit net for \"open__\"" {  } { { "main_module.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/main_module.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559407914362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "incr_second main_module.v(27) " "Verilog HDL Implicit Net warning at main_module.v(27): created implicit net for \"incr_second\"" {  } { { "main_module.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/main_module.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559407914362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "timerrst main_module.v(31) " "Verilog HDL Implicit Net warning at main_module.v(31): created implicit net for \"timerrst\"" {  } { { "main_module.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/main_module.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559407914362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "decimal_point main_module.v(46) " "Verilog HDL Implicit Net warning at main_module.v(46): created implicit net for \"decimal_point\"" {  } { { "main_module.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/main_module.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559407914362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btnoff1 dest_setter.v(68) " "Verilog HDL Implicit Net warning at dest_setter.v(68): created implicit net for \"btnoff1\"" {  } { { "dest_setter.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/dest_setter.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559407914363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btnoff2 dest_setter.v(69) " "Verilog HDL Implicit Net warning at dest_setter.v(69): created implicit net for \"btnoff2\"" {  } { { "dest_setter.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/dest_setter.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559407914363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btnoff3 dest_setter.v(70) " "Verilog HDL Implicit Net warning at dest_setter.v(70): created implicit net for \"btnoff3\"" {  } { { "dest_setter.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/dest_setter.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559407914363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btnoff4 dest_setter.v(71) " "Verilog HDL Implicit Net warning at dest_setter.v(71): created implicit net for \"btnoff4\"" {  } { { "dest_setter.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/dest_setter.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559407914363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btnoff5 dest_setter.v(72) " "Verilog HDL Implicit Net warning at dest_setter.v(72): created implicit net for \"btnoff5\"" {  } { { "dest_setter.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/dest_setter.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559407914363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_module " "Elaborating entity \"main_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559407914423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car_indicator car_indicator:car " "Elaborating entity \"car_indicator\" for hierarchy \"car_indicator:car\"" {  } { { "main_module.v" "car" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/main_module.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559407914444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 car_indicator.v(38) " "Verilog HDL assignment warning at car_indicator.v(38): truncated value with size 32 to match size of target (3)" {  } { { "car_indicator.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/car_indicator.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559407914445 "|main_module|car_indicator:car"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 car_indicator.v(69) " "Verilog HDL assignment warning at car_indicator.v(69): truncated value with size 32 to match size of target (3)" {  } { { "car_indicator.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/car_indicator.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559407914446 "|main_module|car_indicator:car"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 car_indicator.v(77) " "Verilog HDL assignment warning at car_indicator.v(77): truncated value with size 32 to match size of target (3)" {  } { { "car_indicator.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/car_indicator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559407914447 "|main_module|car_indicator:car"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 car_indicator.v(85) " "Verilog HDL assignment warning at car_indicator.v(85): truncated value with size 32 to match size of target (2)" {  } { { "car_indicator.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/car_indicator.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559407914447 "|main_module|car_indicator:car"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_1s counter_1s:uut " "Elaborating entity \"counter_1s\" for hierarchy \"counter_1s:uut\"" {  } { { "main_module.v" "uut" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/main_module.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559407914469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 counter_1s.v(26) " "Verilog HDL assignment warning at counter_1s.v(26): truncated value with size 32 to match size of target (7)" {  } { { "counter_1s.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/counter_1s.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559407914471 "|main_module|counter_1s:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter_1s.v(35) " "Verilog HDL assignment warning at counter_1s.v(35): truncated value with size 32 to match size of target (10)" {  } { { "counter_1s.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/counter_1s.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559407914472 "|main_module|counter_1s:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 counter_1s.v(45) " "Verilog HDL assignment warning at counter_1s.v(45): truncated value with size 32 to match size of target (7)" {  } { { "counter_1s.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/counter_1s.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559407914472 "|main_module|counter_1s:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_1s.v(55) " "Verilog HDL assignment warning at counter_1s.v(55): truncated value with size 32 to match size of target (4)" {  } { { "counter_1s.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/counter_1s.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559407914472 "|main_module|counter_1s:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dest_setter dest_setter:mcds " "Elaborating entity \"dest_setter\" for hierarchy \"dest_setter:mcds\"" {  } { { "main_module.v" "mcds" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/main_module.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559407914474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pushbutton dest_setter:mcds\|pushbutton:btn_car1 " "Elaborating entity \"pushbutton\" for hierarchy \"dest_setter:mcds\|pushbutton:btn_car1\"" {  } { { "dest_setter.v" "btn_car1" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/dest_setter.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559407914480 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559407914881 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "car_indicator.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/car_indicator.v" 26 -1 0 } } { "dest_setter.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/dest_setter.v" 15 -1 0 } } { "pushbutton.v" "" { Text "C:/Users/neonb/Desktop/DSL_tp/tf/pushbutton.v" 6 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1559407915065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "233 " "Implemented 233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559407915219 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559407915219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559407915219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559407915219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559407915287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 01:51:55 2019 " "Processing ended: Sun Jun 02 01:51:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559407915287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559407915287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559407915287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559407915287 ""}
