"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[1704],{7425:(t,e,o)=>{o.r(e),o.d(e,{assets:()=>i,contentTitle:()=>s,default:()=>l,frontMatter:()=>c,metadata:()=>n,toc:()=>u});const n=JSON.parse('{"id":"Project/project-mcu-datalogger/layout-outline-constraints","title":"Layout 2 - Outline and Constraints","description":"","source":"@site/docs/Project/02_project-mcu-datalogger/layout-outline-constraints.md","sourceDirName":"Project/02_project-mcu-datalogger","slug":"/Project/project-mcu-datalogger/layout-outline-constraints","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/layout-outline-constraints","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/Project/02_project-mcu-datalogger/layout-outline-constraints.md","tags":[],"version":"current","frontMatter":{},"sidebar":"ProjectsSidebar","previous":{"title":"Project - Introduction","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/introduction"},"next":{"title":"Layout 1 - Setup","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/layout-setup"}}');var r=o(4848),a=o(8453);const c={},s="Layout 2 - Outline and Constraints",i={},u=[];function d(t){const e={h1:"h1",header:"header",...(0,a.R)(),...t.components};return(0,r.jsx)(e.header,{children:(0,r.jsx)(e.h1,{id:"layout-2---outline-and-constraints",children:"Layout 2 - Outline and Constraints"})})}function l(t={}){const{wrapper:e}={...(0,a.R)(),...t.components};return e?(0,r.jsx)(e,{...t,children:(0,r.jsx)(d,{...t})}):d(t)}},8453:(t,e,o)=>{o.d(e,{R:()=>c,x:()=>s});var n=o(6540);const r={},a=n.createContext(r);function c(t){const e=n.useContext(a);return n.useMemo((function(){return"function"==typeof t?t(e):{...e,...t}}),[e,t])}function s(t){let e;return e=t.disableParentContext?"function"==typeof t.components?t.components(r):t.components||r:c(t.components),n.createElement(a.Provider,{value:e},t.children)}}}]);