Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processorTOP_risc0_behav xil_defaultlib.processorTOP_risc0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'RxD' [E:/Projects/Risc_v_processor_buildup/risc-processor-hdl/Processor_source/Processor_source.srcs/sources_1/new/processorTOP_risc0.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.prog_mem
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IR_decode
Compiling module xil_defaultlib.reg_bank
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.processor_risc0
Compiling module xil_defaultlib.rs232_rx
Compiling module xil_defaultlib.rs232_tx
Compiling module xil_defaultlib.processorTOP_risc0
Compiling module xil_defaultlib.glbl
Built simulation snapshot processorTOP_risc0_behav
