// Seed: 3791319545
module module_0 (
    input  tri   id_0,
    output tri1  id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    input  uwire id_4,
    output tri   id_5
);
  parameter id_7 = -1;
  assign module_1.id_6 = 0;
  wire id_8;
  wire id_9, id_10, id_11;
  assign id_9 = id_10;
endmodule
module module_1 #(
    parameter id_9 = 32'd32
) (
    input wor id_0,
    input wor id_1,
    input tri1 id_2
    , id_21,
    input tri1 id_3,
    output uwire id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wor id_7,
    input wor id_8,
    input supply0 _id_9,
    input tri id_10,
    input tri0 id_11,
    output tri0 id_12,
    input tri0 id_13,
    input tri1 id_14,
    output wire id_15,
    input wire id_16,
    input wire id_17,
    output tri1 id_18,
    output wire id_19
);
  uwire [-1 : ~  id_9] id_22;
  wire id_23;
  module_0 modCall_1 (
      id_2,
      id_19,
      id_2,
      id_3,
      id_8,
      id_19
  );
  assign id_22 = id_0 != -1'h0;
endmodule
