<def f='llvm/llvm/include/llvm/ADT/BitVector.h' l='322' type='int llvm::BitVector::find_next(unsigned int Prev) const'/>
<doc f='llvm/llvm/include/llvm/ADT/BitVector.h' l='320'>/// find_next - Returns the index of the next set bit following the
  /// &quot;Prev&quot; bit. Returns -1 if the next set bit is not found.</doc>
<use f='llvm/llvm/include/llvm/ADT/SmallBitVector.h' l='283' u='c' c='_ZNK4llvm14SmallBitVector9find_nextEj'/>
<use f='llvm/llvm/include/llvm/Analysis/StackLifetime.h' l='173' u='c' c='_ZN4llvmlsERNS_11raw_ostreamERKNS_9BitVectorE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalMerge.cpp' l='464' u='c' c='_ZNK12_GLOBAL__N_111GlobalMerge7doMergeERKN4llvm15SmallVectorImplIPNS1_14GlobalVariableEEERKNS1_9BitVectorERNS1_6ModuleEbj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalMerge.cpp' l='526' u='c' c='_ZNK12_GLOBAL__N_111GlobalMerge7doMergeERKN4llvm15SmallVectorImplIPNS1_14GlobalVariableEEERKNS1_9BitVectorERNS1_6ModuleEbj'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='729' u='c' c='_ZL17scavengeStackSlotRN4llvm16MachineFrameInfoEibNS_5AlignERNS_9BitVectorE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='334' u='c' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='340' u='c' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='362' u='c' c='_ZNK4llvm3rdf12RegisterAggr5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='370' u='c' c='_ZN4llvm3rdf12RegisterAggr11rr_iteratorC1ERKS1_b'/>
<use f='llvm/llvm/lib/CodeGen/ShrinkWrap.cpp' l='174' u='c' c='_ZNK12_GLOBAL__N_110ShrinkWrap14getCurrentCSRsEPN4llvm12RegScavengerE'/>
<use f='llvm/llvm/lib/CodeGen/StackColoring.cpp' l='875' u='c' c='_ZN12_GLOBAL__N_113StackColoring22calculateLiveIntervalsEj'/>
<use f='llvm/llvm/lib/CodeGen/StackSlotColoring.cpp' l='286' u='c' c='_ZN12_GLOBAL__N_117StackSlotColoring9ColorSlotEPN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/StackSlotColoring.cpp' l='301' u='c' c='_ZN12_GLOBAL__N_117StackSlotColoring9ColorSlotEPN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/StackSlotColoring.cpp' l='388' u='c' c='_ZN12_GLOBAL__N_117StackSlotColoring10ColorSlotsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/DebugInfo/MSF/MSFBuilder.cpp' l='139' u='c' c='_ZN4llvm3msf10MSFBuilder14allocateBlocksEjNS_15MutableArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='91' u='c' c='_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='322' u='c' c='_ZL15needsStackFrameRKN4llvm17MachineBasicBlockERKNS_9BitVectorERKNS_19HexagonRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1637' u='c' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1652' u='c' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1657' u='c' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1676' u='c' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1710' u='c' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='2649' u='c' c='_ZNK4llvm20HexagonFrameLowering15shouldInlineCSRERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='111' u='c' c='_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp' l='185' u='c' c='_ZNK4llvm19HexagonRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='233' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs18partitionRegistersERSt3mapIjSt3setIjSt4lessIjESaIjEES4_SaISt4pairIKjS6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='244' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs18partitionRegistersERSt3mapIjSt3setIjSt4lessIjESaIjEES4_SaISt4pairIKjS6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='283' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs18partitionRegistersERSt3mapIjSt3setIjSt4lessIjESaIjEES4_SaISt4pairIKjS6_EEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='509' u='c' c='_ZNK4llvm16PPCFrameLowering19findScratchRegisterEPNS_17MachineBasicBlockEbbPNS_8RegisterES4_'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/ParallelSnippetGenerator.cpp' l='140' u='c' c='_ZN4llvm8exegesisL34generateSnippetUsingStaticRenamingERKNS0_9LLVMStateERKNS0_19InstructionTemplateENS_8ArrayRefIPKNS0_8VariableEEERKNS_9BitVectorE'/>
<use f='llvm/llvm/unittests/IR/ConstantRangeTest.cpp' l='1245' u='c' c='_ZN12_GLOBAL__N_127ConstantRangeTest_SDiv_Test8TestBodyEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenDAGPatterns.cpp' l='4684' u='c' c='_ZN4llvm18CodeGenDAGPatterns16GenerateVariantsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='977' u='c' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
