// Seed: 2056195175
module module_0 (
    input wor id_0,
    output wand id_1,
    input supply1 id_2
);
  supply0 id_4 = 1;
  logic id_5;
  wire id_6 = id_6;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    input supply0 id_2,
    input uwire id_3
    , id_20,
    input wire id_4,
    output tri id_5,
    input uwire id_6,
    input tri0 id_7,
    input uwire id_8,
    output wor id_9,
    output tri id_10,
    input tri id_11,
    input tri0 id_12,
    output wor id_13,
    input wire id_14
    , id_21, id_22,
    input wire id_15,
    input supply1 id_16,
    input supply1 id_17,
    input tri0 id_18
);
  wire id_23;
  nor primCall (
      id_13,
      id_11,
      id_21,
      id_3,
      id_23,
      id_15,
      id_8,
      id_20,
      id_16,
      id_22,
      id_6,
      id_12,
      id_7,
      id_18,
      id_14,
      id_4,
      id_17,
      id_0
  );
  module_0 modCall_1 (
      id_0,
      id_10,
      id_2
  );
endmodule
