<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p127" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_127{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_127{left:800px;bottom:1129px;letter-spacing:-0.17px;}
#t3_127{left:110px;bottom:1082px;letter-spacing:-0.18px;word-spacing:0.81px;}
#t4_127{left:110px;bottom:1062px;letter-spacing:-0.15px;word-spacing:2.63px;}
#t5_127{left:110px;bottom:1041px;letter-spacing:-0.19px;word-spacing:2.09px;}
#t6_127{left:342px;bottom:1041px;letter-spacing:-1px;}
#t7_127{left:406px;bottom:1041px;letter-spacing:-0.14px;word-spacing:2.01px;}
#t8_127{left:785px;bottom:1041px;letter-spacing:-0.17px;}
#t9_127{left:820px;bottom:1041px;}
#ta_127{left:110px;bottom:1020px;letter-spacing:-0.36px;word-spacing:2.44px;}
#tb_127{left:228px;bottom:1020px;letter-spacing:-0.14px;}
#tc_127{left:255px;bottom:1020px;letter-spacing:-0.16px;word-spacing:2.03px;}
#td_127{left:319px;bottom:1020px;letter-spacing:-0.17px;}
#te_127{left:335px;bottom:1020px;letter-spacing:-0.18px;word-spacing:2.41px;}
#tf_127{left:110px;bottom:999px;letter-spacing:-0.2px;word-spacing:1.47px;}
#tg_127{left:273px;bottom:999px;letter-spacing:-0.17px;}
#th_127{left:334px;bottom:999px;letter-spacing:-0.16px;word-spacing:1.36px;}
#ti_127{left:110px;bottom:964px;letter-spacing:-0.17px;word-spacing:0.53px;}
#tj_127{left:110px;bottom:943px;letter-spacing:-0.15px;word-spacing:1.39px;}
#tk_127{left:110px;bottom:907px;letter-spacing:-0.13px;word-spacing:1.59px;}
#tl_127{left:243px;bottom:907px;letter-spacing:-0.17px;}
#tm_127{left:313px;bottom:907px;letter-spacing:-0.19px;word-spacing:1.73px;}
#tn_127{left:471px;bottom:907px;letter-spacing:-0.18px;}
#to_127{left:532px;bottom:907px;letter-spacing:-0.17px;word-spacing:2.05px;}
#tp_127{left:110px;bottom:886px;letter-spacing:-0.12px;word-spacing:2.13px;}
#tq_127{left:110px;bottom:865px;letter-spacing:-0.14px;word-spacing:1.37px;}
#tr_127{left:152px;bottom:821px;letter-spacing:0.01px;word-spacing:3.86px;}
#ts_127{left:152px;bottom:803px;letter-spacing:0.1px;word-spacing:3.36px;}
#tt_127{left:240px;bottom:803px;letter-spacing:0.12px;}
#tu_127{left:296px;bottom:803px;letter-spacing:0.05px;word-spacing:3.53px;}
#tv_127{left:745px;bottom:803px;letter-spacing:0.11px;}
#tw_127{left:152px;bottom:784px;letter-spacing:0.08px;word-spacing:3.84px;}
#tx_127{left:605px;bottom:784px;letter-spacing:0.12px;}
#ty_127{left:677px;bottom:784px;letter-spacing:0.02px;word-spacing:4.24px;}
#tz_127{left:152px;bottom:766px;word-spacing:2.47px;}
#t10_127{left:152px;bottom:748px;word-spacing:1.91px;}
#t11_127{left:230px;bottom:748px;letter-spacing:0.12px;}
#t12_127{left:294px;bottom:748px;letter-spacing:0.06px;word-spacing:2.17px;}
#t13_127{left:502px;bottom:748px;letter-spacing:0.12px;}
#t14_127{left:558px;bottom:748px;letter-spacing:0.03px;word-spacing:1.82px;}
#t15_127{left:152px;bottom:730px;word-spacing:3.37px;}
#t16_127{left:487px;bottom:730px;letter-spacing:0.12px;}
#t17_127{left:551px;bottom:730px;letter-spacing:0.07px;word-spacing:3.35px;}
#t18_127{left:152px;bottom:711px;word-spacing:2.61px;}
#t19_127{left:152px;bottom:693px;letter-spacing:0.1px;word-spacing:1.64px;}
#t1a_127{left:110px;bottom:656px;letter-spacing:-0.21px;word-spacing:3.59px;}
#t1b_127{left:319px;bottom:656px;letter-spacing:-0.17px;}
#t1c_127{left:389px;bottom:656px;letter-spacing:-0.19px;word-spacing:3.26px;}
#t1d_127{left:555px;bottom:656px;letter-spacing:-0.18px;}
#t1e_127{left:616px;bottom:656px;letter-spacing:-0.15px;word-spacing:3.19px;}
#t1f_127{left:756px;bottom:656px;letter-spacing:-0.24px;}
#t1g_127{left:110px;bottom:636px;letter-spacing:-0.13px;word-spacing:2.67px;}
#t1h_127{left:110px;bottom:615px;letter-spacing:-0.14px;word-spacing:1.37px;}
#t1i_127{left:110px;bottom:579px;letter-spacing:-0.16px;word-spacing:2.64px;}
#t1j_127{left:110px;bottom:558px;letter-spacing:-0.29px;word-spacing:1.94px;}
#t1k_127{left:436px;bottom:558px;letter-spacing:-0.18px;}
#t1l_127{left:497px;bottom:558px;letter-spacing:-0.11px;word-spacing:1.3px;}
#t1m_127{left:640px;bottom:558px;letter-spacing:-0.18px;}
#t1n_127{left:710px;bottom:558px;letter-spacing:-0.16px;}
#t1o_127{left:110px;bottom:523px;letter-spacing:-0.2px;word-spacing:1.46px;}
#t1p_127{left:581px;bottom:523px;letter-spacing:-0.18px;}
#t1q_127{left:643px;bottom:523px;letter-spacing:-0.18px;}
#t1r_127{left:110px;bottom:487px;letter-spacing:-0.19px;word-spacing:0.1px;}
#t1s_127{left:200px;bottom:487px;letter-spacing:-0.17px;}
#t1t_127{left:275px;bottom:487px;letter-spacing:-0.15px;word-spacing:0.14px;}
#t1u_127{left:110px;bottom:466px;letter-spacing:-0.31px;word-spacing:1.58px;}
#t1v_127{left:570px;bottom:466px;letter-spacing:-0.18px;}
#t1w_127{left:637px;bottom:466px;letter-spacing:-0.14px;word-spacing:1.27px;}
#t1x_127{left:110px;bottom:445px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t1y_127{left:221px;bottom:445px;letter-spacing:-0.15px;word-spacing:1.8px;}
#t1z_127{left:296px;bottom:445px;letter-spacing:-0.19px;}
#t20_127{left:110px;bottom:385px;letter-spacing:0.13px;}
#t21_127{left:183px;bottom:385px;letter-spacing:0.13px;word-spacing:2.28px;}
#t22_127{left:545px;bottom:385px;letter-spacing:0.14px;}
#t23_127{left:590px;bottom:385px;letter-spacing:0.16px;}
#t24_127{left:629px;bottom:385px;letter-spacing:0.14px;}
#t25_127{left:667px;bottom:385px;}
#t26_127{left:110px;bottom:339px;letter-spacing:-0.19px;}
#t27_127{left:144px;bottom:339px;letter-spacing:-0.17px;}
#t28_127{left:185px;bottom:339px;letter-spacing:-0.18px;}
#t29_127{left:217px;bottom:339px;letter-spacing:-0.17px;}
#t2a_127{left:258px;bottom:339px;letter-spacing:-0.15px;word-spacing:1.46px;}
#t2b_127{left:110px;bottom:318px;letter-spacing:-0.12px;word-spacing:2.54px;}
#t2c_127{left:238px;bottom:318px;letter-spacing:-0.17px;}
#t2d_127{left:271px;bottom:318px;letter-spacing:-0.18px;}
#t2e_127{left:305px;bottom:318px;letter-spacing:-0.17px;}
#t2f_127{left:331px;bottom:318px;letter-spacing:-0.18px;word-spacing:2.72px;}
#t2g_127{left:576px;bottom:318px;letter-spacing:-0.15px;}
#t2h_127{left:612px;bottom:318px;letter-spacing:-0.19px;}
#t2i_127{left:646px;bottom:318px;letter-spacing:-0.15px;}
#t2j_127{left:682px;bottom:318px;letter-spacing:-0.25px;}
#t2k_127{left:782px;bottom:318px;letter-spacing:-0.22px;}
#t2l_127{left:110px;bottom:297px;letter-spacing:-0.19px;}
#t2m_127{left:157px;bottom:297px;letter-spacing:-0.17px;}
#t2n_127{left:199px;bottom:297px;letter-spacing:-0.18px;}
#t2o_127{left:234px;bottom:297px;letter-spacing:-0.17px;}
#t2p_127{left:276px;bottom:297px;letter-spacing:-0.15px;word-spacing:3.46px;}
#t2q_127{left:460px;bottom:297px;letter-spacing:-0.18px;}
#t2r_127{left:494px;bottom:297px;letter-spacing:-0.18px;}
#t2s_127{left:529px;bottom:297px;letter-spacing:-0.18px;}
#t2t_127{left:555px;bottom:297px;letter-spacing:-0.15px;word-spacing:3.56px;}
#t2u_127{left:110px;bottom:277px;letter-spacing:-0.08px;word-spacing:2.61px;}
#t2v_127{left:189px;bottom:277px;letter-spacing:-0.17px;}
#t2w_127{left:215px;bottom:277px;}
#t2x_127{left:224px;bottom:277px;letter-spacing:-0.17px;}
#t2y_127{left:257px;bottom:277px;letter-spacing:-0.14px;word-spacing:2.77px;}
#t2z_127{left:372px;bottom:277px;letter-spacing:-0.17px;}
#t30_127{left:407px;bottom:277px;}
#t31_127{left:416px;bottom:277px;letter-spacing:-0.18px;}
#t32_127{left:458px;bottom:277px;letter-spacing:-0.14px;}
#t33_127{left:526px;bottom:277px;letter-spacing:-0.22px;word-spacing:3px;}
#t34_127{left:110px;bottom:256px;letter-spacing:-0.18px;word-spacing:1.46px;}
#t35_127{left:405px;bottom:256px;letter-spacing:-0.18px;}
#t36_127{left:437px;bottom:256px;letter-spacing:-0.13px;word-spacing:1.39px;}
#t37_127{left:550px;bottom:256px;letter-spacing:-0.18px;}
#t38_127{left:585px;bottom:256px;letter-spacing:-0.17px;word-spacing:1.39px;}
#t39_127{left:220px;bottom:224px;letter-spacing:0.12px;}
#t3a_127{left:704px;bottom:224px;}
#t3b_127{left:404px;bottom:206px;letter-spacing:-0.18px;word-spacing:1.36px;}
#t3c_127{left:476px;bottom:206px;letter-spacing:-0.87px;}
#t3d_127{left:525px;bottom:206px;}
#t3e_127{left:434px;bottom:189px;letter-spacing:-0.21px;}
#t3f_127{left:228px;bottom:146px;letter-spacing:-0.13px;word-spacing:1.67px;}
#t3g_127{left:661px;bottom:146px;letter-spacing:-0.18px;}
#t3h_127{left:696px;bottom:146px;letter-spacing:-0.11px;}

.s1_127{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_127{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_127{font-size:17px;font-family:CMBX10_1fg;color:#000;}
.s4_127{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s5_127{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.s6_127{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s7_127{font-size:15px;font-family:CMTT10_1gl;color:#000;}
.s8_127{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.s9_127{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.sa_127{font-size:18px;font-family:CMTT12_1gn;color:#000;}
.sb_127{font-size:12px;font-family:CMR8_1g3;color:#000;}
.sc_127{font-size:14px;font-family:CMR9_1g5;color:#000;}
.sd_127{font-size:14px;font-family:CMBX9_1fk;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts127" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMBX9_1fk;
	src: url("fonts/CMBX9_1fk.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT12_1gn;
	src: url("fonts/CMTT12_1gn.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg127Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg127" style="-webkit-user-select: none;"><object width="935" height="1210" data="127/127.svg" type="image/svg+xml" id="pdf127" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_127" class="t s1_127">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_127" class="t s2_127">113 </span>
<span id="t3_127" class="t s2_127" data-mappings='[[8,"fi"],[27,"ff"],[65,"ff"]]'>The UXL ﬁeld controls the eﬀective XLEN for VU-mode, which may diﬀer from the XLEN for VS- </span>
<span id="t4_127" class="t s2_127" data-mappings='[[39,"fi"]]'>mode (VSXLEN). When VSXLEN=32, the UXL ﬁeld does not exist, and VU-mode XLEN=32. </span>
<span id="t5_127" class="t s2_127">When VSXLEN=64, UXL is a </span><span id="t6_127" class="t s3_127">WARL </span><span id="t7_127" class="t s2_127" data-mappings='[[0,"fi"],[41,"fi"]]'>ﬁeld that is encoded the same as the MXL ﬁeld of </span><span id="t8_127" class="t s4_127">misa</span><span id="t9_127" class="t s2_127">, </span>
<span id="ta_127" class="t s2_127">shown in Table </span><span id="tb_127" class="t s5_127">3.1 </span><span id="tc_127" class="t s2_127">on page </span><span id="td_127" class="t s5_127">16</span><span id="te_127" class="t s2_127">. In particular, an implementation may make UXL be a read-only </span>
<span id="tf_127" class="t s2_127" data-mappings='[[8,"fi"]]'>copy of ﬁeld VSXL of </span><span id="tg_127" class="t s4_127">hstatus</span><span id="th_127" class="t s2_127">, forcing VU-mode XLEN=VSXLEN. </span>
<span id="ti_127" class="t s2_127" data-mappings='[[54,"fi"]]'>If VSXLEN is changed from 32 to a wider width, and if ﬁeld UXL is not restricted to a single value, </span>
<span id="tj_127" class="t s2_127">it gets the value corresponding to the widest supported width not wider than the new VSXLEN. </span>
<span id="tk_127" class="t s2_127">When V=1, both </span><span id="tl_127" class="t s4_127">vsstatus</span><span id="tm_127" class="t s2_127">.FS and the HS-level </span><span id="tn_127" class="t s4_127">sstatus</span><span id="to_127" class="t s2_127" data-mappings='[[12,"ff"]]'>.FS are in eﬀect. Attempts to execute a </span>
<span id="tp_127" class="t s2_127" data-mappings='[[0,"fl"],[38,"fi"],[50,"ff"]]'>ﬂoating-point instruction when either ﬁeld is 0 (Oﬀ) raise an illegal-instruction exception. Modi- </span>
<span id="tq_127" class="t s2_127" data-mappings='[[10,"fl"],[51,"fi"]]'>fying the ﬂoating-point state when V=1 causes both ﬁelds to be set to 3 (Dirty). </span>
<span id="tr_127" class="t s6_127" data-mappings='[[24,"fi"]]'>For a hypervisor to beneﬁt from the extension context status, it must have its own copy in </span>
<span id="ts_127" class="t s6_127">the HS-level </span><span id="tt_127" class="t s7_127">sstatus</span><span id="tu_127" class="t s6_127">, maintained independently of a guest OS running in VS-mode. </span><span id="tv_127" class="t s6_127">While </span>
<span id="tw_127" class="t s6_127">a version of the extension context status obviously must exist in </span><span id="tx_127" class="t s7_127">vsstatus </span><span id="ty_127" class="t s6_127">for VS-mode, a </span>
<span id="tz_127" class="t s6_127">hypervisor cannot rely on this version being maintained correctly, given that VS-level software </span>
<span id="t10_127" class="t s6_127">can change </span><span id="t11_127" class="t s7_127">vsstatus</span><span id="t12_127" class="t s6_127">.FS arbitrarily. If the HS-level </span><span id="t13_127" class="t s7_127">sstatus</span><span id="t14_127" class="t s6_127">.FS were not independently active </span>
<span id="t15_127" class="t s6_127">and maintained by the hardware in parallel with </span><span id="t16_127" class="t s7_127">vsstatus</span><span id="t17_127" class="t s6_127">.FS while V=1, hypervisors would </span>
<span id="t18_127" class="t s6_127" data-mappings='[[44,"fl"]]'>always be forced to conservatively swap all ﬂoating-point state when context-switching between </span>
<span id="t19_127" class="t s6_127">virtual machines. </span>
<span id="t1a_127" class="t s2_127">Similarly, when V=1, both </span><span id="t1b_127" class="t s4_127">vsstatus</span><span id="t1c_127" class="t s2_127">.VS and the HS-level </span><span id="t1d_127" class="t s4_127">sstatus</span><span id="t1e_127" class="t s2_127" data-mappings='[[12,"ff"]]'>.VS are in eﬀect. </span><span id="t1f_127" class="t s2_127">Attempts </span>
<span id="t1g_127" class="t s2_127" data-mappings='[[44,"fi"],[56,"ff"]]'>to execute a vector instruction when either ﬁeld is 0 (Oﬀ) raise an illegal-instruction exception. </span>
<span id="t1h_127" class="t s2_127" data-mappings='[[48,"fi"]]'>Modifying the vector state when V=1 causes both ﬁelds to be set to 3 (Dirty). </span>
<span id="t1i_127" class="t s2_127" data-mappings='[[10,"fi"]]'>Read-only ﬁelds SD and XS summarize the extension context status as it is visible to VS-mode </span>
<span id="t1j_127" class="t s2_127">only. For example, the value of the HS-level </span><span id="t1k_127" class="t s4_127">sstatus</span><span id="t1l_127" class="t s2_127" data-mappings='[[14,"ff"]]'>.FS does not aﬀect </span><span id="t1m_127" class="t s4_127">vsstatus</span><span id="t1n_127" class="t s2_127">.SD. </span>
<span id="t1o_127" class="t s2_127" data-mappings='[[27,"fi"]]'>An implementation may make ﬁeld UBE be a read-only copy of </span><span id="t1p_127" class="t s4_127">hstatus</span><span id="t1q_127" class="t s2_127">.VSBE. </span>
<span id="t1r_127" class="t s2_127">When V=0, </span><span id="t1s_127" class="t s4_127">vsstatus </span><span id="t1t_127" class="t s2_127" data-mappings='[[19,"ff"]]'>does not directly aﬀect the behavior of the machine, unless a virtual-machine </span>
<span id="t1u_127" class="t s2_127">load/store (HLV, HLVX, or HSV) or the MPRV feature in the </span><span id="t1v_127" class="t s4_127">mstatus </span><span id="t1w_127" class="t s2_127">register is used to execute </span>
<span id="t1x_127" class="t s2_127">a load or store </span><span id="t1y_127" class="t s8_127">as though </span><span id="t1z_127" class="t s2_127">V=1. </span>
<span id="t20_127" class="t s9_127">8.2.12 </span><span id="t21_127" class="t s9_127">Virtual Supervisor Interrupt Registers (</span><span id="t22_127" class="t sa_127">vsip </span><span id="t23_127" class="t s9_127">and </span><span id="t24_127" class="t sa_127">vsie</span><span id="t25_127" class="t s9_127">) </span>
<span id="t26_127" class="t s2_127">The </span><span id="t27_127" class="t s4_127">vsip </span><span id="t28_127" class="t s2_127">and </span><span id="t29_127" class="t s4_127">vsie </span><span id="t2a_127" class="t s2_127">registers are VSXLEN-bit read/write registers that are VS-mode’s versions of </span>
<span id="t2b_127" class="t s2_127">supervisor CSRs </span><span id="t2c_127" class="t s4_127">sip </span><span id="t2d_127" class="t s2_127">and </span><span id="t2e_127" class="t s4_127">sie</span><span id="t2f_127" class="t s2_127">, formatted as shown in Figures </span><span id="t2g_127" class="t s5_127">8.23 </span><span id="t2h_127" class="t s2_127">and </span><span id="t2i_127" class="t s5_127">8.24 </span><span id="t2j_127" class="t s2_127">respectively. </span><span id="t2k_127" class="t s2_127">When </span>
<span id="t2l_127" class="t s2_127">V=1, </span><span id="t2m_127" class="t s4_127">vsip </span><span id="t2n_127" class="t s2_127">and </span><span id="t2o_127" class="t s4_127">vsie </span><span id="t2p_127" class="t s2_127">substitute for the usual </span><span id="t2q_127" class="t s4_127">sip </span><span id="t2r_127" class="t s2_127">and </span><span id="t2s_127" class="t s4_127">sie</span><span id="t2t_127" class="t s2_127">, so instructions that normally read </span>
<span id="t2u_127" class="t s2_127">or modify </span><span id="t2v_127" class="t s4_127">sip</span><span id="t2w_127" class="t s2_127">/</span><span id="t2x_127" class="t s4_127">sie </span><span id="t2y_127" class="t s2_127">actually access </span><span id="t2z_127" class="t s4_127">vsip</span><span id="t30_127" class="t s2_127">/</span><span id="t31_127" class="t s4_127">vsie </span><span id="t32_127" class="t s2_127">instead. </span><span id="t33_127" class="t s2_127">However, interrupts directed to HS-level </span>
<span id="t34_127" class="t s2_127">continue to be indicated in the HS-level </span><span id="t35_127" class="t s4_127">sip </span><span id="t36_127" class="t s2_127">register, not in </span><span id="t37_127" class="t s4_127">vsip</span><span id="t38_127" class="t s2_127">, when V=1. </span>
<span id="t39_127" class="t sb_127">VSXLEN-1 </span><span id="t3a_127" class="t sb_127">0 </span>
<span id="t3b_127" class="t sc_127">Interrupts (</span><span id="t3c_127" class="t sd_127">WARL</span><span id="t3d_127" class="t sc_127">) </span>
<span id="t3e_127" class="t sc_127">VSXLEN </span>
<span id="t3f_127" class="t s2_127">Figure 8.23: Virtual supervisor interrupt-pending register (</span><span id="t3g_127" class="t s4_127">vsip</span><span id="t3h_127" class="t s2_127">). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
