
*** Running vivado
    with args -log hdmi_ddr3_uart.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hdmi_ddr3_uart.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun May 18 09:35:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source hdmi_ddr3_uart.tcl -notrace
Command: link_design -top hdmi_ddr3_uart -part xc7a200tfbg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_clock/ddr3_clock.dcp' for cell 'ddr3_clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/clock/clock.dcp' for cell 'hdmi_clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/mig_ddr3/mig_ddr3.dcp' for cell 'ddr3_ctrl/u_mig_ddr3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_rx_fifo/ddr3_rx_fifo.dcp' for cell 'ddr3_rx_buffer/ddr3_rx_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_tx_fifo/ddr3_tx_fifo.dcp' for cell 'ddr3_tx_buffer/ddr3_tx_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 657.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 869 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, ddr3_clock/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, hdmi_clock/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'ddr3_clock/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'hdmi_clock/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/mig_ddr3/mig_ddr3/user_design/constraints/mig_ddr3.xdc] for cell 'ddr3_ctrl/u_mig_ddr3'
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/mig_ddr3/mig_ddr3/user_design/constraints/mig_ddr3.xdc] for cell 'ddr3_ctrl/u_mig_ddr3'
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_rx_fifo/ddr3_rx_fifo.xdc] for cell 'ddr3_rx_buffer/ddr3_rx_fifo/U0'
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_rx_fifo/ddr3_rx_fifo.xdc] for cell 'ddr3_rx_buffer/ddr3_rx_fifo/U0'
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_tx_fifo/ddr3_tx_fifo.xdc] for cell 'ddr3_tx_buffer/ddr3_tx_fifo/U0'
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_tx_fifo/ddr3_tx_fifo.xdc] for cell 'ddr3_tx_buffer/ddr3_tx_fifo/U0'
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/clock/clock_board.xdc] for cell 'hdmi_clock/inst'
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/clock/clock_board.xdc] for cell 'hdmi_clock/inst'
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/clock/clock.xdc] for cell 'hdmi_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/clock/clock.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/clock/clock.xdc:54]
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/clock/clock.xdc] for cell 'hdmi_clock/inst'
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_clock/ddr3_clock_board.xdc] for cell 'ddr3_clock/inst'
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_clock/ddr3_clock_board.xdc] for cell 'ddr3_clock/inst'
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_clock/ddr3_clock.xdc] for cell 'ddr3_clock/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_clock/ddr3_clock.xdc:54]
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_clock/ddr3_clock.xdc] for cell 'ddr3_clock/inst'
Parsing XDC File [C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.srcs/constrs_1/new/top_pin.xdc]
Finished Parsing XDC File [C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.srcs/constrs_1/new/top_pin.xdc]
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_rx_fifo/ddr3_rx_fifo_clocks.xdc] for cell 'ddr3_rx_buffer/ddr3_rx_fifo/U0'
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_rx_fifo/ddr3_rx_fifo_clocks.xdc] for cell 'ddr3_rx_buffer/ddr3_rx_fifo/U0'
Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_tx_fifo/ddr3_tx_fifo_clocks.xdc] for cell 'ddr3_tx_buffer/ddr3_tx_fifo/U0'
Finished Parsing XDC File [c:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.gen/sources_1/ip/ddr3_tx_fifo/ddr3_tx_fifo_clocks.xdc] for cell 'ddr3_tx_buffer/ddr3_tx_fifo/U0'
INFO: [Project 1-1714] 12 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1420.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 121 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 94 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances

16 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1420.945 ; gain = 1046.148
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.970 . Memory (MB): peak = 1420.945 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2133fa042

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.374 . Memory (MB): peak = 1420.945 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2133fa042

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1805.918 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2133fa042

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1805.918 ; gain = 0.000
Phase 1 Initialization | Checksum: 2133fa042

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1805.918 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2133fa042

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1805.918 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2133fa042

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1805.918 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 2133fa042

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.232 . Memory (MB): peak = 1805.918 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 13 inverters resulting in an inversion of 127 pins
INFO: [Opt 31-138] Pushed 9 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1556cbe73

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.399 . Memory (MB): peak = 1805.918 ; gain = 0.000
Retarget | Checksum: 1556cbe73
INFO: [Opt 31-389] Phase Retarget created 78 cells and removed 189 cells
INFO: [Opt 31-1021] In phase Retarget, 35 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 4 Constant propagation | Checksum: 222a2c874

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.475 . Memory (MB): peak = 1805.918 ; gain = 0.000
Constant propagation | Checksum: 222a2c874
INFO: [Opt 31-389] Phase Constant propagation created 18 cells and removed 87 cells
INFO: [Opt 31-1021] In phase Constant propagation, 14 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1805.918 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1805.918 ; gain = 0.000
Phase 5 Sweep | Checksum: f6ea6c6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.608 . Memory (MB): peak = 1805.918 ; gain = 0.000
Sweep | Checksum: f6ea6c6c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 275 cells
INFO: [Opt 31-1021] In phase Sweep, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 2790 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1a2624dd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.705 . Memory (MB): peak = 1805.918 ; gain = 0.000
BUFG optimization | Checksum: 1a2624dd4
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1a2624dd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.718 . Memory (MB): peak = 1805.918 ; gain = 0.000
Shift Register Optimization | Checksum: 1a2624dd4
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 5 pins
Phase 8 Post Processing Netlist | Checksum: f9842ba6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.745 . Memory (MB): peak = 1805.918 ; gain = 0.000
Post Processing Netlist | Checksum: f9842ba6
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 22 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1d8ae896c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.918 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1805.918 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1d8ae896c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.918 ; gain = 0.000
Phase 9 Finalization | Checksum: 1d8ae896c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.918 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              78  |             189  |                                             35  |
|  Constant propagation         |              18  |              87  |                                             14  |
|  Sweep                        |               0  |             275  |                                             60  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             22  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1d8ae896c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.918 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 1888c01e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2015.777 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1888c01e5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.777 ; gain = 209.859

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1888c01e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2015.777 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2015.777 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 193494f7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2015.777 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.777 ; gain = 594.832
INFO: [Vivado 12-24828] Executing command : report_drc -file hdmi_ddr3_uart_drc_opted.rpt -pb hdmi_ddr3_uart_drc_opted.pb -rpx hdmi_ddr3_uart_drc_opted.rpx
Command: report_drc -file hdmi_ddr3_uart_drc_opted.rpt -pb hdmi_ddr3_uart_drc_opted.pb -rpx hdmi_ddr3_uart_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.runs/impl_1/hdmi_ddr3_uart_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2015.777 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2015.777 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2015.777 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2015.777 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2015.777 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2015.777 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2015.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.runs/impl_1/hdmi_ddr3_uart_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2015.777 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 127c0e56a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2015.777 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 134dff814

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.630 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e30aa7e7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e30aa7e7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.777 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e30aa7e7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f5a319ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e087f0dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14ceb45e3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 226017838

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 19d41cc87

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 497 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 224 nets or LUTs. Breaked 0 LUT, combined 224 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2015.777 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            224  |                   224  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            224  |                   224  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 33ec4e306

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2015.777 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 323431fc9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2015.777 ; gain = 0.000
Phase 2 Global Placement | Checksum: 323431fc9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25d50ba4a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 252e5b2cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 29e06b4c3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26a1519a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 252c63908

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 221bf8638

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b984e434

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 27eabb188

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2ee3e283f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.777 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2ee3e283f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d7c734ff

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.366 | TNS=-517.823 |
Phase 1 Physical Synthesis Initialization | Checksum: c84e598d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 2015.777 ; gain = 0.000
INFO: [Place 46-33] Processed net sdr/reg_25_valid_chain_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net sdr/rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1f9bcafec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.448 . Memory (MB): peak = 2015.777 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d7c734ff

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.123. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 27254cd6f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2015.777 ; gain = 0.000

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2015.777 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 27254cd6f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27254cd6f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27254cd6f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2015.777 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 27254cd6f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2015.777 ; gain = 0.000

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2015.777 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2cb04997f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2015.777 ; gain = 0.000
Ending Placer Task | Checksum: 1d01e8a61

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2015.777 ; gain = 0.000
95 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2015.777 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file hdmi_ddr3_uart_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2015.777 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file hdmi_ddr3_uart_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2015.777 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file hdmi_ddr3_uart_utilization_placed.rpt -pb hdmi_ddr3_uart_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2015.777 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.579 . Memory (MB): peak = 2015.777 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2015.777 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2015.777 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2015.777 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2015.777 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.623 . Memory (MB): peak = 2015.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.runs/impl_1/hdmi_ddr3_uart_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.978 . Memory (MB): peak = 2015.777 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 1.03s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2015.777 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.123 | TNS=-511.034 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bb8dd0fe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.633 . Memory (MB): peak = 2015.777 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.123 | TNS=-511.034 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1bb8dd0fe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.656 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.123 | TNS=-511.034 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/n1d[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_hdmi_driver/u_vga_driver/hdmi_rst_n_reg_1[0]. Critical path length was reduced through logic transformation on cell u_hdmi_driver/u_vga_driver/n1d[1]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/hdmi_data[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.117 | TNS=-510.882 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/dout. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_tx_buffer/hdmi_rst_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt[2].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[2]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.117 | TNS=-510.642 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/Q[5].  Re-placed instance u_hdmi_driver/u_hdmi_trans/encode_inst_g/dout_reg[5]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.117 | TNS=-510.408 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[10].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_v_reg[10]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.117 | TNS=-510.269 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[11].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_v_reg[11]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.117 | TNS=-510.130 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[8].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_v_reg[8]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.117 | TNS=-509.991 |
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[9].  Re-placed instance u_hdmi_driver/u_vga_driver/cnt_v_reg[9]
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/cnt_v_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.117 | TNS=-509.852 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_tx_buffer/hdmi_rst_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.117 | TNS=-509.852 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2015.777 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1bb8dd0fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2015.777 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.117 | TNS=-509.852 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/dout. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.114 | TNS=-509.202 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_hdmi_driver/u_vga_driver/hdmi_rst_n_reg_0[0]. Critical path length was reduced through logic transformation on cell u_hdmi_driver/u_vga_driver/n1d[1]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/D[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.098 | TNS=-509.057 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ddr3_tx_buffer/D[1]. Critical path length was reduced through logic transformation on cell ddr3_tx_buffer/n1d[2]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/D[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.083 | TNS=-508.917 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/dout. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ddr3_tx_buffer/hdmi_rst_n. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ddr3_tx_buffer/hdmi_rst_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.082 | TNS=-508.242 |
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/n1d[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_hdmi_driver/u_vga_driver/n1d[3]_i_2__1_n_0.  Re-placed instance u_hdmi_driver/u_vga_driver/n1d[3]_i_2__1
INFO: [Physopt 32-735] Processed net u_hdmi_driver/u_vga_driver/n1d[3]_i_2__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.082 | TNS=-508.220 |
INFO: [Physopt 32-702] Processed net ddr3_tx_buffer/hdmi_rst_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_tx_buffer/hdmi_rst_n_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_tx_buffer/hdmi_rst_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.082 | TNS=-508.220 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2015.777 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1bb8dd0fe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.777 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2015.777 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.082 | TNS=-508.220 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.041  |          2.814  |            2  |              0  |                    12  |           0  |           2  |  00:00:02  |
|  Total          |          0.041  |          2.814  |            2  |              0  |                    12  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2015.777 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1d2cda87c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.777 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
173 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2015.777 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.584 . Memory (MB): peak = 2015.777 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2015.777 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2015.777 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2015.777 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2015.777 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.634 . Memory (MB): peak = 2015.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.runs/impl_1/hdmi_ddr3_uart_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 660dd6ab ConstDB: 0 ShapeSum: 871f0207 RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: e194cbc4 | NumContArr: 950e88d2 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2fbf549d0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 2196.488 ; gain = 180.711

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2fbf549d0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 2196.488 ; gain = 180.711

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2fbf549d0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 2196.488 ; gain = 180.711
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e6c175d1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 2274.727 ; gain = 258.949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.192 | TNS=-492.631| WHS=-1.373 | THS=-416.723|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1fe0ab578

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 2274.727 ; gain = 258.949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.192 | TNS=-507.709| WHS=-1.882 | THS=-29.888|

Phase 2.4 Update Timing for Bus Skew | Checksum: 1dd0a69e4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 2274.727 ; gain = 258.949

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12637
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12637
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f553d74f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 2290.328 ; gain = 274.551

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1f553d74f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 2290.328 ; gain = 274.551

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1cee2cc4a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 2291.254 ; gain = 275.477
Phase 4 Initial Routing | Checksum: 1cee2cc4a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 2291.254 ; gain = 275.477
INFO: [Route 35-580] Design has 8 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                           |
+====================+===================+===============================================================================+
| clk_pll_i          | clk_pll_i         | u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_SLAVE/RST  |
| clk_pll_i          | clk_pll_i         | u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/RST |
| clk_pll_i          | clk_pll_i         | u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_SLAVE/RST  |
| clk_pll_i          | clk_pll_i         | u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/RST |
| clk_pll_i          | clk_pll_i         | u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_SLAVE/RST  |
+--------------------+-------------------+-------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 696
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.031 | TNS=-550.805| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1f316e6a7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 2527.266 ; gain = 511.488

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.035 | TNS=-556.536| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2668e70fd

Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 2527.266 ; gain = 511.488
Phase 5 Rip-up And Reroute | Checksum: 2668e70fd

Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 2527.266 ; gain = 511.488

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2594445bd

Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 2527.266 ; gain = 511.488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.031 | TNS=-548.753| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2dfba5e92

Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 2527.266 ; gain = 511.488

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2dfba5e92

Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 2527.266 ; gain = 511.488
Phase 6 Delay and Skew Optimization | Checksum: 2dfba5e92

Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 2527.266 ; gain = 511.488

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.970 | TNS=-540.082| WHS=-0.001 | THS=-0.001 |

Phase 7.1 Hold Fix Iter | Checksum: 2f4697fa2

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 2527.266 ; gain = 511.488

Phase 7.2 Non Free Resource Hold Fix Iter
Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 2bf4f4e9a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 2527.266 ; gain = 511.488
WARNING: [Route 35-468] The router encountered 14 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/RST
	u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_SLAVE/RST
	ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1_replica/I0
	u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/RST
	u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_SLAVE/RST
	u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/RST
	u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_SLAVE/RST
	u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/RST
	u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_SLAVE/RST
	ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/I0
	.. and 4 more pins.

Phase 7 Post Hold Fix | Checksum: 2bf4f4e9a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 2527.266 ; gain = 511.488

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.771455 %
  Global Horizontal Routing Utilization  = 1.22677 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2bf4f4e9a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 2527.266 ; gain = 511.488

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2bf4f4e9a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 2527.266 ; gain = 511.488

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2e7d6db90

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 2527.266 ; gain = 511.488

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2e7d6db90

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 2527.266 ; gain = 511.488

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 2e7d6db90

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 2527.266 ; gain = 511.488
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.970 | TNS=-540.082| WHS=0.064  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2e7d6db90

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 2527.266 ; gain = 511.488
Total Elapsed time in route_design: 50.217 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1717dd520

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 2527.266 ; gain = 511.488
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1717dd520

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 2527.266 ; gain = 511.488

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
190 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 2527.266 ; gain = 511.488
INFO: [Vivado 12-24828] Executing command : report_drc -file hdmi_ddr3_uart_drc_routed.rpt -pb hdmi_ddr3_uart_drc_routed.pb -rpx hdmi_ddr3_uart_drc_routed.rpx
Command: report_drc -file hdmi_ddr3_uart_drc_routed.rpt -pb hdmi_ddr3_uart_drc_routed.pb -rpx hdmi_ddr3_uart_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.runs/impl_1/hdmi_ddr3_uart_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file hdmi_ddr3_uart_methodology_drc_routed.rpt -pb hdmi_ddr3_uart_methodology_drc_routed.pb -rpx hdmi_ddr3_uart_methodology_drc_routed.rpx
Command: report_methodology -file hdmi_ddr3_uart_methodology_drc_routed.rpt -pb hdmi_ddr3_uart_methodology_drc_routed.pb -rpx hdmi_ddr3_uart_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.runs/impl_1/hdmi_ddr3_uart_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_ddr3_uart_timing_summary_routed.rpt -pb hdmi_ddr3_uart_timing_summary_routed.pb -rpx hdmi_ddr3_uart_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file hdmi_ddr3_uart_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file hdmi_ddr3_uart_route_status.rpt -pb hdmi_ddr3_uart_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file hdmi_ddr3_uart_power_routed.rpt -pb hdmi_ddr3_uart_power_summary_routed.pb -rpx hdmi_ddr3_uart_power_routed.rpx
Command: report_power -file hdmi_ddr3_uart_power_routed.rpt -pb hdmi_ddr3_uart_power_summary_routed.pb -rpx hdmi_ddr3_uart_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
207 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file hdmi_ddr3_uart_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file hdmi_ddr3_uart_bus_skew_routed.rpt -pb hdmi_ddr3_uart_bus_skew_routed.pb -rpx hdmi_ddr3_uart_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2527.266 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2527.266 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.604 . Memory (MB): peak = 2527.266 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.266 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2527.266 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2527.266 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2527.266 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.707 . Memory (MB): peak = 2527.266 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Workspace/hdmi_ddr3_fragment_shader_proj/hdmi_ddr3_fragment_shader_proj.runs/impl_1/hdmi_ddr3_uart_routed.dcp' has been generated.
Command: write_bitstream -force hdmi_ddr3_uart.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hdmi_ddr3_uart.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
222 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2934.090 ; gain = 406.824
INFO: [Common 17-206] Exiting Vivado at Sun May 18 09:37:26 2025...
