Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Wed Aug 26 09:51:05 2020
| Host         : th-wvd-7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5top_timing_summary_routed.rpt -pb lab5top_timing_summary_routed.pb -rpx lab5top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 87 register/latch pins with no clock driven by root clock pin: clk_en_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 173 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.477        0.000                      0                   64        0.263        0.000                      0                   64        9.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        15.477        0.000                      0                   64        0.263        0.000                      0                   64        9.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       15.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.477ns  (required time - arrival time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.828ns (20.522%)  route 3.207ns (79.478%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 24.780 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    Clk_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkdiv_reg[24]/Q
                         net (fo=2, routed)           0.682     6.214    clkdiv_reg_n_0_[24]
    SLICE_X12Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.338 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.452     6.790    clkdiv[0]_i_5_n_0
    SLICE_X12Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.914 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.987     7.901    clkdiv[0]_i_2_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.025 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          1.086     9.111    clk_en
    SLICE_X13Y91         FDRE                                         r  clkdiv_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    24.780    Clk_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  clkdiv_reg[29]/C
                         clock pessimism              0.272    25.052    
                         clock uncertainty           -0.035    25.017    
    SLICE_X13Y91         FDRE (Setup_fdre_C_R)       -0.429    24.588    clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                         24.588    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                 15.477    

Slack (MET) :             15.477ns  (required time - arrival time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.828ns (20.522%)  route 3.207ns (79.478%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 24.780 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    Clk_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkdiv_reg[24]/Q
                         net (fo=2, routed)           0.682     6.214    clkdiv_reg_n_0_[24]
    SLICE_X12Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.338 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.452     6.790    clkdiv[0]_i_5_n_0
    SLICE_X12Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.914 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.987     7.901    clkdiv[0]_i_2_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.025 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          1.086     9.111    clk_en
    SLICE_X13Y91         FDRE                                         r  clkdiv_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    24.780    Clk_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  clkdiv_reg[30]/C
                         clock pessimism              0.272    25.052    
                         clock uncertainty           -0.035    25.017    
    SLICE_X13Y91         FDRE (Setup_fdre_C_R)       -0.429    24.588    clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                         24.588    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                 15.477    

Slack (MET) :             15.477ns  (required time - arrival time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.828ns (20.522%)  route 3.207ns (79.478%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 24.780 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    Clk_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkdiv_reg[24]/Q
                         net (fo=2, routed)           0.682     6.214    clkdiv_reg_n_0_[24]
    SLICE_X12Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.338 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.452     6.790    clkdiv[0]_i_5_n_0
    SLICE_X12Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.914 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.987     7.901    clkdiv[0]_i_2_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.025 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          1.086     9.111    clk_en
    SLICE_X13Y91         FDRE                                         r  clkdiv_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    24.780    Clk_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  clkdiv_reg[31]/C
                         clock pessimism              0.272    25.052    
                         clock uncertainty           -0.035    25.017    
    SLICE_X13Y91         FDRE (Setup_fdre_C_R)       -0.429    24.588    clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                         24.588    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                 15.477    

Slack (MET) :             15.614ns  (required time - arrival time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.251%)  route 3.068ns (78.749%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 24.779 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    Clk_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkdiv_reg[24]/Q
                         net (fo=2, routed)           0.682     6.214    clkdiv_reg_n_0_[24]
    SLICE_X12Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.338 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.452     6.790    clkdiv[0]_i_5_n_0
    SLICE_X12Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.914 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.987     7.901    clkdiv[0]_i_2_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.025 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.947     8.972    clk_en
    SLICE_X13Y90         FDRE                                         r  clkdiv_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    24.779    Clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.272    25.051    
                         clock uncertainty           -0.035    25.016    
    SLICE_X13Y90         FDRE (Setup_fdre_C_R)       -0.429    24.587    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                         24.587    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                 15.614    

Slack (MET) :             15.614ns  (required time - arrival time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.251%)  route 3.068ns (78.749%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 24.779 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    Clk_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkdiv_reg[24]/Q
                         net (fo=2, routed)           0.682     6.214    clkdiv_reg_n_0_[24]
    SLICE_X12Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.338 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.452     6.790    clkdiv[0]_i_5_n_0
    SLICE_X12Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.914 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.987     7.901    clkdiv[0]_i_2_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.025 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.947     8.972    clk_en
    SLICE_X13Y90         FDRE                                         r  clkdiv_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    24.779    Clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  clkdiv_reg[26]/C
                         clock pessimism              0.272    25.051    
                         clock uncertainty           -0.035    25.016    
    SLICE_X13Y90         FDRE (Setup_fdre_C_R)       -0.429    24.587    clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         24.587    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                 15.614    

Slack (MET) :             15.614ns  (required time - arrival time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.251%)  route 3.068ns (78.749%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 24.779 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    Clk_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkdiv_reg[24]/Q
                         net (fo=2, routed)           0.682     6.214    clkdiv_reg_n_0_[24]
    SLICE_X12Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.338 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.452     6.790    clkdiv[0]_i_5_n_0
    SLICE_X12Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.914 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.987     7.901    clkdiv[0]_i_2_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.025 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.947     8.972    clk_en
    SLICE_X13Y90         FDRE                                         r  clkdiv_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    24.779    Clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  clkdiv_reg[27]/C
                         clock pessimism              0.272    25.051    
                         clock uncertainty           -0.035    25.016    
    SLICE_X13Y90         FDRE (Setup_fdre_C_R)       -0.429    24.587    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         24.587    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                 15.614    

Slack (MET) :             15.614ns  (required time - arrival time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.251%)  route 3.068ns (78.749%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 24.779 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    Clk_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkdiv_reg[24]/Q
                         net (fo=2, routed)           0.682     6.214    clkdiv_reg_n_0_[24]
    SLICE_X12Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.338 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.452     6.790    clkdiv[0]_i_5_n_0
    SLICE_X12Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.914 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.987     7.901    clkdiv[0]_i_2_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.025 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.947     8.972    clk_en
    SLICE_X13Y90         FDRE                                         r  clkdiv_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    24.779    Clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  clkdiv_reg[28]/C
                         clock pessimism              0.272    25.051    
                         clock uncertainty           -0.035    25.016    
    SLICE_X13Y90         FDRE (Setup_fdre_C_R)       -0.429    24.587    clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         24.587    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                 15.614    

Slack (MET) :             15.639ns  (required time - arrival time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.828ns (21.401%)  route 3.041ns (78.599%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    Clk_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkdiv_reg[24]/Q
                         net (fo=2, routed)           0.682     6.214    clkdiv_reg_n_0_[24]
    SLICE_X12Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.338 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.452     6.790    clkdiv[0]_i_5_n_0
    SLICE_X12Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.914 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.987     7.901    clkdiv[0]_i_2_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.025 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.920     8.945    clk_en
    SLICE_X13Y85         FDRE                                         r  clkdiv_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    24.776    Clk_IBUF_BUFG
    SLICE_X13Y85         FDRE                                         r  clkdiv_reg[5]/C
                         clock pessimism              0.272    25.048    
                         clock uncertainty           -0.035    25.013    
    SLICE_X13Y85         FDRE (Setup_fdre_C_R)       -0.429    24.584    clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         24.584    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                 15.639    

Slack (MET) :             15.639ns  (required time - arrival time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.828ns (21.401%)  route 3.041ns (78.599%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    Clk_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkdiv_reg[24]/Q
                         net (fo=2, routed)           0.682     6.214    clkdiv_reg_n_0_[24]
    SLICE_X12Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.338 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.452     6.790    clkdiv[0]_i_5_n_0
    SLICE_X12Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.914 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.987     7.901    clkdiv[0]_i_2_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.025 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.920     8.945    clk_en
    SLICE_X13Y85         FDRE                                         r  clkdiv_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    24.776    Clk_IBUF_BUFG
    SLICE_X13Y85         FDRE                                         r  clkdiv_reg[6]/C
                         clock pessimism              0.272    25.048    
                         clock uncertainty           -0.035    25.013    
    SLICE_X13Y85         FDRE (Setup_fdre_C_R)       -0.429    24.584    clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         24.584    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                 15.639    

Slack (MET) :             15.639ns  (required time - arrival time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.828ns (21.401%)  route 3.041ns (78.599%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    Clk_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkdiv_reg[24]/Q
                         net (fo=2, routed)           0.682     6.214    clkdiv_reg_n_0_[24]
    SLICE_X12Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.338 f  clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.452     6.790    clkdiv[0]_i_5_n_0
    SLICE_X12Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.914 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.987     7.901    clkdiv[0]_i_2_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.025 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.920     8.945    clk_en
    SLICE_X13Y85         FDRE                                         r  clkdiv_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    24.776    Clk_IBUF_BUFG
    SLICE_X13Y85         FDRE                                         r  clkdiv_reg[7]/C
                         clock pessimism              0.272    25.048    
                         clock uncertainty           -0.035    25.013    
    SLICE_X13Y85         FDRE (Setup_fdre_C_R)       -0.429    24.584    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         24.584    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                 15.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    Clk_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clkdiv_reg[12]/Q
                         net (fo=2, routed)           0.119     1.704    clkdiv_reg_n_0_[12]
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clkdiv_reg[12]_i_1_n_4
    SLICE_X13Y86         FDRE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.956    Clk_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.105     1.548    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    Clk_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.119     1.705    clkdiv_reg_n_0_[16]
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clkdiv_reg[16]_i_1_n_4
    SLICE_X13Y87         FDRE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    Clk_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  clkdiv_reg[16]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X13Y87         FDRE (Hold_fdre_C_D)         0.105     1.549    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    Clk_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clkdiv_reg[20]/Q
                         net (fo=2, routed)           0.119     1.706    clkdiv_reg_n_0_[20]
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clkdiv_reg[20]_i_1_n_4
    SLICE_X13Y88         FDRE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.959    Clk_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  clkdiv_reg[20]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X13Y88         FDRE (Hold_fdre_C_D)         0.105     1.550    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    Clk_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clkdiv_reg[24]/Q
                         net (fo=2, routed)           0.119     1.706    clkdiv_reg_n_0_[24]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clkdiv_reg[24]_i_1_n_4
    SLICE_X13Y89         FDRE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.959    Clk_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  clkdiv_reg[24]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.105     1.550    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    Clk_IBUF_BUFG
    SLICE_X13Y85         FDRE                                         r  clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clkdiv_reg[8]/Q
                         net (fo=2, routed)           0.119     1.704    clkdiv_reg_n_0_[8]
    SLICE_X13Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clkdiv_reg[8]_i_1_n_4
    SLICE_X13Y85         FDRE                                         r  clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.956    Clk_IBUF_BUFG
    SLICE_X13Y85         FDRE                                         r  clkdiv_reg[8]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X13Y85         FDRE (Hold_fdre_C_D)         0.105     1.548    clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    Clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  clkdiv_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkdiv_reg[28]/Q
                         net (fo=2, routed)           0.119     1.707    clkdiv_reg_n_0_[28]
    SLICE_X13Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    clkdiv_reg[28]_i_1_n_4
    SLICE_X13Y90         FDRE                                         r  clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.960    Clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  clkdiv_reg[28]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X13Y90         FDRE (Hold_fdre_C_D)         0.105     1.551    clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    Clk_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clkdiv_reg[4]/Q
                         net (fo=2, routed)           0.120     1.705    clkdiv_reg_n_0_[4]
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clkdiv_reg[4]_i_1_n_4
    SLICE_X13Y84         FDRE                                         r  clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.955    Clk_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X13Y84         FDRE (Hold_fdre_C_D)         0.105     1.548    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    Clk_IBUF_BUFG
    SLICE_X13Y85         FDRE                                         r  clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clkdiv_reg[5]/Q
                         net (fo=2, routed)           0.114     1.698    clkdiv_reg_n_0_[5]
    SLICE_X13Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.813    clkdiv_reg[8]_i_1_n_7
    SLICE_X13Y85         FDRE                                         r  clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.956    Clk_IBUF_BUFG
    SLICE_X13Y85         FDRE                                         r  clkdiv_reg[5]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X13Y85         FDRE (Hold_fdre_C_D)         0.105     1.548    clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    Clk_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.120     1.706    clkdiv_reg_n_0_[15]
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    clkdiv_reg[16]_i_1_n_5
    SLICE_X13Y87         FDRE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    Clk_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X13Y87         FDRE (Hold_fdre_C_D)         0.105     1.549    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    Clk_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clkdiv_reg[19]/Q
                         net (fo=2, routed)           0.120     1.707    clkdiv_reg_n_0_[19]
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    clkdiv_reg[20]_i_1_n_5
    SLICE_X13Y88         FDRE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.959    Clk_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X13Y88         FDRE (Hold_fdre_C_D)         0.105     1.550    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y85   clk_en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y85   clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y86   clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y86   clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y86   clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y87   clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y87   clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y87   clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y87   clkdiv_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y87   clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y87   clkdiv_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y87   clkdiv_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y87   clkdiv_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y88   clkdiv_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y88   clkdiv_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y88   clkdiv_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y88   clkdiv_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y89   clkdiv_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y89   clkdiv_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y84   clkdiv_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y84   clkdiv_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y84   clkdiv_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y84   clkdiv_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y85   clk_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y85   clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y86   clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y86   clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y86   clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y87   clkdiv_reg[13]/C



