vendor_name = ModelSim
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/decoder3x8.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/CPU.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/ULASomaSubPassa.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/TopLevel.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/somaConstante.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/registradorGenerico.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/muxGenerico4x1.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/muxGenerico2x1.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/memoriaROM.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/memoriaRAM.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/logicaDesvio.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/flipflopGenerico.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/edgeDetector.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/decoderInstru.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/conversorHex7Seg.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/and4x1.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/buffer_3_state_8portas.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/buffer_3_state_simples.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/edgeDebounceDetector.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-8/db/aula07.cbx.xml
design_name = TopLevel
instance = comp, \LEDR[0]~output\, LEDR[0]~output, TopLevel, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, TopLevel, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, TopLevel, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, TopLevel, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, TopLevel, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, TopLevel, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, TopLevel, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, TopLevel, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, TopLevel, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, TopLevel, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, TopLevel, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, TopLevel, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, TopLevel, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, TopLevel, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, TopLevel, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, TopLevel, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, TopLevel, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, TopLevel, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, TopLevel, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, TopLevel, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, TopLevel, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, TopLevel, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, TopLevel, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, TopLevel, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, TopLevel, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, TopLevel, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, TopLevel, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, TopLevel, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, TopLevel, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, TopLevel, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, TopLevel, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, TopLevel, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, TopLevel, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, TopLevel, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, TopLevel, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, TopLevel, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, TopLevel, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, TopLevel, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, TopLevel, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, TopLevel, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, TopLevel, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, TopLevel, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, TopLevel, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, TopLevel, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, TopLevel, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, TopLevel, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, TopLevel, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, TopLevel, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, TopLevel, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, TopLevel, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, TopLevel, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, TopLevel, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, TopLevel, 1
instance = comp, \CPU|incrementaPC|Add0~1\, CPU|incrementaPC|Add0~1, TopLevel, 1
instance = comp, \CPU|incrementaPC|Add0~5\, CPU|incrementaPC|Add0~5, TopLevel, 1
instance = comp, \ROM|memROM~3\, ROM|memROM~3, TopLevel, 1
instance = comp, \ROM|memROM~6\, ROM|memROM~6, TopLevel, 1
instance = comp, \CPU|incrementaPC|Add0~17\, CPU|incrementaPC|Add0~17, TopLevel, 1
instance = comp, \CPU|incrementaPC|Add0~21\, CPU|incrementaPC|Add0~21, TopLevel, 1
instance = comp, \ROM|memROM~4\, ROM|memROM~4, TopLevel, 1
instance = comp, \ROM|memROM~7\, ROM|memROM~7, TopLevel, 1
instance = comp, \CPU|PC|DOUT[5]\, CPU|PC|DOUT[5], TopLevel, 1
instance = comp, \CPU|incrementaPC|Add0~25\, CPU|incrementaPC|Add0~25, TopLevel, 1
instance = comp, \CPU|incrementaPC|Add0~29\, CPU|incrementaPC|Add0~29, TopLevel, 1
instance = comp, \~GND\, ~GND, TopLevel, 1
instance = comp, \CPU|PC|DOUT[7]\, CPU|PC|DOUT[7], TopLevel, 1
instance = comp, \CPU|incrementaPC|Add0~33\, CPU|incrementaPC|Add0~33, TopLevel, 1
instance = comp, \CPU|PC|DOUT[8]\, CPU|PC|DOUT[8], TopLevel, 1
instance = comp, \DATA_IN[0]~0\, DATA_IN[0]~0, TopLevel, 1
instance = comp, \CPU|PC|DOUT[6]\, CPU|PC|DOUT[6], TopLevel, 1
instance = comp, \ROM|memROM~1\, ROM|memROM~1, TopLevel, 1
instance = comp, \CPU|DESVIO1|Sel~0\, CPU|DESVIO1|Sel~0, TopLevel, 1
instance = comp, \CPU|DESVIO1|Sel[0]\, CPU|DESVIO1|Sel[0], TopLevel, 1
instance = comp, \CPU|PC|DOUT[1]\, CPU|PC|DOUT[1], TopLevel, 1
instance = comp, \CPU|incrementaPC|Add0~9\, CPU|incrementaPC|Add0~9, TopLevel, 1
instance = comp, \ROM|memROM~0\, ROM|memROM~0, TopLevel, 1
instance = comp, \ROM|memROM~9\, ROM|memROM~9, TopLevel, 1
instance = comp, \CPU|PC|DOUT[2]\, CPU|PC|DOUT[2], TopLevel, 1
instance = comp, \CPU|incrementaPC|Add0~13\, CPU|incrementaPC|Add0~13, TopLevel, 1
instance = comp, \CPU|PC|DOUT[3]\, CPU|PC|DOUT[3], TopLevel, 1
instance = comp, \CPU|PC|DOUT[4]\, CPU|PC|DOUT[4], TopLevel, 1
instance = comp, \ROM|memROM~2\, ROM|memROM~2, TopLevel, 1
instance = comp, \ROM|memROM~5\, ROM|memROM~5, TopLevel, 1
instance = comp, \ROM|memROM~8\, ROM|memROM~8, TopLevel, 1
instance = comp, \CPU|PC|DOUT[0]\, CPU|PC|DOUT[0], TopLevel, 1
instance = comp, \CPU|DECODER1|saida~0\, CPU|DECODER1|saida~0, TopLevel, 1
instance = comp, \SW[9]~input\, SW[9]~input, TopLevel, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, TopLevel, 1
instance = comp, \DATA_IN[0]~1\, DATA_IN[0]~1, TopLevel, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, TopLevel, 1
instance = comp, \DATA_IN[0]~2\, DATA_IN[0]~2, TopLevel, 1
instance = comp, \SW[8]~input\, SW[8]~input, TopLevel, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, TopLevel, 1
instance = comp, \DATA_IN[0]~3\, DATA_IN[0]~3, TopLevel, 1
instance = comp, \AND_SW0_7|saida~0\, AND_SW0_7|saida~0, TopLevel, 1
instance = comp, \AND_HEX0|saida~1\, AND_HEX0|saida~1, TopLevel, 1
instance = comp, \SW[0]~input\, SW[0]~input, TopLevel, 1
instance = comp, \FPGA_RESET_N~input\, FPGA_RESET_N~input, TopLevel, 1
instance = comp, \DATA_IN[0]~4\, DATA_IN[0]~4, TopLevel, 1
instance = comp, \DATA_IN[0]~5\, DATA_IN[0]~5, TopLevel, 1
instance = comp, \CPU|ULA1|Add1~34\, CPU|ULA1|Add1~34, TopLevel, 1
instance = comp, \CPU|ULA1|Add1~1\, CPU|ULA1|Add1~1, TopLevel, 1
instance = comp, \CPU|ULA1|saida[0]~0\, CPU|ULA1|saida[0]~0, TopLevel, 1
instance = comp, \CPU|REGA|DOUT[0]\, CPU|REGA|DOUT[0], TopLevel, 1
instance = comp, \AND_HEX0|saida~0\, AND_HEX0|saida~0, TopLevel, 1
instance = comp, \AND_LEDR0_7|saida~0\, AND_LEDR0_7|saida~0, TopLevel, 1
instance = comp, \REG_LEDR0_7|DOUT[0]\, REG_LEDR0_7|DOUT[0], TopLevel, 1
instance = comp, \SW[1]~input\, SW[1]~input, TopLevel, 1
instance = comp, \CPU|MUX1|saida_MUX[1]~0\, CPU|MUX1|saida_MUX[1]~0, TopLevel, 1
instance = comp, \CPU|ULA1|Add1~5\, CPU|ULA1|Add1~5, TopLevel, 1
instance = comp, \CPU|ULA1|saida[1]~1\, CPU|ULA1|saida[1]~1, TopLevel, 1
instance = comp, \CPU|REGA|DOUT[1]\, CPU|REGA|DOUT[1], TopLevel, 1
instance = comp, \REG_LEDR0_7|DOUT[1]\, REG_LEDR0_7|DOUT[1], TopLevel, 1
instance = comp, \SW[2]~input\, SW[2]~input, TopLevel, 1
instance = comp, \CPU|MUX1|saida_MUX[2]~1\, CPU|MUX1|saida_MUX[2]~1, TopLevel, 1
instance = comp, \CPU|ULA1|Add1~9\, CPU|ULA1|Add1~9, TopLevel, 1
instance = comp, \CPU|ULA1|saida[2]~2\, CPU|ULA1|saida[2]~2, TopLevel, 1
instance = comp, \CPU|REGA|DOUT[2]\, CPU|REGA|DOUT[2], TopLevel, 1
instance = comp, \REG_LEDR0_7|DOUT[2]\, REG_LEDR0_7|DOUT[2], TopLevel, 1
instance = comp, \AND_SW0_7|saida~1\, AND_SW0_7|saida~1, TopLevel, 1
instance = comp, \SW[3]~input\, SW[3]~input, TopLevel, 1
instance = comp, \CPU|ULA1|Add1~13\, CPU|ULA1|Add1~13, TopLevel, 1
instance = comp, \CPU|ULA1|saida[3]~3\, CPU|ULA1|saida[3]~3, TopLevel, 1
instance = comp, \CPU|REGA|DOUT[3]\, CPU|REGA|DOUT[3], TopLevel, 1
instance = comp, \REG_LEDR0_7|DOUT[3]\, REG_LEDR0_7|DOUT[3], TopLevel, 1
instance = comp, \SW[4]~input\, SW[4]~input, TopLevel, 1
instance = comp, \CPU|ULA1|Add1~17\, CPU|ULA1|Add1~17, TopLevel, 1
instance = comp, \CPU|ULA1|saida[4]~4\, CPU|ULA1|saida[4]~4, TopLevel, 1
instance = comp, \CPU|REGA|DOUT[4]\, CPU|REGA|DOUT[4], TopLevel, 1
instance = comp, \REG_LEDR0_7|DOUT[4]\, REG_LEDR0_7|DOUT[4], TopLevel, 1
instance = comp, \SW[5]~input\, SW[5]~input, TopLevel, 1
instance = comp, \CPU|ULA1|Add1~21\, CPU|ULA1|Add1~21, TopLevel, 1
instance = comp, \CPU|ULA1|saida[5]~5\, CPU|ULA1|saida[5]~5, TopLevel, 1
instance = comp, \CPU|REGA|DOUT[5]\, CPU|REGA|DOUT[5], TopLevel, 1
instance = comp, \REG_LEDR0_7|DOUT[5]\, REG_LEDR0_7|DOUT[5], TopLevel, 1
instance = comp, \SW[6]~input\, SW[6]~input, TopLevel, 1
instance = comp, \CPU|ULA1|Add1~25\, CPU|ULA1|Add1~25, TopLevel, 1
instance = comp, \CPU|ULA1|saida[6]~6\, CPU|ULA1|saida[6]~6, TopLevel, 1
instance = comp, \CPU|REGA|DOUT[6]\, CPU|REGA|DOUT[6], TopLevel, 1
instance = comp, \REG_LEDR0_7|DOUT[6]\, REG_LEDR0_7|DOUT[6], TopLevel, 1
instance = comp, \SW[7]~input\, SW[7]~input, TopLevel, 1
instance = comp, \CPU|ULA1|Add1~29\, CPU|ULA1|Add1~29, TopLevel, 1
instance = comp, \CPU|ULA1|saida[7]~7\, CPU|ULA1|saida[7]~7, TopLevel, 1
instance = comp, \CPU|REGA|DOUT[7]\, CPU|REGA|DOUT[7], TopLevel, 1
instance = comp, \REG_LEDR0_7|DOUT[7]\, REG_LEDR0_7|DOUT[7], TopLevel, 1
instance = comp, \FLIP_FLOP_LED8|DOUT~0\, FLIP_FLOP_LED8|DOUT~0, TopLevel, 1
instance = comp, \FLIP_FLOP_LED8|DOUT\, FLIP_FLOP_LED8|DOUT, TopLevel, 1
instance = comp, \FLIP_FLOP_LED9|DOUT~0\, FLIP_FLOP_LED9|DOUT~0, TopLevel, 1
instance = comp, \FLIP_FLOP_LED9|DOUT\, FLIP_FLOP_LED9|DOUT, TopLevel, 1
instance = comp, \AND_HEX0|saida~2\, AND_HEX0|saida~2, TopLevel, 1
instance = comp, \REG_HEX0|DOUT[0]\, REG_HEX0|DOUT[0], TopLevel, 1
instance = comp, \REG_HEX0|DOUT[3]\, REG_HEX0|DOUT[3], TopLevel, 1
instance = comp, \REG_HEX0|DOUT[2]\, REG_HEX0|DOUT[2], TopLevel, 1
instance = comp, \REG_HEX0|DOUT[1]\, REG_HEX0|DOUT[1], TopLevel, 1
instance = comp, \DECODER_7SEG_0|rascSaida7seg[0]~0\, DECODER_7SEG_0|rascSaida7seg[0]~0, TopLevel, 1
instance = comp, \DECODER_7SEG_0|rascSaida7seg[1]~1\, DECODER_7SEG_0|rascSaida7seg[1]~1, TopLevel, 1
instance = comp, \DECODER_7SEG_0|rascSaida7seg[2]~2\, DECODER_7SEG_0|rascSaida7seg[2]~2, TopLevel, 1
instance = comp, \DECODER_7SEG_0|rascSaida7seg[3]~3\, DECODER_7SEG_0|rascSaida7seg[3]~3, TopLevel, 1
instance = comp, \DECODER_7SEG_0|rascSaida7seg[4]~4\, DECODER_7SEG_0|rascSaida7seg[4]~4, TopLevel, 1
instance = comp, \DECODER_7SEG_0|rascSaida7seg[5]~5\, DECODER_7SEG_0|rascSaida7seg[5]~5, TopLevel, 1
instance = comp, \DECODER_7SEG_0|rascSaida7seg[6]~6\, DECODER_7SEG_0|rascSaida7seg[6]~6, TopLevel, 1
instance = comp, \AND_HEX1|saida~0\, AND_HEX1|saida~0, TopLevel, 1
instance = comp, \REG_HEX1|DOUT[0]\, REG_HEX1|DOUT[0], TopLevel, 1
instance = comp, \REG_HEX1|DOUT[3]\, REG_HEX1|DOUT[3], TopLevel, 1
instance = comp, \REG_HEX1|DOUT[2]\, REG_HEX1|DOUT[2], TopLevel, 1
instance = comp, \REG_HEX1|DOUT[1]\, REG_HEX1|DOUT[1], TopLevel, 1
instance = comp, \DECODER_7SEG_1|rascSaida7seg[0]~0\, DECODER_7SEG_1|rascSaida7seg[0]~0, TopLevel, 1
instance = comp, \DECODER_7SEG_1|rascSaida7seg[1]~1\, DECODER_7SEG_1|rascSaida7seg[1]~1, TopLevel, 1
instance = comp, \DECODER_7SEG_1|rascSaida7seg[2]~2\, DECODER_7SEG_1|rascSaida7seg[2]~2, TopLevel, 1
instance = comp, \DECODER_7SEG_1|rascSaida7seg[3]~3\, DECODER_7SEG_1|rascSaida7seg[3]~3, TopLevel, 1
instance = comp, \DECODER_7SEG_1|rascSaida7seg[4]~4\, DECODER_7SEG_1|rascSaida7seg[4]~4, TopLevel, 1
instance = comp, \DECODER_7SEG_1|rascSaida7seg[5]~5\, DECODER_7SEG_1|rascSaida7seg[5]~5, TopLevel, 1
instance = comp, \DECODER_7SEG_1|rascSaida7seg[6]~6\, DECODER_7SEG_1|rascSaida7seg[6]~6, TopLevel, 1
instance = comp, \AND_HEX2|saida~0\, AND_HEX2|saida~0, TopLevel, 1
instance = comp, \REG_HEX2|DOUT[0]\, REG_HEX2|DOUT[0], TopLevel, 1
instance = comp, \REG_HEX2|DOUT[3]\, REG_HEX2|DOUT[3], TopLevel, 1
instance = comp, \REG_HEX2|DOUT[2]\, REG_HEX2|DOUT[2], TopLevel, 1
instance = comp, \REG_HEX2|DOUT[1]\, REG_HEX2|DOUT[1], TopLevel, 1
instance = comp, \DECODER_7SEG_2|rascSaida7seg[0]~0\, DECODER_7SEG_2|rascSaida7seg[0]~0, TopLevel, 1
instance = comp, \DECODER_7SEG_2|rascSaida7seg[1]~1\, DECODER_7SEG_2|rascSaida7seg[1]~1, TopLevel, 1
instance = comp, \DECODER_7SEG_2|rascSaida7seg[2]~2\, DECODER_7SEG_2|rascSaida7seg[2]~2, TopLevel, 1
instance = comp, \DECODER_7SEG_2|rascSaida7seg[3]~3\, DECODER_7SEG_2|rascSaida7seg[3]~3, TopLevel, 1
instance = comp, \DECODER_7SEG_2|rascSaida7seg[4]~4\, DECODER_7SEG_2|rascSaida7seg[4]~4, TopLevel, 1
instance = comp, \DECODER_7SEG_2|rascSaida7seg[5]~5\, DECODER_7SEG_2|rascSaida7seg[5]~5, TopLevel, 1
instance = comp, \DECODER_7SEG_2|rascSaida7seg[6]~6\, DECODER_7SEG_2|rascSaida7seg[6]~6, TopLevel, 1
instance = comp, \AND_HEX3|saida~0\, AND_HEX3|saida~0, TopLevel, 1
instance = comp, \REG_HEX3|DOUT[0]\, REG_HEX3|DOUT[0], TopLevel, 1
instance = comp, \REG_HEX3|DOUT[3]\, REG_HEX3|DOUT[3], TopLevel, 1
instance = comp, \REG_HEX3|DOUT[2]\, REG_HEX3|DOUT[2], TopLevel, 1
instance = comp, \REG_HEX3|DOUT[1]\, REG_HEX3|DOUT[1], TopLevel, 1
instance = comp, \DECODER_7SEG_3|rascSaida7seg[0]~0\, DECODER_7SEG_3|rascSaida7seg[0]~0, TopLevel, 1
instance = comp, \DECODER_7SEG_3|rascSaida7seg[1]~1\, DECODER_7SEG_3|rascSaida7seg[1]~1, TopLevel, 1
instance = comp, \DECODER_7SEG_3|rascSaida7seg[2]~2\, DECODER_7SEG_3|rascSaida7seg[2]~2, TopLevel, 1
instance = comp, \DECODER_7SEG_3|rascSaida7seg[3]~3\, DECODER_7SEG_3|rascSaida7seg[3]~3, TopLevel, 1
instance = comp, \DECODER_7SEG_3|rascSaida7seg[4]~4\, DECODER_7SEG_3|rascSaida7seg[4]~4, TopLevel, 1
instance = comp, \DECODER_7SEG_3|rascSaida7seg[5]~5\, DECODER_7SEG_3|rascSaida7seg[5]~5, TopLevel, 1
instance = comp, \DECODER_7SEG_3|rascSaida7seg[6]~6\, DECODER_7SEG_3|rascSaida7seg[6]~6, TopLevel, 1
instance = comp, \AND_HEX0|saida~3\, AND_HEX0|saida~3, TopLevel, 1
instance = comp, \AND_HEX4|saida~0\, AND_HEX4|saida~0, TopLevel, 1
instance = comp, \REG_HEX4|DOUT[0]\, REG_HEX4|DOUT[0], TopLevel, 1
instance = comp, \REG_HEX4|DOUT[3]\, REG_HEX4|DOUT[3], TopLevel, 1
instance = comp, \REG_HEX4|DOUT[2]\, REG_HEX4|DOUT[2], TopLevel, 1
instance = comp, \REG_HEX4|DOUT[1]\, REG_HEX4|DOUT[1], TopLevel, 1
instance = comp, \DECODER_7SEG_4|rascSaida7seg[0]~0\, DECODER_7SEG_4|rascSaida7seg[0]~0, TopLevel, 1
instance = comp, \DECODER_7SEG_4|rascSaida7seg[1]~1\, DECODER_7SEG_4|rascSaida7seg[1]~1, TopLevel, 1
instance = comp, \DECODER_7SEG_4|rascSaida7seg[2]~2\, DECODER_7SEG_4|rascSaida7seg[2]~2, TopLevel, 1
instance = comp, \DECODER_7SEG_4|rascSaida7seg[3]~3\, DECODER_7SEG_4|rascSaida7seg[3]~3, TopLevel, 1
instance = comp, \DECODER_7SEG_4|rascSaida7seg[4]~4\, DECODER_7SEG_4|rascSaida7seg[4]~4, TopLevel, 1
instance = comp, \DECODER_7SEG_4|rascSaida7seg[5]~5\, DECODER_7SEG_4|rascSaida7seg[5]~5, TopLevel, 1
instance = comp, \DECODER_7SEG_4|rascSaida7seg[6]~6\, DECODER_7SEG_4|rascSaida7seg[6]~6, TopLevel, 1
instance = comp, \AND_HEX5|saida\, AND_HEX5|saida, TopLevel, 1
instance = comp, \REG_HEX5|DOUT[0]\, REG_HEX5|DOUT[0], TopLevel, 1
instance = comp, \REG_HEX5|DOUT[3]\, REG_HEX5|DOUT[3], TopLevel, 1
instance = comp, \REG_HEX5|DOUT[2]\, REG_HEX5|DOUT[2], TopLevel, 1
instance = comp, \REG_HEX5|DOUT[1]\, REG_HEX5|DOUT[1], TopLevel, 1
instance = comp, \DECODER_7SEG_5|rascSaida7seg[0]~0\, DECODER_7SEG_5|rascSaida7seg[0]~0, TopLevel, 1
instance = comp, \DECODER_7SEG_5|rascSaida7seg[1]~1\, DECODER_7SEG_5|rascSaida7seg[1]~1, TopLevel, 1
instance = comp, \DECODER_7SEG_5|rascSaida7seg[2]~2\, DECODER_7SEG_5|rascSaida7seg[2]~2, TopLevel, 1
instance = comp, \DECODER_7SEG_5|rascSaida7seg[3]~3\, DECODER_7SEG_5|rascSaida7seg[3]~3, TopLevel, 1
instance = comp, \DECODER_7SEG_5|rascSaida7seg[4]~4\, DECODER_7SEG_5|rascSaida7seg[4]~4, TopLevel, 1
instance = comp, \DECODER_7SEG_5|rascSaida7seg[5]~5\, DECODER_7SEG_5|rascSaida7seg[5]~5, TopLevel, 1
instance = comp, \DECODER_7SEG_5|rascSaida7seg[6]~6\, DECODER_7SEG_5|rascSaida7seg[6]~6, TopLevel, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, TopLevel, 1
