# ğŸ‘‹ Hi, I'm Kobe Kezer (kkezer15)

Welcome to my GitHub!  
I'm a **Mixed-Signal DV Engineer** with over a decade of ASIC lab and simulation experience, specializing in **mixed-signal design verification**.

---

## ğŸ› ï¸ Top Skills

- **SystemVerilog** | **Verilog-AMS**
- **MATLAB** | **C** | **PYTHON**
- Mixed-signal, Digital, and Analog modeling & verification

---

## ğŸ‘¨â€ğŸ’» About Me

- ğŸ”¬ Passionate about building verification environments for mixed-signal designs
- ğŸ’¡ Currently building a portfolio repository to showcase digital, analog, VAMS, SystemVerilog, and C models
- ğŸ¤ Open to collaboration and new opportunities in the mixed-signal and ASIC verification space

---

## ğŸŒ„ Outside the Lab

- ğŸ¥¾ Hiked the entire Appalachian Trail in 2021
- ğŸƒâ€â™‚ï¸ 2x marathon finisher
- ğŸ§—â€â™‚ï¸ Outdoor rock climber

---

## ğŸ“« Connect with Me

[![LinkedIn](https://img.shields.io/badge/LinkedIn-Kobe%20Kezer-blue?logo=linkedin)](https://www.linkedin.com/in/kobe-kezer/)

---

> â€œThe designer has to create code that meets that specification, **whereas your job as the verification engineer is to create scenaraios where the design does not match its description.**â€

---

_Thanks for stopping by! More projects & models coming soon._
