#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr 29 19:38:30 2020
# Process ID: 1096
# Current directory: C:/Users/Shadow/Desktop/FPGA_Audio_Recorder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5928 C:\Users\Shadow\Desktop\FPGA_Audio_Recorder\FPGA_Audio_Recorder.xpr
# Log file: C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/vivado.log
# Journal file: C:/Users/Shadow/Desktop/FPGA_Audio_Recorder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Owner/Desktop/FPGA_Audio_Recorder-master' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 870.113 ; gain = 221.699
set_property top Deserializer [current_fileset]
set_property top Deserializer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Deserializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Deserializer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/sim/memory_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Deserializer_tb_behav xil_defaultlib.Deserializer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Deserializer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Deserializer_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/Deserializer_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/Deserializer_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 29 19:42:35 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 29 19:42:35 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 938.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Deserializer_tb_behav -key {Behavioral:sim_1:Functional:Deserializer_tb} -tclbatch {Deserializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Deserializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 70000ns
$finish called at time : 70 us : File "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Deserializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 944.191 ; gain = 5.684
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 963.246 ; gain = 3.836
set_property top Serializer [current_fileset]
set_property top Serializer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Serializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Serializer_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Serializer_tb_behav xil_defaultlib.Serializer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Serializer_tb_behav xil_defaultlib.Serializer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Serializer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Serializer_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/Serializer_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/Serializer_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 29 19:51:13 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 29 19:51:13 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 963.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Serializer_tb_behav -key {Behavioral:sim_1:Functional:Serializer_tb} -tclbatch {Serializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Serializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 70000ns
$finish called at time : 70 us : File "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Serializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 963.246 ; gain = 0.000
set_property top Timer [current_fileset]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv w ]
add_files -fileset sim_1 C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv
set_property top timer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {1250000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shadow\Desktop\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\Deserializer_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shadow\Desktop\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Timer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shadow\Desktop\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\top_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shadow\Desktop\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\timer_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shadow\Desktop\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\Deserializer_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shadow\Desktop\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Timer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shadow\Desktop\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\top_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shadow\Desktop\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\timer_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shadow\Desktop\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\Deserializer_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shadow\Desktop\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Timer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shadow\Desktop\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\top_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shadow\Desktop\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\timer_tb.sv:]
set_property -name {xsim.simulate.runtime} -value {260000ns} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1154.520 ; gain = 0.809
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'timer_done' is driven by invalid combination of procedural drivers [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv:3]
WARNING: [VRFC 10-2921] 'timer_done' driven by this always_ff block should not be driven by any other process [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv:8]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'timer_done' is driven by invalid combination of procedural drivers [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv:3]
WARNING: [VRFC 10-2921] 'timer_done' driven by this always_ff block should not be driven by any other process [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv:8]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.timer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot timer_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/timer_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/timer_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 29 21:04:39 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 29 21:04:39 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1223.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "timer_tb_behav -key {Behavioral:sim_1:Functional:timer_tb} -tclbatch {timer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source timer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 260000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'timer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 260000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1223.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.timer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot timer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "timer_tb_behav -key {Behavioral:sim_1:Functional:timer_tb} -tclbatch {timer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source timer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 260000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'timer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 260000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.timer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot timer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "timer_tb_behav -key {Behavioral:sim_1:Functional:timer_tb} -tclbatch {timer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source timer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 260000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'timer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 260000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1223.609 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {26000000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "timer_tb_behav -key {Behavioral:sim_1:Functional:timer_tb} -tclbatch {timer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source timer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 26000000ns
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1223.609 ; gain = 0.000
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1223.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'timer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 26000000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1223.609 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {2600000ns} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "timer_tb_behav -key {Behavioral:sim_1:Functional:timer_tb} -tclbatch {timer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source timer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 2600000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'timer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2600000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.timer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot timer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "timer_tb_behav -key {Behavioral:sim_1:Functional:timer_tb} -tclbatch {timer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source timer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 2600000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'timer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2600000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {1251000ns} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'enable' is driven by invalid combination of procedural drivers [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv:25]
WARNING: [VRFC 10-2921] 'enable' driven by this always_comb block should not be driven by any other process [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'enable' is driven by invalid combination of procedural drivers [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv:25]
WARNING: [VRFC 10-2921] 'enable' driven by this always_comb block should not be driven by any other process [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'enable' is driven by invalid combination of procedural drivers [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv:25]
WARNING: [VRFC 10-2921] 'enable' driven by this always_comb block should not be driven by any other process [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.timer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot timer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "timer_tb_behav -key {Behavioral:sim_1:Functional:timer_tb} -tclbatch {timer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source timer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1251000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'timer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1251000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
