<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="clocktest.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clkDivider.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="clkDivider.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="clkDivider.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="clkDivider.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clkDivider_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ledflash.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ledflash.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ledflash.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ledflash.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ledflash.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ledflash.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ledflash.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ledflash.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ledflash.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ledflash.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ledflash.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ledflash.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ledflash.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ledflash.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ledflash.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ledflash.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ledflash.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ledflash.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ledflash.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ledflash.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ledflash.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ledflash.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ledflash.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ledflash_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ledflash_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ledflash_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ledflash_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ledflash_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ledflash_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ledflash_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ledflash_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ledflash_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ledflash_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ledflash_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ledflash_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ledflash_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ledflash_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ledflash_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ledflash_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ledflash_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ledflash_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1349803705" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1349803705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349803705" xil_pn:in_ck="-8034130344903614516" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1349803705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clkDivider.v"/>
      <outfile xil_pn:name="ledflash.v"/>
    </transform>
    <transform xil_pn:end_ts="1349803705" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="93270295514006010" xil_pn:start_ts="1349803705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349803705" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4214021455322629308" xil_pn:start_ts="1349803705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349803705" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5994594743362866202" xil_pn:start_ts="1349803705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349803705" xil_pn:in_ck="-8034130344903614516" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1349803705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clkDivider.v"/>
      <outfile xil_pn:name="ledflash.v"/>
    </transform>
    <transform xil_pn:end_ts="1349803710" xil_pn:in_ck="-8034130344903614516" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1573919633503353835" xil_pn:start_ts="1349803705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ledflash_beh.prj"/>
      <outfile xil_pn:name="ledflash_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1349803710" xil_pn:in_ck="5399954802780592226" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6886257566445047816" xil_pn:start_ts="1349803710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ledflash_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1349803602" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1349803602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349803602" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1963527582115817156" xil_pn:start_ts="1349803602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349803602" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5994594743362866202" xil_pn:start_ts="1349803602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349803602" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1349803602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349803602" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="93270295514006010" xil_pn:start_ts="1349803602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349803602" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1349803602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349803602" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4051376628286041872" xil_pn:start_ts="1349803602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349803612" xil_pn:in_ck="-8034130344903614516" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7053045368354255737" xil_pn:start_ts="1349803602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ledflash.lso"/>
      <outfile xil_pn:name="ledflash.ngc"/>
      <outfile xil_pn:name="ledflash.ngr"/>
      <outfile xil_pn:name="ledflash.prj"/>
      <outfile xil_pn:name="ledflash.stx"/>
      <outfile xil_pn:name="ledflash.syr"/>
      <outfile xil_pn:name="ledflash.xst"/>
      <outfile xil_pn:name="ledflash_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1349800612" xil_pn:in_ck="5618026315803385839" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893878038898597" xil_pn:start_ts="1349800612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1349799796" xil_pn:in_ck="8622317585309100056" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2752185756716437417" xil_pn:start_ts="1349799791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ledflash.bld"/>
      <outfile xil_pn:name="ledflash.ngd"/>
      <outfile xil_pn:name="ledflash_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1349799802" xil_pn:in_ck="-8156536973447466599" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1349799796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ledflash.pcf"/>
      <outfile xil_pn:name="ledflash_map.map"/>
      <outfile xil_pn:name="ledflash_map.mrp"/>
      <outfile xil_pn:name="ledflash_map.ncd"/>
      <outfile xil_pn:name="ledflash_map.ngm"/>
      <outfile xil_pn:name="ledflash_map.xrpt"/>
      <outfile xil_pn:name="ledflash_summary.xml"/>
      <outfile xil_pn:name="ledflash_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1349799816" xil_pn:in_ck="5988945843174356146" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1349799802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ledflash.ncd"/>
      <outfile xil_pn:name="ledflash.pad"/>
      <outfile xil_pn:name="ledflash.par"/>
      <outfile xil_pn:name="ledflash.ptwx"/>
      <outfile xil_pn:name="ledflash.unroutes"/>
      <outfile xil_pn:name="ledflash.xpi"/>
      <outfile xil_pn:name="ledflash_pad.csv"/>
      <outfile xil_pn:name="ledflash_pad.txt"/>
      <outfile xil_pn:name="ledflash_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1349799834" xil_pn:in_ck="5618026315803378214" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1349799816">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ledflash.bgn"/>
      <outfile xil_pn:name="ledflash.bit"/>
      <outfile xil_pn:name="ledflash.drc"/>
      <outfile xil_pn:name="ledflash.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1349799816" xil_pn:in_ck="-6957024062726862059" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1349799811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ledflash.twr"/>
      <outfile xil_pn:name="ledflash.twx"/>
    </transform>
  </transforms>

</generated_project>
