// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _calc_pt_hw_HH_
#define _calc_pt_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "rinvToPt.h"
#include "calc_pt_hw_dmul_6dEe.h"
#include "calc_pt_hw_sitodpeOg.h"
#include "calc_pt_hw_mul_mufYi.h"

namespace ap_rtl {

struct calc_pt_hw : public sc_module {
    // Port declarations 9
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<15> > hwRinv_V;
    sc_out< sc_lv<14> > outPt_V;
    sc_out< sc_logic > outPt_V_ap_vld;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const0;


    // Module declarations
    calc_pt_hw(sc_module_name name);
    SC_HAS_PROCESS(calc_pt_hw);

    ~calc_pt_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    rinvToPt* grp_rinvToPt_fu_97;
    calc_pt_hw_dmul_6dEe<1,10,64,64,64>* calc_pt_hw_dmul_6dEe_U4;
    calc_pt_hw_sitodpeOg<1,6,32,64>* calc_pt_hw_sitodpeOg_U5;
    calc_pt_hw_mul_mufYi<1,3,13,14,27>* calc_pt_hw_mul_mufYi_U6;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_lv<15> > absInvRinv_V_1_fu_126_p3;
    sc_signal< sc_lv<15> > absInvRinv_V_1_reg_453;
    sc_signal< sc_lv<64> > grp_fu_109_p1;
    sc_signal< sc_lv<64> > tmp_s_reg_463;
    sc_signal< sc_lv<64> > grp_fu_104_p2;
    sc_signal< sc_lv<64> > v_assign_reg_468;
    sc_signal< sc_lv<1> > isneg_reg_473;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter18_isneg_reg_473;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter19_isneg_reg_473;
    sc_signal< sc_lv<52> > tmp_20_fu_167_p1;
    sc_signal< sc_lv<52> > tmp_20_reg_479;
    sc_signal< sc_lv<1> > tmp_5_fu_171_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_484;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter18_tmp_5_reg_484;
    sc_signal< sc_lv<12> > F2_fu_177_p2;
    sc_signal< sc_lv<12> > F2_reg_490;
    sc_signal< sc_lv<54> > man_V_2_fu_200_p3;
    sc_signal< sc_lv<54> > man_V_2_reg_498;
    sc_signal< sc_lv<1> > tmp_7_fu_207_p2;
    sc_signal< sc_lv<1> > tmp_7_reg_503;
    sc_signal< sc_lv<12> > sh_amt_fu_222_p3;
    sc_signal< sc_lv<12> > sh_amt_reg_508;
    sc_signal< sc_lv<1> > tmp_1_fu_230_p2;
    sc_signal< sc_lv<1> > tmp_1_reg_514;
    sc_signal< sc_lv<24> > tmp_22_fu_235_p1;
    sc_signal< sc_lv<24> > tmp_22_reg_519;
    sc_signal< sc_lv<24> > ap_pipeline_reg_pp0_iter19_tmp_22_reg_519;
    sc_signal< sc_lv<1> > tmp_6_fu_239_p2;
    sc_signal< sc_lv<1> > tmp_6_reg_525;
    sc_signal< sc_lv<1> > sel_tmp6_demorgan_fu_245_p2;
    sc_signal< sc_lv<1> > sel_tmp6_demorgan_reg_531;
    sc_signal< sc_lv<1> > sel_tmp7_fu_256_p2;
    sc_signal< sc_lv<1> > sel_tmp7_reg_536;
    sc_signal< sc_lv<32> > sh_amt_cast_fu_262_p1;
    sc_signal< sc_lv<32> > sh_amt_cast_reg_542;
    sc_signal< sc_lv<1> > sel_tmp5_fu_318_p2;
    sc_signal< sc_lv<1> > sel_tmp5_reg_547;
    sc_signal< sc_lv<1> > or_cond_fu_323_p2;
    sc_signal< sc_lv<1> > or_cond_reg_552;
    sc_signal< sc_lv<24> > newSel1_fu_329_p3;
    sc_signal< sc_lv<24> > newSel1_reg_557;
    sc_signal< sc_lv<1> > or_cond2_fu_342_p2;
    sc_signal< sc_lv<1> > or_cond2_reg_562;
    sc_signal< sc_lv<14> > grp_rinvToPt_fu_97_ap_return;
    sc_signal< sc_lv<14> > absPt_V_reg_567;
    sc_signal< sc_lv<27> > grp_fu_444_p2;
    sc_signal< sc_lv<27> > r_V_reg_577;
    sc_signal< sc_lv<14> > ret_V_reg_582;
    sc_signal< sc_lv<10> > tmp_27_fu_400_p1;
    sc_signal< sc_lv<10> > tmp_27_reg_587;
    sc_signal< sc_lv<14> > tmp_18_reg_592;
    sc_signal< sc_logic > grp_rinvToPt_fu_97_ap_start;
    sc_signal< sc_logic > grp_rinvToPt_fu_97_ap_done;
    sc_signal< sc_logic > grp_rinvToPt_fu_97_ap_idle;
    sc_signal< sc_logic > grp_rinvToPt_fu_97_ap_ready;
    sc_signal< sc_lv<24> > grp_rinvToPt_fu_97_data_V_read;
    sc_signal< sc_logic > ap_reg_grp_rinvToPt_fu_97_ap_start;
    sc_signal< sc_lv<32> > grp_fu_109_p0;
    sc_signal< sc_lv<1> > tmp_fu_112_p3;
    sc_signal< sc_lv<15> > absInvRinv_V_fu_120_p2;
    sc_signal< sc_lv<64> > ireg_V_fu_138_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_153_p4;
    sc_signal< sc_lv<63> > tmp_16_fu_141_p1;
    sc_signal< sc_lv<12> > tmp_3_fu_163_p1;
    sc_signal< sc_lv<53> > tmp_4_fu_183_p3;
    sc_signal< sc_lv<54> > p_Result_s_fu_190_p1;
    sc_signal< sc_lv<54> > man_V_1_fu_194_p2;
    sc_signal< sc_lv<12> > tmp_8_fu_212_p2;
    sc_signal< sc_lv<12> > tmp_9_fu_217_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_250_p2;
    sc_signal< sc_lv<54> > tmp_11_fu_270_p1;
    sc_signal< sc_lv<54> > tmp_12_fu_274_p2;
    sc_signal< sc_lv<1> > sel_tmp1_fu_283_p2;
    sc_signal< sc_lv<1> > sel_tmp14_demorgan_fu_297_p2;
    sc_signal< sc_lv<1> > tmp_10_fu_265_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_301_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_313_p2;
    sc_signal< sc_lv<1> > sel_tmp3_fu_307_p2;
    sc_signal< sc_lv<1> > sel_tmp8_fu_293_p2;
    sc_signal< sc_lv<24> > tmp_24_fu_279_p1;
    sc_signal< sc_lv<1> > sel_tmp2_fu_288_p2;
    sc_signal< sc_lv<1> > or_cond1_fu_336_p2;
    sc_signal< sc_lv<32> > tmp_14_fu_355_p1;
    sc_signal< sc_lv<32> > tmp_15_fu_358_p2;
    sc_signal< sc_lv<24> > p_1_fu_348_p3;
    sc_signal< sc_lv<24> > tmp_25_fu_363_p1;
    sc_signal< sc_lv<24> > newSel_fu_367_p3;
    sc_signal< sc_lv<24> > newSel2_fu_374_p3;
    sc_signal< sc_lv<1> > tmp_17_fu_419_p2;
    sc_signal< sc_lv<14> > ret_V_1_fu_424_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_412_p3;
    sc_signal< sc_lv<14> > tmp_19_fu_429_p3;
    sc_signal< sc_lv<13> > grp_fu_444_p0;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_pipeline_idle_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<64> ap_const_lv64_3EB52E8BE9B8ACE4;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<15> ap_const_lv15_4000;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<12> ap_const_lv12_16;
    static const sc_lv<12> ap_const_lv12_FEA;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<12> ap_const_lv12_18;
    static const sc_lv<24> ap_const_lv24_FFFFFF;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<27> ap_const_lv27_AF7;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_177_p2();
    void thread_absInvRinv_V_1_fu_126_p3();
    void thread_absInvRinv_V_fu_120_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_done();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_pipeline_idle_pp0();
    void thread_ap_ready();
    void thread_exp_tmp_V_fu_153_p4();
    void thread_grp_fu_109_p0();
    void thread_grp_fu_444_p0();
    void thread_grp_rinvToPt_fu_97_ap_start();
    void thread_grp_rinvToPt_fu_97_data_V_read();
    void thread_ireg_V_fu_138_p1();
    void thread_man_V_1_fu_194_p2();
    void thread_man_V_2_fu_200_p3();
    void thread_newSel1_fu_329_p3();
    void thread_newSel2_fu_374_p3();
    void thread_newSel_fu_367_p3();
    void thread_or_cond1_fu_336_p2();
    void thread_or_cond2_fu_342_p2();
    void thread_or_cond_fu_323_p2();
    void thread_outPt_V();
    void thread_outPt_V_ap_vld();
    void thread_p_1_fu_348_p3();
    void thread_p_Result_s_fu_190_p1();
    void thread_ret_V_1_fu_424_p2();
    void thread_sel_tmp14_demorgan_fu_297_p2();
    void thread_sel_tmp1_fu_283_p2();
    void thread_sel_tmp2_fu_288_p2();
    void thread_sel_tmp3_fu_307_p2();
    void thread_sel_tmp4_fu_313_p2();
    void thread_sel_tmp5_fu_318_p2();
    void thread_sel_tmp6_demorgan_fu_245_p2();
    void thread_sel_tmp6_fu_250_p2();
    void thread_sel_tmp7_fu_256_p2();
    void thread_sel_tmp8_fu_293_p2();
    void thread_sel_tmp_fu_301_p2();
    void thread_sh_amt_cast_fu_262_p1();
    void thread_sh_amt_fu_222_p3();
    void thread_tmp_10_fu_265_p2();
    void thread_tmp_11_fu_270_p1();
    void thread_tmp_12_fu_274_p2();
    void thread_tmp_14_fu_355_p1();
    void thread_tmp_15_fu_358_p2();
    void thread_tmp_16_fu_141_p1();
    void thread_tmp_17_fu_419_p2();
    void thread_tmp_19_fu_429_p3();
    void thread_tmp_1_fu_230_p2();
    void thread_tmp_20_fu_167_p1();
    void thread_tmp_22_fu_235_p1();
    void thread_tmp_24_fu_279_p1();
    void thread_tmp_25_fu_363_p1();
    void thread_tmp_26_fu_412_p3();
    void thread_tmp_27_fu_400_p1();
    void thread_tmp_3_fu_163_p1();
    void thread_tmp_4_fu_183_p3();
    void thread_tmp_5_fu_171_p2();
    void thread_tmp_6_fu_239_p2();
    void thread_tmp_7_fu_207_p2();
    void thread_tmp_8_fu_212_p2();
    void thread_tmp_9_fu_217_p2();
    void thread_tmp_fu_112_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
