<stg><name>standard</name>


<trans_list>

<trans id="97" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="64">
<![CDATA[
bb0:3 %empty = alloca i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb0:4 %src_V_read = read i16 @_ssdm_op_Read.axis.volatile.i16P, i16 %src_V

]]></Node>
<StgValue><ssdm name="src_V_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb0:5 %store_ln145 = store i16 %src_V_read, i16 %empty

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="21" op_0_bw="16">
<![CDATA[
bb0:8 %zext_ln695_1 = zext i16 %src_V_read

]]></Node>
<StgValue><ssdm name="zext_ln695_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb0:29 %mul_ln1349_2 = mul i21 %zext_ln695_1, i21

]]></Node>
<StgValue><ssdm name="mul_ln1349_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="20" op_0_bw="16">
<![CDATA[
bb0:9 %zext_ln695_2 = zext i16 %src_V_read

]]></Node>
<StgValue><ssdm name="zext_ln695_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="19" op_0_bw="16">
<![CDATA[
bb0:10 %zext_ln695_3 = zext i16 %src_V_read

]]></Node>
<StgValue><ssdm name="zext_ln695_3"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="4" lat="4">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb0:17 %mul_ln1349 = mul i19 %zext_ln695_3, i19

]]></Node>
<StgValue><ssdm name="mul_ln1349"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="4" lat="4">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
bb0:23 %mul_ln1349_1 = mul i20 %zext_ln695_2, i20

]]></Node>
<StgValue><ssdm name="mul_ln1349_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb0:29 %mul_ln1349_2 = mul i21 %zext_ln695_1, i21

]]></Node>
<StgValue><ssdm name="mul_ln1349_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="22" op_0_bw="16">
<![CDATA[
bb0:7 %zext_ln695 = zext i16 %src_V_read

]]></Node>
<StgValue><ssdm name="zext_ln695"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="3" lat="4">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb0:17 %mul_ln1349 = mul i19 %zext_ln695_3, i19

]]></Node>
<StgValue><ssdm name="mul_ln1349"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="3" lat="4">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
bb0:23 %mul_ln1349_1 = mul i20 %zext_ln695_2, i20

]]></Node>
<StgValue><ssdm name="mul_ln1349_1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb0:29 %mul_ln1349_2 = mul i21 %zext_ln695_1, i21

]]></Node>
<StgValue><ssdm name="mul_ln1349_2"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb0:34 %mul_ln1349_3 = mul i22 %zext_ln695, i22

]]></Node>
<StgValue><ssdm name="mul_ln1349_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="2" lat="4">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb0:17 %mul_ln1349 = mul i19 %zext_ln695_3, i19

]]></Node>
<StgValue><ssdm name="mul_ln1349"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="2" lat="4">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
bb0:23 %mul_ln1349_1 = mul i20 %zext_ln695_2, i20

]]></Node>
<StgValue><ssdm name="mul_ln1349_1"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb0:29 %mul_ln1349_2 = mul i21 %zext_ln695_1, i21

]]></Node>
<StgValue><ssdm name="mul_ln1349_2"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
bb0:30 %specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln1349_2, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specfucore_ln695"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb0:34 %mul_ln1349_3 = mul i22 %zext_ln695, i22

]]></Node>
<StgValue><ssdm name="mul_ln1349_3"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
bb0:38 %specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln1349_2, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specfucore_ln695"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="30" st_id="5" stage="1" lat="4">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb0:17 %mul_ln1349 = mul i19 %zext_ln695_3, i19

]]></Node>
<StgValue><ssdm name="mul_ln1349"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
bb0:18 %specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln1349, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specfucore_ln695"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="4">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
bb0:23 %mul_ln1349_1 = mul i20 %zext_ln695_2, i20

]]></Node>
<StgValue><ssdm name="mul_ln1349_1"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
bb0:24 %specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln1349_1, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specfucore_ln695"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="22" op_0_bw="21">
<![CDATA[
bb0:31 %zext_ln18_4 = zext i21 %mul_ln1349_2

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb0:34 %mul_ln1349_3 = mul i22 %zext_ln695, i22

]]></Node>
<StgValue><ssdm name="mul_ln1349_3"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
bb0:35 %specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln1349_3, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specfucore_ln695"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
bb0:41 %specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln1349_1, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specfucore_ln695"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
bb0:44 %specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln1349, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specfucore_ln695"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb0:50 %add_ln695_1 = add i22 %mul_ln1349_3, i22 %zext_ln18_4

]]></Node>
<StgValue><ssdm name="add_ln695_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
bb0:13 %shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %src_V_read, i2

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="19" op_0_bw="18">
<![CDATA[
bb0:14 %zext_ln17 = zext i18 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="20" op_0_bw="18">
<![CDATA[
bb0:15 %zext_ln17_1 = zext i18 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="21" op_0_bw="19">
<![CDATA[
bb0:19 %zext_ln18 = zext i19 %mul_ln1349

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="20" op_0_bw="19">
<![CDATA[
bb0:20 %zext_ln18_1 = zext i19 %mul_ln1349

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="21" op_0_bw="20">
<![CDATA[
bb0:25 %zext_ln18_2 = zext i20 %mul_ln1349_1

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
bb0:48 %add_ln695 = add i20 %zext_ln18_1, i20 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="add_ln695"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb0:50 %add_ln695_1 = add i22 %mul_ln1349_3, i22 %zext_ln18_4

]]></Node>
<StgValue><ssdm name="add_ln695_1"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb0:54 %add_ln695_4 = add i21 %zext_ln18, i21 %zext_ln18_2

]]></Node>
<StgValue><ssdm name="add_ln695_4"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
bb0:57 %shl_ln1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %src_V_read, i1

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="19" op_0_bw="17">
<![CDATA[
bb0:58 %zext_ln695_7 = zext i17 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln695_7"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb0:59 %add_ln695_6 = add i19 %zext_ln17, i19 %zext_ln695_7

]]></Node>
<StgValue><ssdm name="add_ln695_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="23" op_0_bw="20">
<![CDATA[
bb0:26 %zext_ln18_3 = zext i20 %mul_ln1349_1

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="23" op_0_bw="22">
<![CDATA[
bb0:51 %zext_ln695_5 = zext i22 %add_ln695_1

]]></Node>
<StgValue><ssdm name="zext_ln695_5"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb0:52 %add_ln695_2 = add i23 %zext_ln18_3, i23 %zext_ln695_5

]]></Node>
<StgValue><ssdm name="add_ln695_2"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="22" op_0_bw="21">
<![CDATA[
bb0:55 %zext_ln695_6 = zext i21 %add_ln695_4

]]></Node>
<StgValue><ssdm name="zext_ln695_6"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb0:56 %add_ln695_5 = add i22 %zext_ln18_4, i22 %zext_ln695_6

]]></Node>
<StgValue><ssdm name="add_ln695_5"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="22" op_0_bw="19">
<![CDATA[
bb0:60 %zext_ln695_8 = zext i19 %add_ln695_6

]]></Node>
<StgValue><ssdm name="zext_ln695_8"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb0:61 %add_ln695_7 = add i22 %add_ln695_5, i22 %zext_ln695_8

]]></Node>
<StgValue><ssdm name="add_ln695_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb0:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_V, void @empty_0, i32, i32, void @empty_1, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb0:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %src_V, void @empty_0, i32, i32, void @empty_1, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb0:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_6, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bb0:6 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
bb0:11 %specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i16 %empty, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specfucore_ln695"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bb0:12 %rend_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend_0"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bb0:16 %rbegin_2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin_2"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bb0:21 %rend_2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_2

]]></Node>
<StgValue><ssdm name="rend_2"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bb0:22 %rbegin_3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin_3"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bb0:27 %rend_3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_3

]]></Node>
<StgValue><ssdm name="rend_3"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bb0:28 %rbegin_4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin_4"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bb0:32 %rend_4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_4

]]></Node>
<StgValue><ssdm name="rend_4"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bb0:33 %rbegin_5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin_5"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bb0:36 %rend_5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_5

]]></Node>
<StgValue><ssdm name="rend_5"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bb0:37 %rbegin_6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin_6"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bb0:39 %rend_6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_6

]]></Node>
<StgValue><ssdm name="rend_6"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bb0:40 %rbegin_7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin_7"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bb0:42 %rend_7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_7

]]></Node>
<StgValue><ssdm name="rend_7"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bb0:43 %rbegin_8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin_8"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bb0:45 %rend_8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_8

]]></Node>
<StgValue><ssdm name="rend_8"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bb0:46 %rbegin_s = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin_s"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
bb0:47 %specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i16 %empty, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specfucore_ln695"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="23" op_0_bw="20">
<![CDATA[
bb0:49 %zext_ln695_4 = zext i20 %add_ln695

]]></Node>
<StgValue><ssdm name="zext_ln695_4"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb0:53 %add_ln695_3 = add i23 %zext_ln695_4, i23 %add_ln695_2

]]></Node>
<StgValue><ssdm name="add_ln695_3"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="23" op_0_bw="22">
<![CDATA[
bb0:62 %zext_ln695_9 = zext i22 %add_ln695_7

]]></Node>
<StgValue><ssdm name="zext_ln695_9"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb0:63 %add_ln695_8 = add i23 %add_ln695_3, i23 %zext_ln695_9

]]></Node>
<StgValue><ssdm name="add_ln695_8"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bb0:64 %rend_10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_s

]]></Node>
<StgValue><ssdm name="rend_10"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="23">
<![CDATA[
bb0:65 %zext_ln167 = zext i23 %add_ln695_8

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:66 %write_ln167 = write void @_ssdm_op_Write.axis.volatile.i64P, i64 %dst_V, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0">
<![CDATA[
bb0:67 %ret_ln21 = ret

]]></Node>
<StgValue><ssdm name="ret_ln21"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
