
10.1_PWR_STOP_MODE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047f8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08004988  08004988  00005988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a88  08004a88  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  08004a88  08004a88  00005a88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004a90  08004a90  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a90  08004a90  00005a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004a94  08004a94  00005a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004a98  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  20000068  08004b00  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000284  08004b00  00006284  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e8b9  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021b7  00000000  00000000  00014951  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c58  00000000  00000000  00016b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000096a  00000000  00000000  00017760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000277c9  00000000  00000000  000180ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ecae  00000000  00000000  0003f893  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000efca0  00000000  00000000  0004e541  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013e1e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000394c  00000000  00000000  0013e224  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  00141b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004970 	.word	0x08004970

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08004970 	.word	0x08004970

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <HAL_RTCEx_WakeUpTimerEventCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b084      	sub	sp, #16
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
	SystemClock_Config ();
 8000578:	f000 f892 	bl	80006a0 <SystemClock_Config>
	HAL_ResumeTick();
 800057c:	f000 fc2a 	bl	8000dd4 <HAL_ResumeTick>
	char *str = "WAKEUP FROM RTC\n NOW GOING IN STOP MODE AGAIN\n\n";
 8000580:	4b08      	ldr	r3, [pc, #32]	@ (80005a4 <HAL_RTCEx_WakeUpTimerEventCallback+0x34>)
 8000582:	60fb      	str	r3, [r7, #12]
	HAL_UART_Transmit(&huart2, (uint8_t *) str, strlen (str), HAL_MAX_DELAY);
 8000584:	68f8      	ldr	r0, [r7, #12]
 8000586:	f7ff fe23 	bl	80001d0 <strlen>
 800058a:	4603      	mov	r3, r0
 800058c:	b29a      	uxth	r2, r3
 800058e:	f04f 33ff 	mov.w	r3, #4294967295
 8000592:	68f9      	ldr	r1, [r7, #12]
 8000594:	4804      	ldr	r0, [pc, #16]	@ (80005a8 <HAL_RTCEx_WakeUpTimerEventCallback+0x38>)
 8000596:	f002 fd63 	bl	8003060 <HAL_UART_Transmit>

}
 800059a:	bf00      	nop
 800059c:	3710      	adds	r7, #16
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	08004988 	.word	0x08004988
 80005a8:	200000a8 	.word	0x200000a8

080005ac <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_13)
 80005b6:	88fb      	ldrh	r3, [r7, #6]
 80005b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80005bc:	d112      	bne.n	80005e4 <HAL_GPIO_EXTI_Callback+0x38>
  {
	  SystemClock_Config ();
 80005be:	f000 f86f 	bl	80006a0 <SystemClock_Config>
	  HAL_ResumeTick();
 80005c2:	f000 fc07 	bl	8000dd4 <HAL_ResumeTick>
	  char *str = "WAKEUP FROM EXTII\n\n";
 80005c6:	4b09      	ldr	r3, [pc, #36]	@ (80005ec <HAL_GPIO_EXTI_Callback+0x40>)
 80005c8:	60fb      	str	r3, [r7, #12]
	  HAL_UART_Transmit(&huart2, (uint8_t *) str, strlen (str), HAL_MAX_DELAY);
 80005ca:	68f8      	ldr	r0, [r7, #12]
 80005cc:	f7ff fe00 	bl	80001d0 <strlen>
 80005d0:	4603      	mov	r3, r0
 80005d2:	b29a      	uxth	r2, r3
 80005d4:	f04f 33ff 	mov.w	r3, #4294967295
 80005d8:	68f9      	ldr	r1, [r7, #12]
 80005da:	4805      	ldr	r0, [pc, #20]	@ (80005f0 <HAL_GPIO_EXTI_Callback+0x44>)
 80005dc:	f002 fd40 	bl	8003060 <HAL_UART_Transmit>
	  HAL_PWR_DisableSleepOnExit();
 80005e0:	f000 ff36 	bl	8001450 <HAL_PWR_DisableSleepOnExit>
  }
}
 80005e4:	bf00      	nop
 80005e6:	3710      	adds	r7, #16
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	080049b8 	.word	0x080049b8
 80005f0:	200000a8 	.word	0x200000a8

080005f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005fa:	f000 fb3b 	bl	8000c74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fe:	f000 f84f 	bl	80006a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000602:	f000 f8f9 	bl	80007f8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000606:	f000 f8c7 	bl	8000798 <MX_USART2_UART_Init>
  MX_RTC_Init();
 800060a:	f000 f89d 	bl	8000748 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  for(int i = 0; i < 20; i++){
 800060e:	2300      	movs	r3, #0
 8000610:	607b      	str	r3, [r7, #4]
 8000612:	e00a      	b.n	800062a <main+0x36>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000614:	2120      	movs	r1, #32
 8000616:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800061a:	f000 febf 	bl	800139c <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 800061e:	20c8      	movs	r0, #200	@ 0xc8
 8000620:	f000 fba4 	bl	8000d6c <HAL_Delay>
  for(int i = 0; i < 20; i++){
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	3301      	adds	r3, #1
 8000628:	607b      	str	r3, [r7, #4]
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	2b13      	cmp	r3, #19
 800062e:	ddf1      	ble.n	8000614 <main+0x20>
  }

  printf("GO INTO THE STOP MODE\n\r");
 8000630:	4818      	ldr	r0, [pc, #96]	@ (8000694 <main+0xa0>)
 8000632:	f003 fb2f 	bl	8003c94 <iprintf>
		 To configure the wake up timer to 5s the WakeUpCounter is set to 0xA017:
		 RTC_WAKEUPCLOCK_RTCCLK_DIV = RTCCLK_Div16 = 16
		 Wake-up Time Base = 16 /(32KHz) = 0.0005 seconds
		 ==> WakeUpCounter = ~5s/0.0005s = 10000 = 0x2710 */

  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0x2710,RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK) {
 8000636:	2200      	movs	r2, #0
 8000638:	f242 7110 	movw	r1, #10000	@ 0x2710
 800063c:	4816      	ldr	r0, [pc, #88]	@ (8000698 <main+0xa4>)
 800063e:	f002 fba9 	bl	8002d94 <HAL_RTCEx_SetWakeUpTimer_IT>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <main+0x58>
			Error_Handler();
 8000648:	f000 f938 	bl	80008bc <Error_Handler>
		}

  /** SUSPEND THE SYSTICK FOR THE STOP MODE**/
  HAL_SuspendTick();
 800064c:	f000 fbb2 	bl	8000db4 <HAL_SuspendTick>

  HAL_PWR_EnableSleepOnExit();
 8000650:	f000 feee 	bl	8001430 <HAL_PWR_EnableSleepOnExit>

  /** ENTER THE STOP MODE**/
  HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8000654:	2101      	movs	r1, #1
 8000656:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800065a:	f000 fed1 	bl	8001400 <HAL_PWR_EnterSTOPMode>


  /**## WAKE-UP FROM STOP MODE ##**/


  HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 800065e:	480e      	ldr	r0, [pc, #56]	@ (8000698 <main+0xa4>)
 8000660:	f002 fc2c 	bl	8002ebc <HAL_RTCEx_DeactivateWakeUpTimer>

  for (int i=0; i<10; i++)
 8000664:	2300      	movs	r3, #0
 8000666:	603b      	str	r3, [r7, #0]
 8000668:	e00b      	b.n	8000682 <main+0x8e>
    {
    	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800066a:	2120      	movs	r1, #32
 800066c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000670:	f000 fe94 	bl	800139c <HAL_GPIO_TogglePin>
    	  HAL_Delay(1000);
 8000674:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000678:	f000 fb78 	bl	8000d6c <HAL_Delay>
  for (int i=0; i<10; i++)
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	3301      	adds	r3, #1
 8000680:	603b      	str	r3, [r7, #0]
 8000682:	683b      	ldr	r3, [r7, #0]
 8000684:	2b09      	cmp	r3, #9
 8000686:	ddf0      	ble.n	800066a <main+0x76>
    }

  printf("WAKE-UP FROM STOP MODE IN MAIN LOOP\n\r");
 8000688:	4804      	ldr	r0, [pc, #16]	@ (800069c <main+0xa8>)
 800068a:	f003 fb03 	bl	8003c94 <iprintf>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800068e:	bf00      	nop
 8000690:	e7fd      	b.n	800068e <main+0x9a>
 8000692:	bf00      	nop
 8000694:	080049cc 	.word	0x080049cc
 8000698:	20000084 	.word	0x20000084
 800069c:	080049e4 	.word	0x080049e4

080006a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b096      	sub	sp, #88	@ 0x58
 80006a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a6:	f107 0314 	add.w	r3, r7, #20
 80006aa:	2244      	movs	r2, #68	@ 0x44
 80006ac:	2100      	movs	r1, #0
 80006ae:	4618      	mov	r0, r3
 80006b0:	f003 fb45 	bl	8003d3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b4:	463b      	mov	r3, r7
 80006b6:	2200      	movs	r2, #0
 80006b8:	601a      	str	r2, [r3, #0]
 80006ba:	605a      	str	r2, [r3, #4]
 80006bc:	609a      	str	r2, [r3, #8]
 80006be:	60da      	str	r2, [r3, #12]
 80006c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006c2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80006c6:	f000 fee1 	bl	800148c <HAL_PWREx_ControlVoltageScaling>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006d0:	f000 f8f4 	bl	80008bc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80006d4:	230a      	movs	r3, #10
 80006d6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006dc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006de:	2310      	movs	r3, #16
 80006e0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006e2:	2301      	movs	r3, #1
 80006e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e6:	2302      	movs	r3, #2
 80006e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ea:	2302      	movs	r3, #2
 80006ec:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006ee:	2301      	movs	r3, #1
 80006f0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80006f2:	230a      	movs	r3, #10
 80006f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006f6:	2307      	movs	r3, #7
 80006f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006fa:	2302      	movs	r3, #2
 80006fc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006fe:	2302      	movs	r3, #2
 8000700:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000702:	f107 0314 	add.w	r3, r7, #20
 8000706:	4618      	mov	r0, r3
 8000708:	f000 ff6c 	bl	80015e4 <HAL_RCC_OscConfig>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000712:	f000 f8d3 	bl	80008bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000716:	230f      	movs	r3, #15
 8000718:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800071a:	2303      	movs	r3, #3
 800071c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071e:	2300      	movs	r3, #0
 8000720:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000722:	2300      	movs	r3, #0
 8000724:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000726:	2300      	movs	r3, #0
 8000728:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800072a:	463b      	mov	r3, r7
 800072c:	2104      	movs	r1, #4
 800072e:	4618      	mov	r0, r3
 8000730:	f001 fb34 	bl	8001d9c <HAL_RCC_ClockConfig>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800073a:	f000 f8bf 	bl	80008bc <Error_Handler>
  }
}
 800073e:	bf00      	nop
 8000740:	3758      	adds	r7, #88	@ 0x58
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
	...

08000748 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800074c:	4b10      	ldr	r3, [pc, #64]	@ (8000790 <MX_RTC_Init+0x48>)
 800074e:	4a11      	ldr	r2, [pc, #68]	@ (8000794 <MX_RTC_Init+0x4c>)
 8000750:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000752:	4b0f      	ldr	r3, [pc, #60]	@ (8000790 <MX_RTC_Init+0x48>)
 8000754:	2200      	movs	r2, #0
 8000756:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000758:	4b0d      	ldr	r3, [pc, #52]	@ (8000790 <MX_RTC_Init+0x48>)
 800075a:	227f      	movs	r2, #127	@ 0x7f
 800075c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800075e:	4b0c      	ldr	r3, [pc, #48]	@ (8000790 <MX_RTC_Init+0x48>)
 8000760:	22ff      	movs	r2, #255	@ 0xff
 8000762:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000764:	4b0a      	ldr	r3, [pc, #40]	@ (8000790 <MX_RTC_Init+0x48>)
 8000766:	2200      	movs	r2, #0
 8000768:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800076a:	4b09      	ldr	r3, [pc, #36]	@ (8000790 <MX_RTC_Init+0x48>)
 800076c:	2200      	movs	r2, #0
 800076e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000770:	4b07      	ldr	r3, [pc, #28]	@ (8000790 <MX_RTC_Init+0x48>)
 8000772:	2200      	movs	r2, #0
 8000774:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000776:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <MX_RTC_Init+0x48>)
 8000778:	2200      	movs	r2, #0
 800077a:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800077c:	4804      	ldr	r0, [pc, #16]	@ (8000790 <MX_RTC_Init+0x48>)
 800077e:	f002 f9eb 	bl	8002b58 <HAL_RTC_Init>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8000788:	f000 f898 	bl	80008bc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800078c:	bf00      	nop
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20000084 	.word	0x20000084
 8000794:	40002800 	.word	0x40002800

08000798 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800079c:	4b14      	ldr	r3, [pc, #80]	@ (80007f0 <MX_USART2_UART_Init+0x58>)
 800079e:	4a15      	ldr	r2, [pc, #84]	@ (80007f4 <MX_USART2_UART_Init+0x5c>)
 80007a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007a2:	4b13      	ldr	r3, [pc, #76]	@ (80007f0 <MX_USART2_UART_Init+0x58>)
 80007a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007aa:	4b11      	ldr	r3, [pc, #68]	@ (80007f0 <MX_USART2_UART_Init+0x58>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007b0:	4b0f      	ldr	r3, [pc, #60]	@ (80007f0 <MX_USART2_UART_Init+0x58>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007b6:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <MX_USART2_UART_Init+0x58>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007bc:	4b0c      	ldr	r3, [pc, #48]	@ (80007f0 <MX_USART2_UART_Init+0x58>)
 80007be:	220c      	movs	r2, #12
 80007c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007c2:	4b0b      	ldr	r3, [pc, #44]	@ (80007f0 <MX_USART2_UART_Init+0x58>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007c8:	4b09      	ldr	r3, [pc, #36]	@ (80007f0 <MX_USART2_UART_Init+0x58>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007ce:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <MX_USART2_UART_Init+0x58>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007d4:	4b06      	ldr	r3, [pc, #24]	@ (80007f0 <MX_USART2_UART_Init+0x58>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007da:	4805      	ldr	r0, [pc, #20]	@ (80007f0 <MX_USART2_UART_Init+0x58>)
 80007dc:	f002 fbf2 	bl	8002fc4 <HAL_UART_Init>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007e6:	f000 f869 	bl	80008bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007ea:	bf00      	nop
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	200000a8 	.word	0x200000a8
 80007f4:	40004400 	.word	0x40004400

080007f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b088      	sub	sp, #32
 80007fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fe:	f107 030c 	add.w	r3, r7, #12
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	609a      	str	r2, [r3, #8]
 800080a:	60da      	str	r2, [r3, #12]
 800080c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800080e:	4b29      	ldr	r3, [pc, #164]	@ (80008b4 <MX_GPIO_Init+0xbc>)
 8000810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000812:	4a28      	ldr	r2, [pc, #160]	@ (80008b4 <MX_GPIO_Init+0xbc>)
 8000814:	f043 0304 	orr.w	r3, r3, #4
 8000818:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800081a:	4b26      	ldr	r3, [pc, #152]	@ (80008b4 <MX_GPIO_Init+0xbc>)
 800081c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081e:	f003 0304 	and.w	r3, r3, #4
 8000822:	60bb      	str	r3, [r7, #8]
 8000824:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000826:	4b23      	ldr	r3, [pc, #140]	@ (80008b4 <MX_GPIO_Init+0xbc>)
 8000828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082a:	4a22      	ldr	r2, [pc, #136]	@ (80008b4 <MX_GPIO_Init+0xbc>)
 800082c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000830:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000832:	4b20      	ldr	r3, [pc, #128]	@ (80008b4 <MX_GPIO_Init+0xbc>)
 8000834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800083a:	607b      	str	r3, [r7, #4]
 800083c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083e:	4b1d      	ldr	r3, [pc, #116]	@ (80008b4 <MX_GPIO_Init+0xbc>)
 8000840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000842:	4a1c      	ldr	r2, [pc, #112]	@ (80008b4 <MX_GPIO_Init+0xbc>)
 8000844:	f043 0301 	orr.w	r3, r3, #1
 8000848:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800084a:	4b1a      	ldr	r3, [pc, #104]	@ (80008b4 <MX_GPIO_Init+0xbc>)
 800084c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084e:	f003 0301 	and.w	r3, r3, #1
 8000852:	603b      	str	r3, [r7, #0]
 8000854:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BSP_LED_GPIO_Port, BSP_LED_Pin, GPIO_PIN_RESET);
 8000856:	2200      	movs	r2, #0
 8000858:	2120      	movs	r1, #32
 800085a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800085e:	f000 fd85 	bl	800136c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BSP_BUTTON_Pin */
  GPIO_InitStruct.Pin = BSP_BUTTON_Pin;
 8000862:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000866:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000868:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800086c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086e:	2300      	movs	r3, #0
 8000870:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BSP_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000872:	f107 030c 	add.w	r3, r7, #12
 8000876:	4619      	mov	r1, r3
 8000878:	480f      	ldr	r0, [pc, #60]	@ (80008b8 <MX_GPIO_Init+0xc0>)
 800087a:	f000 fbcd 	bl	8001018 <HAL_GPIO_Init>

  /*Configure GPIO pin : BSP_LED_Pin */
  GPIO_InitStruct.Pin = BSP_LED_Pin;
 800087e:	2320      	movs	r3, #32
 8000880:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000882:	2301      	movs	r3, #1
 8000884:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000886:	2300      	movs	r3, #0
 8000888:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088a:	2300      	movs	r3, #0
 800088c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BSP_LED_GPIO_Port, &GPIO_InitStruct);
 800088e:	f107 030c 	add.w	r3, r7, #12
 8000892:	4619      	mov	r1, r3
 8000894:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000898:	f000 fbbe 	bl	8001018 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800089c:	2200      	movs	r2, #0
 800089e:	2100      	movs	r1, #0
 80008a0:	2028      	movs	r0, #40	@ 0x28
 80008a2:	f000 fb82 	bl	8000faa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008a6:	2028      	movs	r0, #40	@ 0x28
 80008a8:	f000 fb9b 	bl	8000fe2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008ac:	bf00      	nop
 80008ae:	3720      	adds	r7, #32
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	40021000 	.word	0x40021000
 80008b8:	48000800 	.word	0x48000800

080008bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c0:	b672      	cpsid	i
}
 80008c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008c4:	bf00      	nop
 80008c6:	e7fd      	b.n	80008c4 <Error_Handler+0x8>

080008c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ce:	4b0f      	ldr	r3, [pc, #60]	@ (800090c <HAL_MspInit+0x44>)
 80008d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008d2:	4a0e      	ldr	r2, [pc, #56]	@ (800090c <HAL_MspInit+0x44>)
 80008d4:	f043 0301 	orr.w	r3, r3, #1
 80008d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80008da:	4b0c      	ldr	r3, [pc, #48]	@ (800090c <HAL_MspInit+0x44>)
 80008dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008de:	f003 0301 	and.w	r3, r3, #1
 80008e2:	607b      	str	r3, [r7, #4]
 80008e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e6:	4b09      	ldr	r3, [pc, #36]	@ (800090c <HAL_MspInit+0x44>)
 80008e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008ea:	4a08      	ldr	r2, [pc, #32]	@ (800090c <HAL_MspInit+0x44>)
 80008ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80008f2:	4b06      	ldr	r3, [pc, #24]	@ (800090c <HAL_MspInit+0x44>)
 80008f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008fa:	603b      	str	r3, [r7, #0]
 80008fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008fe:	bf00      	nop
 8000900:	370c      	adds	r7, #12
 8000902:	46bd      	mov	sp, r7
 8000904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop
 800090c:	40021000 	.word	0x40021000

08000910 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b0a4      	sub	sp, #144	@ 0x90
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000918:	f107 0308 	add.w	r3, r7, #8
 800091c:	2288      	movs	r2, #136	@ 0x88
 800091e:	2100      	movs	r1, #0
 8000920:	4618      	mov	r0, r3
 8000922:	f003 fa0c 	bl	8003d3e <memset>
  if(hrtc->Instance==RTC)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4a14      	ldr	r2, [pc, #80]	@ (800097c <HAL_RTC_MspInit+0x6c>)
 800092c:	4293      	cmp	r3, r2
 800092e:	d120      	bne.n	8000972 <HAL_RTC_MspInit+0x62>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000930:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000934:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000936:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800093a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800093e:	f107 0308 	add.w	r3, r7, #8
 8000942:	4618      	mov	r0, r3
 8000944:	f001 fc4c 	bl	80021e0 <HAL_RCCEx_PeriphCLKConfig>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800094e:	f7ff ffb5 	bl	80008bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000952:	4b0b      	ldr	r3, [pc, #44]	@ (8000980 <HAL_RTC_MspInit+0x70>)
 8000954:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000958:	4a09      	ldr	r2, [pc, #36]	@ (8000980 <HAL_RTC_MspInit+0x70>)
 800095a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800095e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8000962:	2200      	movs	r2, #0
 8000964:	2100      	movs	r1, #0
 8000966:	2003      	movs	r0, #3
 8000968:	f000 fb1f 	bl	8000faa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 800096c:	2003      	movs	r0, #3
 800096e:	f000 fb38 	bl	8000fe2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000972:	bf00      	nop
 8000974:	3790      	adds	r7, #144	@ 0x90
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	40002800 	.word	0x40002800
 8000980:	40021000 	.word	0x40021000

08000984 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b0ac      	sub	sp, #176	@ 0xb0
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
 8000994:	605a      	str	r2, [r3, #4]
 8000996:	609a      	str	r2, [r3, #8]
 8000998:	60da      	str	r2, [r3, #12]
 800099a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800099c:	f107 0314 	add.w	r3, r7, #20
 80009a0:	2288      	movs	r2, #136	@ 0x88
 80009a2:	2100      	movs	r1, #0
 80009a4:	4618      	mov	r0, r3
 80009a6:	f003 f9ca 	bl	8003d3e <memset>
  if(huart->Instance==USART2)
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4a21      	ldr	r2, [pc, #132]	@ (8000a34 <HAL_UART_MspInit+0xb0>)
 80009b0:	4293      	cmp	r3, r2
 80009b2:	d13b      	bne.n	8000a2c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80009b4:	2302      	movs	r3, #2
 80009b6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80009b8:	2300      	movs	r3, #0
 80009ba:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009bc:	f107 0314 	add.w	r3, r7, #20
 80009c0:	4618      	mov	r0, r3
 80009c2:	f001 fc0d 	bl	80021e0 <HAL_RCCEx_PeriphCLKConfig>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80009cc:	f7ff ff76 	bl	80008bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009d0:	4b19      	ldr	r3, [pc, #100]	@ (8000a38 <HAL_UART_MspInit+0xb4>)
 80009d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009d4:	4a18      	ldr	r2, [pc, #96]	@ (8000a38 <HAL_UART_MspInit+0xb4>)
 80009d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009da:	6593      	str	r3, [r2, #88]	@ 0x58
 80009dc:	4b16      	ldr	r3, [pc, #88]	@ (8000a38 <HAL_UART_MspInit+0xb4>)
 80009de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009e4:	613b      	str	r3, [r7, #16]
 80009e6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e8:	4b13      	ldr	r3, [pc, #76]	@ (8000a38 <HAL_UART_MspInit+0xb4>)
 80009ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ec:	4a12      	ldr	r2, [pc, #72]	@ (8000a38 <HAL_UART_MspInit+0xb4>)
 80009ee:	f043 0301 	orr.w	r3, r3, #1
 80009f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009f4:	4b10      	ldr	r3, [pc, #64]	@ (8000a38 <HAL_UART_MspInit+0xb4>)
 80009f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009f8:	f003 0301 	and.w	r3, r3, #1
 80009fc:	60fb      	str	r3, [r7, #12]
 80009fe:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a00:	230c      	movs	r3, #12
 8000a02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a06:	2302      	movs	r3, #2
 8000a08:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a12:	2303      	movs	r3, #3
 8000a14:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a18:	2307      	movs	r3, #7
 8000a1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a1e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a22:	4619      	mov	r1, r3
 8000a24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a28:	f000 faf6 	bl	8001018 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a2c:	bf00      	nop
 8000a2e:	37b0      	adds	r7, #176	@ 0xb0
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	40004400 	.word	0x40004400
 8000a38:	40021000 	.word	0x40021000

08000a3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a40:	bf00      	nop
 8000a42:	e7fd      	b.n	8000a40 <NMI_Handler+0x4>

08000a44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a48:	bf00      	nop
 8000a4a:	e7fd      	b.n	8000a48 <HardFault_Handler+0x4>

08000a4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a50:	bf00      	nop
 8000a52:	e7fd      	b.n	8000a50 <MemManage_Handler+0x4>

08000a54 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a58:	bf00      	nop
 8000a5a:	e7fd      	b.n	8000a58 <BusFault_Handler+0x4>

08000a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a60:	bf00      	nop
 8000a62:	e7fd      	b.n	8000a60 <UsageFault_Handler+0x4>

08000a64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a76:	bf00      	nop
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr

08000a8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a8e:	b580      	push	{r7, lr}
 8000a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a92:	f000 f94b 	bl	8000d2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}
	...

08000a9c <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8000aa0:	4802      	ldr	r0, [pc, #8]	@ (8000aac <RTC_WKUP_IRQHandler+0x10>)
 8000aa2:	f002 fa69 	bl	8002f78 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8000aa6:	bf00      	nop
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	20000084 	.word	0x20000084

08000ab0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BSP_BUTTON_Pin);
 8000ab4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000ab8:	f000 fc8a 	bl	80013d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000abc:	bf00      	nop
 8000abe:	bd80      	pop	{r7, pc}

08000ac0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b086      	sub	sp, #24
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	60f8      	str	r0, [r7, #12]
 8000ac8:	60b9      	str	r1, [r7, #8]
 8000aca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000acc:	2300      	movs	r3, #0
 8000ace:	617b      	str	r3, [r7, #20]
 8000ad0:	e00a      	b.n	8000ae8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ad2:	f3af 8000 	nop.w
 8000ad6:	4601      	mov	r1, r0
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	1c5a      	adds	r2, r3, #1
 8000adc:	60ba      	str	r2, [r7, #8]
 8000ade:	b2ca      	uxtb	r2, r1
 8000ae0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	617b      	str	r3, [r7, #20]
 8000ae8:	697a      	ldr	r2, [r7, #20]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	dbf0      	blt.n	8000ad2 <_read+0x12>
  }

  return len;
 8000af0:	687b      	ldr	r3, [r7, #4]
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3718      	adds	r7, #24
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
	...

08000afc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b084      	sub	sp, #16
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	60f8      	str	r0, [r7, #12]
 8000b04:	60b9      	str	r1, [r7, #8]
 8000b06:	607a      	str	r2, [r7, #4]
//
//  for (DataIdx = 0; DataIdx < len; DataIdx++)
//  {
//    __io_putchar(*ptr++);
//  }
	HAL_UART_Transmit(&huart2, (const unsigned char *)ptr, len, 1000);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	b29a      	uxth	r2, r3
 8000b0c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b10:	68b9      	ldr	r1, [r7, #8]
 8000b12:	4804      	ldr	r0, [pc, #16]	@ (8000b24 <_write+0x28>)
 8000b14:	f002 faa4 	bl	8003060 <HAL_UART_Transmit>
  return len;
 8000b18:	687b      	ldr	r3, [r7, #4]
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3710      	adds	r7, #16
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	200000a8 	.word	0x200000a8

08000b28 <_close>:

int _close(int file)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	370c      	adds	r7, #12
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr

08000b40 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b50:	605a      	str	r2, [r3, #4]
  return 0;
 8000b52:	2300      	movs	r3, #0
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	370c      	adds	r7, #12
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <_isatty>:

int _isatty(int file)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b68:	2301      	movs	r3, #1
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	370c      	adds	r7, #12
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr

08000b76 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b76:	b480      	push	{r7}
 8000b78:	b085      	sub	sp, #20
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	60f8      	str	r0, [r7, #12]
 8000b7e:	60b9      	str	r1, [r7, #8]
 8000b80:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b82:	2300      	movs	r3, #0
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	3714      	adds	r7, #20
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr

08000b90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b086      	sub	sp, #24
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b98:	4a14      	ldr	r2, [pc, #80]	@ (8000bec <_sbrk+0x5c>)
 8000b9a:	4b15      	ldr	r3, [pc, #84]	@ (8000bf0 <_sbrk+0x60>)
 8000b9c:	1ad3      	subs	r3, r2, r3
 8000b9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ba4:	4b13      	ldr	r3, [pc, #76]	@ (8000bf4 <_sbrk+0x64>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d102      	bne.n	8000bb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bac:	4b11      	ldr	r3, [pc, #68]	@ (8000bf4 <_sbrk+0x64>)
 8000bae:	4a12      	ldr	r2, [pc, #72]	@ (8000bf8 <_sbrk+0x68>)
 8000bb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bb2:	4b10      	ldr	r3, [pc, #64]	@ (8000bf4 <_sbrk+0x64>)
 8000bb4:	681a      	ldr	r2, [r3, #0]
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	4413      	add	r3, r2
 8000bba:	693a      	ldr	r2, [r7, #16]
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	d207      	bcs.n	8000bd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bc0:	f003 f90c 	bl	8003ddc <__errno>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	220c      	movs	r2, #12
 8000bc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bca:	f04f 33ff 	mov.w	r3, #4294967295
 8000bce:	e009      	b.n	8000be4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bd0:	4b08      	ldr	r3, [pc, #32]	@ (8000bf4 <_sbrk+0x64>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bd6:	4b07      	ldr	r3, [pc, #28]	@ (8000bf4 <_sbrk+0x64>)
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	4413      	add	r3, r2
 8000bde:	4a05      	ldr	r2, [pc, #20]	@ (8000bf4 <_sbrk+0x64>)
 8000be0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000be2:	68fb      	ldr	r3, [r7, #12]
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3718      	adds	r7, #24
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	20018000 	.word	0x20018000
 8000bf0:	00000400 	.word	0x00000400
 8000bf4:	20000130 	.word	0x20000130
 8000bf8:	20000288 	.word	0x20000288

08000bfc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c00:	4b06      	ldr	r3, [pc, #24]	@ (8000c1c <SystemInit+0x20>)
 8000c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c06:	4a05      	ldr	r2, [pc, #20]	@ (8000c1c <SystemInit+0x20>)
 8000c08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000c10:	bf00      	nop
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	e000ed00 	.word	0xe000ed00

08000c20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c20:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c58 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c24:	f7ff ffea 	bl	8000bfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c28:	480c      	ldr	r0, [pc, #48]	@ (8000c5c <LoopForever+0x6>)
  ldr r1, =_edata
 8000c2a:	490d      	ldr	r1, [pc, #52]	@ (8000c60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000c64 <LoopForever+0xe>)
  movs r3, #0
 8000c2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c30:	e002      	b.n	8000c38 <LoopCopyDataInit>

08000c32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c36:	3304      	adds	r3, #4

08000c38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c3c:	d3f9      	bcc.n	8000c32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c40:	4c0a      	ldr	r4, [pc, #40]	@ (8000c6c <LoopForever+0x16>)
  movs r3, #0
 8000c42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c44:	e001      	b.n	8000c4a <LoopFillZerobss>

08000c46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c48:	3204      	adds	r2, #4

08000c4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c4c:	d3fb      	bcc.n	8000c46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c4e:	f003 f8cb 	bl	8003de8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c52:	f7ff fccf 	bl	80005f4 <main>

08000c56 <LoopForever>:

LoopForever:
    b LoopForever
 8000c56:	e7fe      	b.n	8000c56 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c58:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c60:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000c64:	08004a98 	.word	0x08004a98
  ldr r2, =_sbss
 8000c68:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000c6c:	20000284 	.word	0x20000284

08000c70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c70:	e7fe      	b.n	8000c70 <ADC1_2_IRQHandler>
	...

08000c74 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb0 <HAL_Init+0x3c>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4a0b      	ldr	r2, [pc, #44]	@ (8000cb0 <HAL_Init+0x3c>)
 8000c84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c88:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c8a:	2003      	movs	r0, #3
 8000c8c:	f000 f982 	bl	8000f94 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c90:	2000      	movs	r0, #0
 8000c92:	f000 f80f 	bl	8000cb4 <HAL_InitTick>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d002      	beq.n	8000ca2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	71fb      	strb	r3, [r7, #7]
 8000ca0:	e001      	b.n	8000ca6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ca2:	f7ff fe11 	bl	80008c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ca6:	79fb      	ldrb	r3, [r7, #7]
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	40022000 	.word	0x40022000

08000cb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b084      	sub	sp, #16
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000cc0:	4b17      	ldr	r3, [pc, #92]	@ (8000d20 <HAL_InitTick+0x6c>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d023      	beq.n	8000d10 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000cc8:	4b16      	ldr	r3, [pc, #88]	@ (8000d24 <HAL_InitTick+0x70>)
 8000cca:	681a      	ldr	r2, [r3, #0]
 8000ccc:	4b14      	ldr	r3, [pc, #80]	@ (8000d20 <HAL_InitTick+0x6c>)
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f000 f98d 	bl	8000ffe <HAL_SYSTICK_Config>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d10f      	bne.n	8000d0a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	2b0f      	cmp	r3, #15
 8000cee:	d809      	bhi.n	8000d04 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	6879      	ldr	r1, [r7, #4]
 8000cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cf8:	f000 f957 	bl	8000faa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cfc:	4a0a      	ldr	r2, [pc, #40]	@ (8000d28 <HAL_InitTick+0x74>)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	6013      	str	r3, [r2, #0]
 8000d02:	e007      	b.n	8000d14 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000d04:	2301      	movs	r3, #1
 8000d06:	73fb      	strb	r3, [r7, #15]
 8000d08:	e004      	b.n	8000d14 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	73fb      	strb	r3, [r7, #15]
 8000d0e:	e001      	b.n	8000d14 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d10:	2301      	movs	r3, #1
 8000d12:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d14:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	3710      	adds	r7, #16
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000008 	.word	0x20000008
 8000d24:	20000000 	.word	0x20000000
 8000d28:	20000004 	.word	0x20000004

08000d2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d30:	4b06      	ldr	r3, [pc, #24]	@ (8000d4c <HAL_IncTick+0x20>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	461a      	mov	r2, r3
 8000d36:	4b06      	ldr	r3, [pc, #24]	@ (8000d50 <HAL_IncTick+0x24>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4413      	add	r3, r2
 8000d3c:	4a04      	ldr	r2, [pc, #16]	@ (8000d50 <HAL_IncTick+0x24>)
 8000d3e:	6013      	str	r3, [r2, #0]
}
 8000d40:	bf00      	nop
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	20000008 	.word	0x20000008
 8000d50:	20000134 	.word	0x20000134

08000d54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  return uwTick;
 8000d58:	4b03      	ldr	r3, [pc, #12]	@ (8000d68 <HAL_GetTick+0x14>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	20000134 	.word	0x20000134

08000d6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b084      	sub	sp, #16
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d74:	f7ff ffee 	bl	8000d54 <HAL_GetTick>
 8000d78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d84:	d005      	beq.n	8000d92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000d86:	4b0a      	ldr	r3, [pc, #40]	@ (8000db0 <HAL_Delay+0x44>)
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	4413      	add	r3, r2
 8000d90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d92:	bf00      	nop
 8000d94:	f7ff ffde 	bl	8000d54 <HAL_GetTick>
 8000d98:	4602      	mov	r2, r0
 8000d9a:	68bb      	ldr	r3, [r7, #8]
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	68fa      	ldr	r2, [r7, #12]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	d8f7      	bhi.n	8000d94 <HAL_Delay+0x28>
  {
  }
}
 8000da4:	bf00      	nop
 8000da6:	bf00      	nop
 8000da8:	3710      	adds	r7, #16
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	20000008 	.word	0x20000008

08000db4 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8000db8:	4b05      	ldr	r3, [pc, #20]	@ (8000dd0 <HAL_SuspendTick+0x1c>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a04      	ldr	r2, [pc, #16]	@ (8000dd0 <HAL_SuspendTick+0x1c>)
 8000dbe:	f023 0302 	bic.w	r3, r3, #2
 8000dc2:	6013      	str	r3, [r2, #0]
}
 8000dc4:	bf00      	nop
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	e000e010 	.word	0xe000e010

08000dd4 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8000dd8:	4b05      	ldr	r3, [pc, #20]	@ (8000df0 <HAL_ResumeTick+0x1c>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a04      	ldr	r2, [pc, #16]	@ (8000df0 <HAL_ResumeTick+0x1c>)
 8000dde:	f043 0302 	orr.w	r3, r3, #2
 8000de2:	6013      	str	r3, [r2, #0]
}
 8000de4:	bf00      	nop
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	e000e010 	.word	0xe000e010

08000df4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b085      	sub	sp, #20
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	f003 0307 	and.w	r3, r3, #7
 8000e02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e04:	4b0c      	ldr	r3, [pc, #48]	@ (8000e38 <__NVIC_SetPriorityGrouping+0x44>)
 8000e06:	68db      	ldr	r3, [r3, #12]
 8000e08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e0a:	68ba      	ldr	r2, [r7, #8]
 8000e0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e10:	4013      	ands	r3, r2
 8000e12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e1c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e26:	4a04      	ldr	r2, [pc, #16]	@ (8000e38 <__NVIC_SetPriorityGrouping+0x44>)
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	60d3      	str	r3, [r2, #12]
}
 8000e2c:	bf00      	nop
 8000e2e:	3714      	adds	r7, #20
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	e000ed00 	.word	0xe000ed00

08000e3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e40:	4b04      	ldr	r3, [pc, #16]	@ (8000e54 <__NVIC_GetPriorityGrouping+0x18>)
 8000e42:	68db      	ldr	r3, [r3, #12]
 8000e44:	0a1b      	lsrs	r3, r3, #8
 8000e46:	f003 0307 	and.w	r3, r3, #7
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr
 8000e54:	e000ed00 	.word	0xe000ed00

08000e58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	db0b      	blt.n	8000e82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e6a:	79fb      	ldrb	r3, [r7, #7]
 8000e6c:	f003 021f 	and.w	r2, r3, #31
 8000e70:	4907      	ldr	r1, [pc, #28]	@ (8000e90 <__NVIC_EnableIRQ+0x38>)
 8000e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e76:	095b      	lsrs	r3, r3, #5
 8000e78:	2001      	movs	r0, #1
 8000e7a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e82:	bf00      	nop
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	e000e100 	.word	0xe000e100

08000e94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	6039      	str	r1, [r7, #0]
 8000e9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	db0a      	blt.n	8000ebe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	b2da      	uxtb	r2, r3
 8000eac:	490c      	ldr	r1, [pc, #48]	@ (8000ee0 <__NVIC_SetPriority+0x4c>)
 8000eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb2:	0112      	lsls	r2, r2, #4
 8000eb4:	b2d2      	uxtb	r2, r2
 8000eb6:	440b      	add	r3, r1
 8000eb8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ebc:	e00a      	b.n	8000ed4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	b2da      	uxtb	r2, r3
 8000ec2:	4908      	ldr	r1, [pc, #32]	@ (8000ee4 <__NVIC_SetPriority+0x50>)
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	f003 030f 	and.w	r3, r3, #15
 8000eca:	3b04      	subs	r3, #4
 8000ecc:	0112      	lsls	r2, r2, #4
 8000ece:	b2d2      	uxtb	r2, r2
 8000ed0:	440b      	add	r3, r1
 8000ed2:	761a      	strb	r2, [r3, #24]
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	e000e100 	.word	0xe000e100
 8000ee4:	e000ed00 	.word	0xe000ed00

08000ee8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b089      	sub	sp, #36	@ 0x24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	f003 0307 	and.w	r3, r3, #7
 8000efa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000efc:	69fb      	ldr	r3, [r7, #28]
 8000efe:	f1c3 0307 	rsb	r3, r3, #7
 8000f02:	2b04      	cmp	r3, #4
 8000f04:	bf28      	it	cs
 8000f06:	2304      	movcs	r3, #4
 8000f08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	3304      	adds	r3, #4
 8000f0e:	2b06      	cmp	r3, #6
 8000f10:	d902      	bls.n	8000f18 <NVIC_EncodePriority+0x30>
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	3b03      	subs	r3, #3
 8000f16:	e000      	b.n	8000f1a <NVIC_EncodePriority+0x32>
 8000f18:	2300      	movs	r3, #0
 8000f1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f20:	69bb      	ldr	r3, [r7, #24]
 8000f22:	fa02 f303 	lsl.w	r3, r2, r3
 8000f26:	43da      	mvns	r2, r3
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	401a      	ands	r2, r3
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f30:	f04f 31ff 	mov.w	r1, #4294967295
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	fa01 f303 	lsl.w	r3, r1, r3
 8000f3a:	43d9      	mvns	r1, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f40:	4313      	orrs	r3, r2
         );
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3724      	adds	r7, #36	@ 0x24
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
	...

08000f50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	3b01      	subs	r3, #1
 8000f5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f60:	d301      	bcc.n	8000f66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f62:	2301      	movs	r3, #1
 8000f64:	e00f      	b.n	8000f86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f66:	4a0a      	ldr	r2, [pc, #40]	@ (8000f90 <SysTick_Config+0x40>)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	3b01      	subs	r3, #1
 8000f6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f6e:	210f      	movs	r1, #15
 8000f70:	f04f 30ff 	mov.w	r0, #4294967295
 8000f74:	f7ff ff8e 	bl	8000e94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f78:	4b05      	ldr	r3, [pc, #20]	@ (8000f90 <SysTick_Config+0x40>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f7e:	4b04      	ldr	r3, [pc, #16]	@ (8000f90 <SysTick_Config+0x40>)
 8000f80:	2207      	movs	r2, #7
 8000f82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f84:	2300      	movs	r3, #0
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	e000e010 	.word	0xe000e010

08000f94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f7ff ff29 	bl	8000df4 <__NVIC_SetPriorityGrouping>
}
 8000fa2:	bf00      	nop
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}

08000faa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000faa:	b580      	push	{r7, lr}
 8000fac:	b086      	sub	sp, #24
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	60b9      	str	r1, [r7, #8]
 8000fb4:	607a      	str	r2, [r7, #4]
 8000fb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000fbc:	f7ff ff3e 	bl	8000e3c <__NVIC_GetPriorityGrouping>
 8000fc0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	68b9      	ldr	r1, [r7, #8]
 8000fc6:	6978      	ldr	r0, [r7, #20]
 8000fc8:	f7ff ff8e 	bl	8000ee8 <NVIC_EncodePriority>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fd2:	4611      	mov	r1, r2
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff ff5d 	bl	8000e94 <__NVIC_SetPriority>
}
 8000fda:	bf00      	nop
 8000fdc:	3718      	adds	r7, #24
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}

08000fe2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b082      	sub	sp, #8
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	4603      	mov	r3, r0
 8000fea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff ff31 	bl	8000e58 <__NVIC_EnableIRQ>
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b082      	sub	sp, #8
 8001002:	af00      	add	r7, sp, #0
 8001004:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f7ff ffa2 	bl	8000f50 <SysTick_Config>
 800100c:	4603      	mov	r3, r0
}
 800100e:	4618      	mov	r0, r3
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001018:	b480      	push	{r7}
 800101a:	b087      	sub	sp, #28
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001022:	2300      	movs	r3, #0
 8001024:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001026:	e17f      	b.n	8001328 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	2101      	movs	r1, #1
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	fa01 f303 	lsl.w	r3, r1, r3
 8001034:	4013      	ands	r3, r2
 8001036:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	2b00      	cmp	r3, #0
 800103c:	f000 8171 	beq.w	8001322 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f003 0303 	and.w	r3, r3, #3
 8001048:	2b01      	cmp	r3, #1
 800104a:	d005      	beq.n	8001058 <HAL_GPIO_Init+0x40>
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f003 0303 	and.w	r3, r3, #3
 8001054:	2b02      	cmp	r3, #2
 8001056:	d130      	bne.n	80010ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	689b      	ldr	r3, [r3, #8]
 800105c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	2203      	movs	r2, #3
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	43db      	mvns	r3, r3
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	4013      	ands	r3, r2
 800106e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	68da      	ldr	r2, [r3, #12]
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	4313      	orrs	r3, r2
 8001080:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	693a      	ldr	r2, [r7, #16]
 8001086:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800108e:	2201      	movs	r2, #1
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	fa02 f303 	lsl.w	r3, r2, r3
 8001096:	43db      	mvns	r3, r3
 8001098:	693a      	ldr	r2, [r7, #16]
 800109a:	4013      	ands	r3, r2
 800109c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	091b      	lsrs	r3, r3, #4
 80010a4:	f003 0201 	and.w	r2, r3, #1
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	693a      	ldr	r2, [r7, #16]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	f003 0303 	and.w	r3, r3, #3
 80010c2:	2b03      	cmp	r3, #3
 80010c4:	d118      	bne.n	80010f8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80010cc:	2201      	movs	r2, #1
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	43db      	mvns	r3, r3
 80010d6:	693a      	ldr	r2, [r7, #16]
 80010d8:	4013      	ands	r3, r2
 80010da:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	08db      	lsrs	r3, r3, #3
 80010e2:	f003 0201 	and.w	r2, r3, #1
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ec:	693a      	ldr	r2, [r7, #16]
 80010ee:	4313      	orrs	r3, r2
 80010f0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	693a      	ldr	r2, [r7, #16]
 80010f6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f003 0303 	and.w	r3, r3, #3
 8001100:	2b03      	cmp	r3, #3
 8001102:	d017      	beq.n	8001134 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	005b      	lsls	r3, r3, #1
 800110e:	2203      	movs	r2, #3
 8001110:	fa02 f303 	lsl.w	r3, r2, r3
 8001114:	43db      	mvns	r3, r3
 8001116:	693a      	ldr	r2, [r7, #16]
 8001118:	4013      	ands	r3, r2
 800111a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	689a      	ldr	r2, [r3, #8]
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	005b      	lsls	r3, r3, #1
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	693a      	ldr	r2, [r7, #16]
 800112a:	4313      	orrs	r3, r2
 800112c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	693a      	ldr	r2, [r7, #16]
 8001132:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	f003 0303 	and.w	r3, r3, #3
 800113c:	2b02      	cmp	r3, #2
 800113e:	d123      	bne.n	8001188 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	08da      	lsrs	r2, r3, #3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	3208      	adds	r2, #8
 8001148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800114c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	f003 0307 	and.w	r3, r3, #7
 8001154:	009b      	lsls	r3, r3, #2
 8001156:	220f      	movs	r2, #15
 8001158:	fa02 f303 	lsl.w	r3, r2, r3
 800115c:	43db      	mvns	r3, r3
 800115e:	693a      	ldr	r2, [r7, #16]
 8001160:	4013      	ands	r3, r2
 8001162:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	691a      	ldr	r2, [r3, #16]
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	f003 0307 	and.w	r3, r3, #7
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	fa02 f303 	lsl.w	r3, r2, r3
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	4313      	orrs	r3, r2
 8001178:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	08da      	lsrs	r2, r3, #3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	3208      	adds	r2, #8
 8001182:	6939      	ldr	r1, [r7, #16]
 8001184:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	2203      	movs	r2, #3
 8001194:	fa02 f303 	lsl.w	r3, r2, r3
 8001198:	43db      	mvns	r3, r3
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	4013      	ands	r3, r2
 800119e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f003 0203 	and.w	r2, r3, #3
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	fa02 f303 	lsl.w	r3, r2, r3
 80011b0:	693a      	ldr	r2, [r7, #16]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	693a      	ldr	r2, [r7, #16]
 80011ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	f000 80ac 	beq.w	8001322 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ca:	4b5f      	ldr	r3, [pc, #380]	@ (8001348 <HAL_GPIO_Init+0x330>)
 80011cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011ce:	4a5e      	ldr	r2, [pc, #376]	@ (8001348 <HAL_GPIO_Init+0x330>)
 80011d0:	f043 0301 	orr.w	r3, r3, #1
 80011d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80011d6:	4b5c      	ldr	r3, [pc, #368]	@ (8001348 <HAL_GPIO_Init+0x330>)
 80011d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011da:	f003 0301 	and.w	r3, r3, #1
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80011e2:	4a5a      	ldr	r2, [pc, #360]	@ (800134c <HAL_GPIO_Init+0x334>)
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	089b      	lsrs	r3, r3, #2
 80011e8:	3302      	adds	r3, #2
 80011ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	f003 0303 	and.w	r3, r3, #3
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	220f      	movs	r2, #15
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	43db      	mvns	r3, r3
 8001200:	693a      	ldr	r2, [r7, #16]
 8001202:	4013      	ands	r3, r2
 8001204:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800120c:	d025      	beq.n	800125a <HAL_GPIO_Init+0x242>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a4f      	ldr	r2, [pc, #316]	@ (8001350 <HAL_GPIO_Init+0x338>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d01f      	beq.n	8001256 <HAL_GPIO_Init+0x23e>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a4e      	ldr	r2, [pc, #312]	@ (8001354 <HAL_GPIO_Init+0x33c>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d019      	beq.n	8001252 <HAL_GPIO_Init+0x23a>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a4d      	ldr	r2, [pc, #308]	@ (8001358 <HAL_GPIO_Init+0x340>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d013      	beq.n	800124e <HAL_GPIO_Init+0x236>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4a4c      	ldr	r2, [pc, #304]	@ (800135c <HAL_GPIO_Init+0x344>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d00d      	beq.n	800124a <HAL_GPIO_Init+0x232>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a4b      	ldr	r2, [pc, #300]	@ (8001360 <HAL_GPIO_Init+0x348>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d007      	beq.n	8001246 <HAL_GPIO_Init+0x22e>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a4a      	ldr	r2, [pc, #296]	@ (8001364 <HAL_GPIO_Init+0x34c>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d101      	bne.n	8001242 <HAL_GPIO_Init+0x22a>
 800123e:	2306      	movs	r3, #6
 8001240:	e00c      	b.n	800125c <HAL_GPIO_Init+0x244>
 8001242:	2307      	movs	r3, #7
 8001244:	e00a      	b.n	800125c <HAL_GPIO_Init+0x244>
 8001246:	2305      	movs	r3, #5
 8001248:	e008      	b.n	800125c <HAL_GPIO_Init+0x244>
 800124a:	2304      	movs	r3, #4
 800124c:	e006      	b.n	800125c <HAL_GPIO_Init+0x244>
 800124e:	2303      	movs	r3, #3
 8001250:	e004      	b.n	800125c <HAL_GPIO_Init+0x244>
 8001252:	2302      	movs	r3, #2
 8001254:	e002      	b.n	800125c <HAL_GPIO_Init+0x244>
 8001256:	2301      	movs	r3, #1
 8001258:	e000      	b.n	800125c <HAL_GPIO_Init+0x244>
 800125a:	2300      	movs	r3, #0
 800125c:	697a      	ldr	r2, [r7, #20]
 800125e:	f002 0203 	and.w	r2, r2, #3
 8001262:	0092      	lsls	r2, r2, #2
 8001264:	4093      	lsls	r3, r2
 8001266:	693a      	ldr	r2, [r7, #16]
 8001268:	4313      	orrs	r3, r2
 800126a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800126c:	4937      	ldr	r1, [pc, #220]	@ (800134c <HAL_GPIO_Init+0x334>)
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	089b      	lsrs	r3, r3, #2
 8001272:	3302      	adds	r3, #2
 8001274:	693a      	ldr	r2, [r7, #16]
 8001276:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800127a:	4b3b      	ldr	r3, [pc, #236]	@ (8001368 <HAL_GPIO_Init+0x350>)
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	43db      	mvns	r3, r3
 8001284:	693a      	ldr	r2, [r7, #16]
 8001286:	4013      	ands	r3, r2
 8001288:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d003      	beq.n	800129e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001296:	693a      	ldr	r2, [r7, #16]
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	4313      	orrs	r3, r2
 800129c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800129e:	4a32      	ldr	r2, [pc, #200]	@ (8001368 <HAL_GPIO_Init+0x350>)
 80012a0:	693b      	ldr	r3, [r7, #16]
 80012a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80012a4:	4b30      	ldr	r3, [pc, #192]	@ (8001368 <HAL_GPIO_Init+0x350>)
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	43db      	mvns	r3, r3
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	4013      	ands	r3, r2
 80012b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d003      	beq.n	80012c8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80012c0:	693a      	ldr	r2, [r7, #16]
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80012c8:	4a27      	ldr	r2, [pc, #156]	@ (8001368 <HAL_GPIO_Init+0x350>)
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80012ce:	4b26      	ldr	r3, [pc, #152]	@ (8001368 <HAL_GPIO_Init+0x350>)
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	43db      	mvns	r3, r3
 80012d8:	693a      	ldr	r2, [r7, #16]
 80012da:	4013      	ands	r3, r2
 80012dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d003      	beq.n	80012f2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	4313      	orrs	r3, r2
 80012f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80012f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001368 <HAL_GPIO_Init+0x350>)
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80012f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001368 <HAL_GPIO_Init+0x350>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	43db      	mvns	r3, r3
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	4013      	ands	r3, r2
 8001306:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001310:	2b00      	cmp	r3, #0
 8001312:	d003      	beq.n	800131c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001314:	693a      	ldr	r2, [r7, #16]
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	4313      	orrs	r3, r2
 800131a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800131c:	4a12      	ldr	r2, [pc, #72]	@ (8001368 <HAL_GPIO_Init+0x350>)
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	3301      	adds	r3, #1
 8001326:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	fa22 f303 	lsr.w	r3, r2, r3
 8001332:	2b00      	cmp	r3, #0
 8001334:	f47f ae78 	bne.w	8001028 <HAL_GPIO_Init+0x10>
  }
}
 8001338:	bf00      	nop
 800133a:	bf00      	nop
 800133c:	371c      	adds	r7, #28
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	40021000 	.word	0x40021000
 800134c:	40010000 	.word	0x40010000
 8001350:	48000400 	.word	0x48000400
 8001354:	48000800 	.word	0x48000800
 8001358:	48000c00 	.word	0x48000c00
 800135c:	48001000 	.word	0x48001000
 8001360:	48001400 	.word	0x48001400
 8001364:	48001800 	.word	0x48001800
 8001368:	40010400 	.word	0x40010400

0800136c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	460b      	mov	r3, r1
 8001376:	807b      	strh	r3, [r7, #2]
 8001378:	4613      	mov	r3, r2
 800137a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800137c:	787b      	ldrb	r3, [r7, #1]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001382:	887a      	ldrh	r2, [r7, #2]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001388:	e002      	b.n	8001390 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800138a:	887a      	ldrh	r2, [r7, #2]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001390:	bf00      	nop
 8001392:	370c      	adds	r7, #12
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800139c:	b480      	push	{r7}
 800139e:	b085      	sub	sp, #20
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	460b      	mov	r3, r1
 80013a6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	695b      	ldr	r3, [r3, #20]
 80013ac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80013ae:	887a      	ldrh	r2, [r7, #2]
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	4013      	ands	r3, r2
 80013b4:	041a      	lsls	r2, r3, #16
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	43d9      	mvns	r1, r3
 80013ba:	887b      	ldrh	r3, [r7, #2]
 80013bc:	400b      	ands	r3, r1
 80013be:	431a      	orrs	r2, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	619a      	str	r2, [r3, #24]
}
 80013c4:	bf00      	nop
 80013c6:	3714      	adds	r7, #20
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80013da:	4b08      	ldr	r3, [pc, #32]	@ (80013fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013dc:	695a      	ldr	r2, [r3, #20]
 80013de:	88fb      	ldrh	r3, [r7, #6]
 80013e0:	4013      	ands	r3, r2
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d006      	beq.n	80013f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80013e6:	4a05      	ldr	r2, [pc, #20]	@ (80013fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013e8:	88fb      	ldrh	r3, [r7, #6]
 80013ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80013ec:	88fb      	ldrh	r3, [r7, #6]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff f8dc 	bl	80005ac <HAL_GPIO_EXTI_Callback>
  }
}
 80013f4:	bf00      	nop
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	40010400 	.word	0x40010400

08001400 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop 0 or Stop 1 mode with WFI instruction.
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	460b      	mov	r3, r1
 800140a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));

  if(Regulator == PWR_LOWPOWERREGULATOR_ON)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001412:	d104      	bne.n	800141e <HAL_PWR_EnterSTOPMode+0x1e>
  {
    HAL_PWREx_EnterSTOP1Mode(STOPEntry);
 8001414:	78fb      	ldrb	r3, [r7, #3]
 8001416:	4618      	mov	r0, r3
 8001418:	f000 f8b8 	bl	800158c <HAL_PWREx_EnterSTOP1Mode>
  }
  else
  {
    HAL_PWREx_EnterSTOP0Mode(STOPEntry);
  }
}
 800141c:	e003      	b.n	8001426 <HAL_PWR_EnterSTOPMode+0x26>
    HAL_PWREx_EnterSTOP0Mode(STOPEntry);
 800141e:	78fb      	ldrb	r3, [r7, #3]
 8001420:	4618      	mov	r0, r3
 8001422:	f000 f889 	bl	8001538 <HAL_PWREx_EnterSTOP0Mode>
}
 8001426:	bf00      	nop
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
	...

08001430 <HAL_PWR_EnableSleepOnExit>:
  *       Setting this bit is useful when the processor is expected to run only on
  *       interruptions handling.
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8001434:	4b05      	ldr	r3, [pc, #20]	@ (800144c <HAL_PWR_EnableSleepOnExit+0x1c>)
 8001436:	691b      	ldr	r3, [r3, #16]
 8001438:	4a04      	ldr	r2, [pc, #16]	@ (800144c <HAL_PWR_EnableSleepOnExit+0x1c>)
 800143a:	f043 0302 	orr.w	r3, r3, #2
 800143e:	6113      	str	r3, [r2, #16]
}
 8001440:	bf00      	nop
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	e000ed00 	.word	0xe000ed00

08001450 <HAL_PWR_DisableSleepOnExit>:
  * @note Clear SLEEPONEXIT bit of SCR register. When this bit is set, the processor
  *       re-enters SLEEP mode when an interruption handling is over.
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8001454:	4b05      	ldr	r3, [pc, #20]	@ (800146c <HAL_PWR_DisableSleepOnExit+0x1c>)
 8001456:	691b      	ldr	r3, [r3, #16]
 8001458:	4a04      	ldr	r2, [pc, #16]	@ (800146c <HAL_PWR_DisableSleepOnExit+0x1c>)
 800145a:	f023 0302 	bic.w	r3, r3, #2
 800145e:	6113      	str	r3, [r2, #16]
}
 8001460:	bf00      	nop
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	e000ed00 	.word	0xe000ed00

08001470 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001474:	4b04      	ldr	r3, [pc, #16]	@ (8001488 <HAL_PWREx_GetVoltageRange+0x18>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800147c:	4618      	mov	r0, r3
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	40007000 	.word	0x40007000

0800148c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800148c:	b480      	push	{r7}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800149a:	d130      	bne.n	80014fe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800149c:	4b23      	ldr	r3, [pc, #140]	@ (800152c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80014a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80014a8:	d038      	beq.n	800151c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80014aa:	4b20      	ldr	r3, [pc, #128]	@ (800152c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80014b2:	4a1e      	ldr	r2, [pc, #120]	@ (800152c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014b4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014b8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80014ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001530 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2232      	movs	r2, #50	@ 0x32
 80014c0:	fb02 f303 	mul.w	r3, r2, r3
 80014c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001534 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80014c6:	fba2 2303 	umull	r2, r3, r2, r3
 80014ca:	0c9b      	lsrs	r3, r3, #18
 80014cc:	3301      	adds	r3, #1
 80014ce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014d0:	e002      	b.n	80014d8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	3b01      	subs	r3, #1
 80014d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014d8:	4b14      	ldr	r3, [pc, #80]	@ (800152c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014da:	695b      	ldr	r3, [r3, #20]
 80014dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014e4:	d102      	bne.n	80014ec <HAL_PWREx_ControlVoltageScaling+0x60>
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d1f2      	bne.n	80014d2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014ec:	4b0f      	ldr	r3, [pc, #60]	@ (800152c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014ee:	695b      	ldr	r3, [r3, #20]
 80014f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014f8:	d110      	bne.n	800151c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80014fa:	2303      	movs	r3, #3
 80014fc:	e00f      	b.n	800151e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80014fe:	4b0b      	ldr	r3, [pc, #44]	@ (800152c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001506:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800150a:	d007      	beq.n	800151c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800150c:	4b07      	ldr	r3, [pc, #28]	@ (800152c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001514:	4a05      	ldr	r2, [pc, #20]	@ (800152c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001516:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800151a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800151c:	2300      	movs	r3, #0
}
 800151e:	4618      	mov	r0, r3
 8001520:	3714      	adds	r7, #20
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	40007000 	.word	0x40007000
 8001530:	20000000 	.word	0x20000000
 8001534:	431bde83 	.word	0x431bde83

08001538 <HAL_PWREx_EnterSTOP0Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 0 mode with Main Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 8001542:	4b10      	ldr	r3, [pc, #64]	@ (8001584 <HAL_PWREx_EnterSTOP0Mode+0x4c>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a0f      	ldr	r2, [pc, #60]	@ (8001584 <HAL_PWREx_EnterSTOP0Mode+0x4c>)
 8001548:	f023 0307 	bic.w	r3, r3, #7
 800154c:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800154e:	4b0e      	ldr	r3, [pc, #56]	@ (8001588 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 8001550:	691b      	ldr	r3, [r3, #16]
 8001552:	4a0d      	ldr	r2, [pc, #52]	@ (8001588 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 8001554:	f043 0304 	orr.w	r3, r3, #4
 8001558:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	2b01      	cmp	r3, #1
 800155e:	d101      	bne.n	8001564 <HAL_PWREx_EnterSTOP0Mode+0x2c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8001560:	bf30      	wfi
 8001562:	e002      	b.n	800156a <HAL_PWREx_EnterSTOP0Mode+0x32>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8001564:	bf40      	sev
    __WFE();
 8001566:	bf20      	wfe
    __WFE();
 8001568:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800156a:	4b07      	ldr	r3, [pc, #28]	@ (8001588 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 800156c:	691b      	ldr	r3, [r3, #16]
 800156e:	4a06      	ldr	r2, [pc, #24]	@ (8001588 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 8001570:	f023 0304 	bic.w	r3, r3, #4
 8001574:	6113      	str	r3, [r2, #16]
}
 8001576:	bf00      	nop
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	40007000 	.word	0x40007000
 8001588:	e000ed00 	.word	0xe000ed00

0800158c <HAL_PWREx_EnterSTOP1Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	4603      	mov	r3, r0
 8001594:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 1 mode with Low-Power Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 8001596:	4b11      	ldr	r3, [pc, #68]	@ (80015dc <HAL_PWREx_EnterSTOP1Mode+0x50>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f023 0307 	bic.w	r3, r3, #7
 800159e:	4a0f      	ldr	r2, [pc, #60]	@ (80015dc <HAL_PWREx_EnterSTOP1Mode+0x50>)
 80015a0:	f043 0301 	orr.w	r3, r3, #1
 80015a4:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80015a6:	4b0e      	ldr	r3, [pc, #56]	@ (80015e0 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 80015a8:	691b      	ldr	r3, [r3, #16]
 80015aa:	4a0d      	ldr	r2, [pc, #52]	@ (80015e0 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 80015ac:	f043 0304 	orr.w	r3, r3, #4
 80015b0:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 80015b2:	79fb      	ldrb	r3, [r7, #7]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d101      	bne.n	80015bc <HAL_PWREx_EnterSTOP1Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80015b8:	bf30      	wfi
 80015ba:	e002      	b.n	80015c2 <HAL_PWREx_EnterSTOP1Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80015bc:	bf40      	sev
    __WFE();
 80015be:	bf20      	wfe
    __WFE();
 80015c0:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80015c2:	4b07      	ldr	r3, [pc, #28]	@ (80015e0 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 80015c4:	691b      	ldr	r3, [r3, #16]
 80015c6:	4a06      	ldr	r2, [pc, #24]	@ (80015e0 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 80015c8:	f023 0304 	bic.w	r3, r3, #4
 80015cc:	6113      	str	r3, [r2, #16]
}
 80015ce:	bf00      	nop
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	40007000 	.word	0x40007000
 80015e0:	e000ed00 	.word	0xe000ed00

080015e4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b088      	sub	sp, #32
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d101      	bne.n	80015f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e3ca      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015f6:	4b97      	ldr	r3, [pc, #604]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	f003 030c 	and.w	r3, r3, #12
 80015fe:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001600:	4b94      	ldr	r3, [pc, #592]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	f003 0303 	and.w	r3, r3, #3
 8001608:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 0310 	and.w	r3, r3, #16
 8001612:	2b00      	cmp	r3, #0
 8001614:	f000 80e4 	beq.w	80017e0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d007      	beq.n	800162e <HAL_RCC_OscConfig+0x4a>
 800161e:	69bb      	ldr	r3, [r7, #24]
 8001620:	2b0c      	cmp	r3, #12
 8001622:	f040 808b 	bne.w	800173c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	2b01      	cmp	r3, #1
 800162a:	f040 8087 	bne.w	800173c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800162e:	4b89      	ldr	r3, [pc, #548]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f003 0302 	and.w	r3, r3, #2
 8001636:	2b00      	cmp	r3, #0
 8001638:	d005      	beq.n	8001646 <HAL_RCC_OscConfig+0x62>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	699b      	ldr	r3, [r3, #24]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d101      	bne.n	8001646 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	e3a2      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6a1a      	ldr	r2, [r3, #32]
 800164a:	4b82      	ldr	r3, [pc, #520]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0308 	and.w	r3, r3, #8
 8001652:	2b00      	cmp	r3, #0
 8001654:	d004      	beq.n	8001660 <HAL_RCC_OscConfig+0x7c>
 8001656:	4b7f      	ldr	r3, [pc, #508]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800165e:	e005      	b.n	800166c <HAL_RCC_OscConfig+0x88>
 8001660:	4b7c      	ldr	r3, [pc, #496]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 8001662:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001666:	091b      	lsrs	r3, r3, #4
 8001668:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800166c:	4293      	cmp	r3, r2
 800166e:	d223      	bcs.n	80016b8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6a1b      	ldr	r3, [r3, #32]
 8001674:	4618      	mov	r0, r3
 8001676:	f000 fd53 	bl	8002120 <RCC_SetFlashLatencyFromMSIRange>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	e383      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001684:	4b73      	ldr	r3, [pc, #460]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a72      	ldr	r2, [pc, #456]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 800168a:	f043 0308 	orr.w	r3, r3, #8
 800168e:	6013      	str	r3, [r2, #0]
 8001690:	4b70      	ldr	r3, [pc, #448]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6a1b      	ldr	r3, [r3, #32]
 800169c:	496d      	ldr	r1, [pc, #436]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 800169e:	4313      	orrs	r3, r2
 80016a0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016a2:	4b6c      	ldr	r3, [pc, #432]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	69db      	ldr	r3, [r3, #28]
 80016ae:	021b      	lsls	r3, r3, #8
 80016b0:	4968      	ldr	r1, [pc, #416]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 80016b2:	4313      	orrs	r3, r2
 80016b4:	604b      	str	r3, [r1, #4]
 80016b6:	e025      	b.n	8001704 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016b8:	4b66      	ldr	r3, [pc, #408]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a65      	ldr	r2, [pc, #404]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 80016be:	f043 0308 	orr.w	r3, r3, #8
 80016c2:	6013      	str	r3, [r2, #0]
 80016c4:	4b63      	ldr	r3, [pc, #396]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a1b      	ldr	r3, [r3, #32]
 80016d0:	4960      	ldr	r1, [pc, #384]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 80016d2:	4313      	orrs	r3, r2
 80016d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016d6:	4b5f      	ldr	r3, [pc, #380]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	69db      	ldr	r3, [r3, #28]
 80016e2:	021b      	lsls	r3, r3, #8
 80016e4:	495b      	ldr	r1, [pc, #364]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 80016e6:	4313      	orrs	r3, r2
 80016e8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016ea:	69bb      	ldr	r3, [r7, #24]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d109      	bne.n	8001704 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6a1b      	ldr	r3, [r3, #32]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f000 fd13 	bl	8002120 <RCC_SetFlashLatencyFromMSIRange>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001700:	2301      	movs	r3, #1
 8001702:	e343      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001704:	f000 fc4a 	bl	8001f9c <HAL_RCC_GetSysClockFreq>
 8001708:	4602      	mov	r2, r0
 800170a:	4b52      	ldr	r3, [pc, #328]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	091b      	lsrs	r3, r3, #4
 8001710:	f003 030f 	and.w	r3, r3, #15
 8001714:	4950      	ldr	r1, [pc, #320]	@ (8001858 <HAL_RCC_OscConfig+0x274>)
 8001716:	5ccb      	ldrb	r3, [r1, r3]
 8001718:	f003 031f 	and.w	r3, r3, #31
 800171c:	fa22 f303 	lsr.w	r3, r2, r3
 8001720:	4a4e      	ldr	r2, [pc, #312]	@ (800185c <HAL_RCC_OscConfig+0x278>)
 8001722:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001724:	4b4e      	ldr	r3, [pc, #312]	@ (8001860 <HAL_RCC_OscConfig+0x27c>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff fac3 	bl	8000cb4 <HAL_InitTick>
 800172e:	4603      	mov	r3, r0
 8001730:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001732:	7bfb      	ldrb	r3, [r7, #15]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d052      	beq.n	80017de <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001738:	7bfb      	ldrb	r3, [r7, #15]
 800173a:	e327      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d032      	beq.n	80017aa <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001744:	4b43      	ldr	r3, [pc, #268]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a42      	ldr	r2, [pc, #264]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 800174a:	f043 0301 	orr.w	r3, r3, #1
 800174e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001750:	f7ff fb00 	bl	8000d54 <HAL_GetTick>
 8001754:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001756:	e008      	b.n	800176a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001758:	f7ff fafc 	bl	8000d54 <HAL_GetTick>
 800175c:	4602      	mov	r2, r0
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	2b02      	cmp	r3, #2
 8001764:	d901      	bls.n	800176a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e310      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800176a:	4b3a      	ldr	r3, [pc, #232]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 0302 	and.w	r3, r3, #2
 8001772:	2b00      	cmp	r3, #0
 8001774:	d0f0      	beq.n	8001758 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001776:	4b37      	ldr	r3, [pc, #220]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a36      	ldr	r2, [pc, #216]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 800177c:	f043 0308 	orr.w	r3, r3, #8
 8001780:	6013      	str	r3, [r2, #0]
 8001782:	4b34      	ldr	r3, [pc, #208]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6a1b      	ldr	r3, [r3, #32]
 800178e:	4931      	ldr	r1, [pc, #196]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 8001790:	4313      	orrs	r3, r2
 8001792:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001794:	4b2f      	ldr	r3, [pc, #188]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	69db      	ldr	r3, [r3, #28]
 80017a0:	021b      	lsls	r3, r3, #8
 80017a2:	492c      	ldr	r1, [pc, #176]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 80017a4:	4313      	orrs	r3, r2
 80017a6:	604b      	str	r3, [r1, #4]
 80017a8:	e01a      	b.n	80017e0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80017aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a29      	ldr	r2, [pc, #164]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 80017b0:	f023 0301 	bic.w	r3, r3, #1
 80017b4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80017b6:	f7ff facd 	bl	8000d54 <HAL_GetTick>
 80017ba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80017bc:	e008      	b.n	80017d0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017be:	f7ff fac9 	bl	8000d54 <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	2b02      	cmp	r3, #2
 80017ca:	d901      	bls.n	80017d0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80017cc:	2303      	movs	r3, #3
 80017ce:	e2dd      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80017d0:	4b20      	ldr	r3, [pc, #128]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 0302 	and.w	r3, r3, #2
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d1f0      	bne.n	80017be <HAL_RCC_OscConfig+0x1da>
 80017dc:	e000      	b.n	80017e0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80017de:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f003 0301 	and.w	r3, r3, #1
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d074      	beq.n	80018d6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80017ec:	69bb      	ldr	r3, [r7, #24]
 80017ee:	2b08      	cmp	r3, #8
 80017f0:	d005      	beq.n	80017fe <HAL_RCC_OscConfig+0x21a>
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	2b0c      	cmp	r3, #12
 80017f6:	d10e      	bne.n	8001816 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	2b03      	cmp	r3, #3
 80017fc:	d10b      	bne.n	8001816 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017fe:	4b15      	ldr	r3, [pc, #84]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001806:	2b00      	cmp	r3, #0
 8001808:	d064      	beq.n	80018d4 <HAL_RCC_OscConfig+0x2f0>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d160      	bne.n	80018d4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e2ba      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800181e:	d106      	bne.n	800182e <HAL_RCC_OscConfig+0x24a>
 8001820:	4b0c      	ldr	r3, [pc, #48]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a0b      	ldr	r2, [pc, #44]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 8001826:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800182a:	6013      	str	r3, [r2, #0]
 800182c:	e026      	b.n	800187c <HAL_RCC_OscConfig+0x298>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001836:	d115      	bne.n	8001864 <HAL_RCC_OscConfig+0x280>
 8001838:	4b06      	ldr	r3, [pc, #24]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a05      	ldr	r2, [pc, #20]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 800183e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001842:	6013      	str	r3, [r2, #0]
 8001844:	4b03      	ldr	r3, [pc, #12]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a02      	ldr	r2, [pc, #8]	@ (8001854 <HAL_RCC_OscConfig+0x270>)
 800184a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800184e:	6013      	str	r3, [r2, #0]
 8001850:	e014      	b.n	800187c <HAL_RCC_OscConfig+0x298>
 8001852:	bf00      	nop
 8001854:	40021000 	.word	0x40021000
 8001858:	08004a0c 	.word	0x08004a0c
 800185c:	20000000 	.word	0x20000000
 8001860:	20000004 	.word	0x20000004
 8001864:	4ba0      	ldr	r3, [pc, #640]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a9f      	ldr	r2, [pc, #636]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 800186a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800186e:	6013      	str	r3, [r2, #0]
 8001870:	4b9d      	ldr	r3, [pc, #628]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a9c      	ldr	r2, [pc, #624]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001876:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800187a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d013      	beq.n	80018ac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001884:	f7ff fa66 	bl	8000d54 <HAL_GetTick>
 8001888:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800188a:	e008      	b.n	800189e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800188c:	f7ff fa62 	bl	8000d54 <HAL_GetTick>
 8001890:	4602      	mov	r2, r0
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	2b64      	cmp	r3, #100	@ 0x64
 8001898:	d901      	bls.n	800189e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e276      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800189e:	4b92      	ldr	r3, [pc, #584]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d0f0      	beq.n	800188c <HAL_RCC_OscConfig+0x2a8>
 80018aa:	e014      	b.n	80018d6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ac:	f7ff fa52 	bl	8000d54 <HAL_GetTick>
 80018b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018b2:	e008      	b.n	80018c6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018b4:	f7ff fa4e 	bl	8000d54 <HAL_GetTick>
 80018b8:	4602      	mov	r2, r0
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	2b64      	cmp	r3, #100	@ 0x64
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e262      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018c6:	4b88      	ldr	r3, [pc, #544]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d1f0      	bne.n	80018b4 <HAL_RCC_OscConfig+0x2d0>
 80018d2:	e000      	b.n	80018d6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d060      	beq.n	80019a4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	2b04      	cmp	r3, #4
 80018e6:	d005      	beq.n	80018f4 <HAL_RCC_OscConfig+0x310>
 80018e8:	69bb      	ldr	r3, [r7, #24]
 80018ea:	2b0c      	cmp	r3, #12
 80018ec:	d119      	bne.n	8001922 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d116      	bne.n	8001922 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018f4:	4b7c      	ldr	r3, [pc, #496]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d005      	beq.n	800190c <HAL_RCC_OscConfig+0x328>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d101      	bne.n	800190c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e23f      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800190c:	4b76      	ldr	r3, [pc, #472]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	691b      	ldr	r3, [r3, #16]
 8001918:	061b      	lsls	r3, r3, #24
 800191a:	4973      	ldr	r1, [pc, #460]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 800191c:	4313      	orrs	r3, r2
 800191e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001920:	e040      	b.n	80019a4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	68db      	ldr	r3, [r3, #12]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d023      	beq.n	8001972 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800192a:	4b6f      	ldr	r3, [pc, #444]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a6e      	ldr	r2, [pc, #440]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001930:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001934:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001936:	f7ff fa0d 	bl	8000d54 <HAL_GetTick>
 800193a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800193c:	e008      	b.n	8001950 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800193e:	f7ff fa09 	bl	8000d54 <HAL_GetTick>
 8001942:	4602      	mov	r2, r0
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	2b02      	cmp	r3, #2
 800194a:	d901      	bls.n	8001950 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800194c:	2303      	movs	r3, #3
 800194e:	e21d      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001950:	4b65      	ldr	r3, [pc, #404]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001958:	2b00      	cmp	r3, #0
 800195a:	d0f0      	beq.n	800193e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800195c:	4b62      	ldr	r3, [pc, #392]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	691b      	ldr	r3, [r3, #16]
 8001968:	061b      	lsls	r3, r3, #24
 800196a:	495f      	ldr	r1, [pc, #380]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 800196c:	4313      	orrs	r3, r2
 800196e:	604b      	str	r3, [r1, #4]
 8001970:	e018      	b.n	80019a4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001972:	4b5d      	ldr	r3, [pc, #372]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a5c      	ldr	r2, [pc, #368]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001978:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800197c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800197e:	f7ff f9e9 	bl	8000d54 <HAL_GetTick>
 8001982:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001984:	e008      	b.n	8001998 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001986:	f7ff f9e5 	bl	8000d54 <HAL_GetTick>
 800198a:	4602      	mov	r2, r0
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	2b02      	cmp	r3, #2
 8001992:	d901      	bls.n	8001998 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001994:	2303      	movs	r3, #3
 8001996:	e1f9      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001998:	4b53      	ldr	r3, [pc, #332]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d1f0      	bne.n	8001986 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 0308 	and.w	r3, r3, #8
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d03c      	beq.n	8001a2a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	695b      	ldr	r3, [r3, #20]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d01c      	beq.n	80019f2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019b8:	4b4b      	ldr	r3, [pc, #300]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 80019ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019be:	4a4a      	ldr	r2, [pc, #296]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 80019c0:	f043 0301 	orr.w	r3, r3, #1
 80019c4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019c8:	f7ff f9c4 	bl	8000d54 <HAL_GetTick>
 80019cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019d0:	f7ff f9c0 	bl	8000d54 <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e1d4      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80019e2:	4b41      	ldr	r3, [pc, #260]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 80019e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019e8:	f003 0302 	and.w	r3, r3, #2
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d0ef      	beq.n	80019d0 <HAL_RCC_OscConfig+0x3ec>
 80019f0:	e01b      	b.n	8001a2a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019f2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 80019f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019f8:	4a3b      	ldr	r2, [pc, #236]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 80019fa:	f023 0301 	bic.w	r3, r3, #1
 80019fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a02:	f7ff f9a7 	bl	8000d54 <HAL_GetTick>
 8001a06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a08:	e008      	b.n	8001a1c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a0a:	f7ff f9a3 	bl	8000d54 <HAL_GetTick>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d901      	bls.n	8001a1c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	e1b7      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a1c:	4b32      	ldr	r3, [pc, #200]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001a1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d1ef      	bne.n	8001a0a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 0304 	and.w	r3, r3, #4
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	f000 80a6 	beq.w	8001b84 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001a3c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d10d      	bne.n	8001a64 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a48:	4b27      	ldr	r3, [pc, #156]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001a4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4c:	4a26      	ldr	r2, [pc, #152]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001a4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a52:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a54:	4b24      	ldr	r3, [pc, #144]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001a56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a60:	2301      	movs	r3, #1
 8001a62:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a64:	4b21      	ldr	r3, [pc, #132]	@ (8001aec <HAL_RCC_OscConfig+0x508>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d118      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a70:	4b1e      	ldr	r3, [pc, #120]	@ (8001aec <HAL_RCC_OscConfig+0x508>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a1d      	ldr	r2, [pc, #116]	@ (8001aec <HAL_RCC_OscConfig+0x508>)
 8001a76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a7a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a7c:	f7ff f96a 	bl	8000d54 <HAL_GetTick>
 8001a80:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a82:	e008      	b.n	8001a96 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a84:	f7ff f966 	bl	8000d54 <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e17a      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a96:	4b15      	ldr	r3, [pc, #84]	@ (8001aec <HAL_RCC_OscConfig+0x508>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d0f0      	beq.n	8001a84 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	2b01      	cmp	r3, #1
 8001aa8:	d108      	bne.n	8001abc <HAL_RCC_OscConfig+0x4d8>
 8001aaa:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001aac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ab0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001ab2:	f043 0301 	orr.w	r3, r3, #1
 8001ab6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001aba:	e029      	b.n	8001b10 <HAL_RCC_OscConfig+0x52c>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	2b05      	cmp	r3, #5
 8001ac2:	d115      	bne.n	8001af0 <HAL_RCC_OscConfig+0x50c>
 8001ac4:	4b08      	ldr	r3, [pc, #32]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001aca:	4a07      	ldr	r2, [pc, #28]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001acc:	f043 0304 	orr.w	r3, r3, #4
 8001ad0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ad4:	4b04      	ldr	r3, [pc, #16]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ada:	4a03      	ldr	r2, [pc, #12]	@ (8001ae8 <HAL_RCC_OscConfig+0x504>)
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ae4:	e014      	b.n	8001b10 <HAL_RCC_OscConfig+0x52c>
 8001ae6:	bf00      	nop
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	40007000 	.word	0x40007000
 8001af0:	4b9c      	ldr	r3, [pc, #624]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001af6:	4a9b      	ldr	r2, [pc, #620]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001af8:	f023 0301 	bic.w	r3, r3, #1
 8001afc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001b00:	4b98      	ldr	r3, [pc, #608]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b06:	4a97      	ldr	r2, [pc, #604]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001b08:	f023 0304 	bic.w	r3, r3, #4
 8001b0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d016      	beq.n	8001b46 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b18:	f7ff f91c 	bl	8000d54 <HAL_GetTick>
 8001b1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b1e:	e00a      	b.n	8001b36 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b20:	f7ff f918 	bl	8000d54 <HAL_GetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e12a      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b36:	4b8b      	ldr	r3, [pc, #556]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b3c:	f003 0302 	and.w	r3, r3, #2
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d0ed      	beq.n	8001b20 <HAL_RCC_OscConfig+0x53c>
 8001b44:	e015      	b.n	8001b72 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b46:	f7ff f905 	bl	8000d54 <HAL_GetTick>
 8001b4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b4c:	e00a      	b.n	8001b64 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b4e:	f7ff f901 	bl	8000d54 <HAL_GetTick>
 8001b52:	4602      	mov	r2, r0
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e113      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b64:	4b7f      	ldr	r3, [pc, #508]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d1ed      	bne.n	8001b4e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b72:	7ffb      	ldrb	r3, [r7, #31]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d105      	bne.n	8001b84 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b78:	4b7a      	ldr	r3, [pc, #488]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b7c:	4a79      	ldr	r2, [pc, #484]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001b7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b82:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	f000 80fe 	beq.w	8001d8a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	f040 80d0 	bne.w	8001d38 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001b98:	4b72      	ldr	r3, [pc, #456]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	f003 0203 	and.w	r2, r3, #3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d130      	bne.n	8001c0e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb6:	3b01      	subs	r3, #1
 8001bb8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d127      	bne.n	8001c0e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bc8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d11f      	bne.n	8001c0e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001bd8:	2a07      	cmp	r2, #7
 8001bda:	bf14      	ite	ne
 8001bdc:	2201      	movne	r2, #1
 8001bde:	2200      	moveq	r2, #0
 8001be0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d113      	bne.n	8001c0e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bf0:	085b      	lsrs	r3, r3, #1
 8001bf2:	3b01      	subs	r3, #1
 8001bf4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d109      	bne.n	8001c0e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c04:	085b      	lsrs	r3, r3, #1
 8001c06:	3b01      	subs	r3, #1
 8001c08:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d06e      	beq.n	8001cec <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	2b0c      	cmp	r3, #12
 8001c12:	d069      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001c14:	4b53      	ldr	r3, [pc, #332]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d105      	bne.n	8001c2c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001c20:	4b50      	ldr	r3, [pc, #320]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	e0ad      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001c30:	4b4c      	ldr	r3, [pc, #304]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a4b      	ldr	r2, [pc, #300]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001c36:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c3a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c3c:	f7ff f88a 	bl	8000d54 <HAL_GetTick>
 8001c40:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c42:	e008      	b.n	8001c56 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c44:	f7ff f886 	bl	8000d54 <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e09a      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c56:	4b43      	ldr	r3, [pc, #268]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d1f0      	bne.n	8001c44 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c62:	4b40      	ldr	r3, [pc, #256]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001c64:	68da      	ldr	r2, [r3, #12]
 8001c66:	4b40      	ldr	r3, [pc, #256]	@ (8001d68 <HAL_RCC_OscConfig+0x784>)
 8001c68:	4013      	ands	r3, r2
 8001c6a:	687a      	ldr	r2, [r7, #4]
 8001c6c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001c72:	3a01      	subs	r2, #1
 8001c74:	0112      	lsls	r2, r2, #4
 8001c76:	4311      	orrs	r1, r2
 8001c78:	687a      	ldr	r2, [r7, #4]
 8001c7a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001c7c:	0212      	lsls	r2, r2, #8
 8001c7e:	4311      	orrs	r1, r2
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001c84:	0852      	lsrs	r2, r2, #1
 8001c86:	3a01      	subs	r2, #1
 8001c88:	0552      	lsls	r2, r2, #21
 8001c8a:	4311      	orrs	r1, r2
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001c90:	0852      	lsrs	r2, r2, #1
 8001c92:	3a01      	subs	r2, #1
 8001c94:	0652      	lsls	r2, r2, #25
 8001c96:	4311      	orrs	r1, r2
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001c9c:	0912      	lsrs	r2, r2, #4
 8001c9e:	0452      	lsls	r2, r2, #17
 8001ca0:	430a      	orrs	r2, r1
 8001ca2:	4930      	ldr	r1, [pc, #192]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001ca8:	4b2e      	ldr	r3, [pc, #184]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a2d      	ldr	r2, [pc, #180]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001cae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001cb2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001cb4:	4b2b      	ldr	r3, [pc, #172]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	4a2a      	ldr	r2, [pc, #168]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001cba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001cbe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001cc0:	f7ff f848 	bl	8000d54 <HAL_GetTick>
 8001cc4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cc6:	e008      	b.n	8001cda <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cc8:	f7ff f844 	bl	8000d54 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d901      	bls.n	8001cda <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e058      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cda:	4b22      	ldr	r3, [pc, #136]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d0f0      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ce6:	e050      	b.n	8001d8a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e04f      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cec:	4b1d      	ldr	r3, [pc, #116]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d148      	bne.n	8001d8a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001cf8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a19      	ldr	r2, [pc, #100]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001cfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d02:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d04:	4b17      	ldr	r3, [pc, #92]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	4a16      	ldr	r2, [pc, #88]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001d0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d0e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001d10:	f7ff f820 	bl	8000d54 <HAL_GetTick>
 8001d14:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d16:	e008      	b.n	8001d2a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d18:	f7ff f81c 	bl	8000d54 <HAL_GetTick>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	2b02      	cmp	r3, #2
 8001d24:	d901      	bls.n	8001d2a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001d26:	2303      	movs	r3, #3
 8001d28:	e030      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d0f0      	beq.n	8001d18 <HAL_RCC_OscConfig+0x734>
 8001d36:	e028      	b.n	8001d8a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	2b0c      	cmp	r3, #12
 8001d3c:	d023      	beq.n	8001d86 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d3e:	4b09      	ldr	r3, [pc, #36]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a08      	ldr	r2, [pc, #32]	@ (8001d64 <HAL_RCC_OscConfig+0x780>)
 8001d44:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d4a:	f7ff f803 	bl	8000d54 <HAL_GetTick>
 8001d4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d50:	e00c      	b.n	8001d6c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d52:	f7fe ffff 	bl	8000d54 <HAL_GetTick>
 8001d56:	4602      	mov	r2, r0
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d905      	bls.n	8001d6c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001d60:	2303      	movs	r3, #3
 8001d62:	e013      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
 8001d64:	40021000 	.word	0x40021000
 8001d68:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d6c:	4b09      	ldr	r3, [pc, #36]	@ (8001d94 <HAL_RCC_OscConfig+0x7b0>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d1ec      	bne.n	8001d52 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001d78:	4b06      	ldr	r3, [pc, #24]	@ (8001d94 <HAL_RCC_OscConfig+0x7b0>)
 8001d7a:	68da      	ldr	r2, [r3, #12]
 8001d7c:	4905      	ldr	r1, [pc, #20]	@ (8001d94 <HAL_RCC_OscConfig+0x7b0>)
 8001d7e:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <HAL_RCC_OscConfig+0x7b4>)
 8001d80:	4013      	ands	r3, r2
 8001d82:	60cb      	str	r3, [r1, #12]
 8001d84:	e001      	b.n	8001d8a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e000      	b.n	8001d8c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001d8a:	2300      	movs	r3, #0
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3720      	adds	r7, #32
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	40021000 	.word	0x40021000
 8001d98:	feeefffc 	.word	0xfeeefffc

08001d9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d101      	bne.n	8001db0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e0e7      	b.n	8001f80 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001db0:	4b75      	ldr	r3, [pc, #468]	@ (8001f88 <HAL_RCC_ClockConfig+0x1ec>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0307 	and.w	r3, r3, #7
 8001db8:	683a      	ldr	r2, [r7, #0]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d910      	bls.n	8001de0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dbe:	4b72      	ldr	r3, [pc, #456]	@ (8001f88 <HAL_RCC_ClockConfig+0x1ec>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f023 0207 	bic.w	r2, r3, #7
 8001dc6:	4970      	ldr	r1, [pc, #448]	@ (8001f88 <HAL_RCC_ClockConfig+0x1ec>)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dce:	4b6e      	ldr	r3, [pc, #440]	@ (8001f88 <HAL_RCC_ClockConfig+0x1ec>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0307 	and.w	r3, r3, #7
 8001dd6:	683a      	ldr	r2, [r7, #0]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d001      	beq.n	8001de0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e0cf      	b.n	8001f80 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0302 	and.w	r3, r3, #2
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d010      	beq.n	8001e0e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689a      	ldr	r2, [r3, #8]
 8001df0:	4b66      	ldr	r3, [pc, #408]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d908      	bls.n	8001e0e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dfc:	4b63      	ldr	r3, [pc, #396]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	4960      	ldr	r1, [pc, #384]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0301 	and.w	r3, r3, #1
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d04c      	beq.n	8001eb4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	2b03      	cmp	r3, #3
 8001e20:	d107      	bne.n	8001e32 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e22:	4b5a      	ldr	r3, [pc, #360]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d121      	bne.n	8001e72 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e0a6      	b.n	8001f80 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d107      	bne.n	8001e4a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e3a:	4b54      	ldr	r3, [pc, #336]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d115      	bne.n	8001e72 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e09a      	b.n	8001f80 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d107      	bne.n	8001e62 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e52:	4b4e      	ldr	r3, [pc, #312]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d109      	bne.n	8001e72 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e08e      	b.n	8001f80 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e62:	4b4a      	ldr	r3, [pc, #296]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d101      	bne.n	8001e72 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e086      	b.n	8001f80 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e72:	4b46      	ldr	r3, [pc, #280]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f023 0203 	bic.w	r2, r3, #3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	4943      	ldr	r1, [pc, #268]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001e80:	4313      	orrs	r3, r2
 8001e82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e84:	f7fe ff66 	bl	8000d54 <HAL_GetTick>
 8001e88:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e8a:	e00a      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e8c:	f7fe ff62 	bl	8000d54 <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d901      	bls.n	8001ea2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e06e      	b.n	8001f80 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ea2:	4b3a      	ldr	r3, [pc, #232]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f003 020c 	and.w	r2, r3, #12
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d1eb      	bne.n	8001e8c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d010      	beq.n	8001ee2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	689a      	ldr	r2, [r3, #8]
 8001ec4:	4b31      	ldr	r3, [pc, #196]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d208      	bcs.n	8001ee2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ed0:	4b2e      	ldr	r3, [pc, #184]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	492b      	ldr	r1, [pc, #172]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ee2:	4b29      	ldr	r3, [pc, #164]	@ (8001f88 <HAL_RCC_ClockConfig+0x1ec>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0307 	and.w	r3, r3, #7
 8001eea:	683a      	ldr	r2, [r7, #0]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d210      	bcs.n	8001f12 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ef0:	4b25      	ldr	r3, [pc, #148]	@ (8001f88 <HAL_RCC_ClockConfig+0x1ec>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f023 0207 	bic.w	r2, r3, #7
 8001ef8:	4923      	ldr	r1, [pc, #140]	@ (8001f88 <HAL_RCC_ClockConfig+0x1ec>)
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f00:	4b21      	ldr	r3, [pc, #132]	@ (8001f88 <HAL_RCC_ClockConfig+0x1ec>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 0307 	and.w	r3, r3, #7
 8001f08:	683a      	ldr	r2, [r7, #0]
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d001      	beq.n	8001f12 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e036      	b.n	8001f80 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0304 	and.w	r3, r3, #4
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d008      	beq.n	8001f30 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	68db      	ldr	r3, [r3, #12]
 8001f2a:	4918      	ldr	r1, [pc, #96]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0308 	and.w	r3, r3, #8
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d009      	beq.n	8001f50 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f3c:	4b13      	ldr	r3, [pc, #76]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	691b      	ldr	r3, [r3, #16]
 8001f48:	00db      	lsls	r3, r3, #3
 8001f4a:	4910      	ldr	r1, [pc, #64]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f50:	f000 f824 	bl	8001f9c <HAL_RCC_GetSysClockFreq>
 8001f54:	4602      	mov	r2, r0
 8001f56:	4b0d      	ldr	r3, [pc, #52]	@ (8001f8c <HAL_RCC_ClockConfig+0x1f0>)
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	091b      	lsrs	r3, r3, #4
 8001f5c:	f003 030f 	and.w	r3, r3, #15
 8001f60:	490b      	ldr	r1, [pc, #44]	@ (8001f90 <HAL_RCC_ClockConfig+0x1f4>)
 8001f62:	5ccb      	ldrb	r3, [r1, r3]
 8001f64:	f003 031f 	and.w	r3, r3, #31
 8001f68:	fa22 f303 	lsr.w	r3, r2, r3
 8001f6c:	4a09      	ldr	r2, [pc, #36]	@ (8001f94 <HAL_RCC_ClockConfig+0x1f8>)
 8001f6e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001f70:	4b09      	ldr	r3, [pc, #36]	@ (8001f98 <HAL_RCC_ClockConfig+0x1fc>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7fe fe9d 	bl	8000cb4 <HAL_InitTick>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	72fb      	strb	r3, [r7, #11]

  return status;
 8001f7e:	7afb      	ldrb	r3, [r7, #11]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3710      	adds	r7, #16
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40022000 	.word	0x40022000
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	08004a0c 	.word	0x08004a0c
 8001f94:	20000000 	.word	0x20000000
 8001f98:	20000004 	.word	0x20000004

08001f9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b089      	sub	sp, #36	@ 0x24
 8001fa0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	61fb      	str	r3, [r7, #28]
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001faa:	4b3e      	ldr	r3, [pc, #248]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f003 030c 	and.w	r3, r3, #12
 8001fb2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fb4:	4b3b      	ldr	r3, [pc, #236]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	f003 0303 	and.w	r3, r3, #3
 8001fbc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d005      	beq.n	8001fd0 <HAL_RCC_GetSysClockFreq+0x34>
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	2b0c      	cmp	r3, #12
 8001fc8:	d121      	bne.n	800200e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d11e      	bne.n	800200e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001fd0:	4b34      	ldr	r3, [pc, #208]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0308 	and.w	r3, r3, #8
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d107      	bne.n	8001fec <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001fdc:	4b31      	ldr	r3, [pc, #196]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fe2:	0a1b      	lsrs	r3, r3, #8
 8001fe4:	f003 030f 	and.w	r3, r3, #15
 8001fe8:	61fb      	str	r3, [r7, #28]
 8001fea:	e005      	b.n	8001ff8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001fec:	4b2d      	ldr	r3, [pc, #180]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	091b      	lsrs	r3, r3, #4
 8001ff2:	f003 030f 	and.w	r3, r3, #15
 8001ff6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001ff8:	4a2b      	ldr	r2, [pc, #172]	@ (80020a8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002000:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d10d      	bne.n	8002024 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800200c:	e00a      	b.n	8002024 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	2b04      	cmp	r3, #4
 8002012:	d102      	bne.n	800201a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002014:	4b25      	ldr	r3, [pc, #148]	@ (80020ac <HAL_RCC_GetSysClockFreq+0x110>)
 8002016:	61bb      	str	r3, [r7, #24]
 8002018:	e004      	b.n	8002024 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	2b08      	cmp	r3, #8
 800201e:	d101      	bne.n	8002024 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002020:	4b22      	ldr	r3, [pc, #136]	@ (80020ac <HAL_RCC_GetSysClockFreq+0x110>)
 8002022:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	2b0c      	cmp	r3, #12
 8002028:	d134      	bne.n	8002094 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800202a:	4b1e      	ldr	r3, [pc, #120]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	f003 0303 	and.w	r3, r3, #3
 8002032:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	2b02      	cmp	r3, #2
 8002038:	d003      	beq.n	8002042 <HAL_RCC_GetSysClockFreq+0xa6>
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	2b03      	cmp	r3, #3
 800203e:	d003      	beq.n	8002048 <HAL_RCC_GetSysClockFreq+0xac>
 8002040:	e005      	b.n	800204e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002042:	4b1a      	ldr	r3, [pc, #104]	@ (80020ac <HAL_RCC_GetSysClockFreq+0x110>)
 8002044:	617b      	str	r3, [r7, #20]
      break;
 8002046:	e005      	b.n	8002054 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002048:	4b18      	ldr	r3, [pc, #96]	@ (80020ac <HAL_RCC_GetSysClockFreq+0x110>)
 800204a:	617b      	str	r3, [r7, #20]
      break;
 800204c:	e002      	b.n	8002054 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	617b      	str	r3, [r7, #20]
      break;
 8002052:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002054:	4b13      	ldr	r3, [pc, #76]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	091b      	lsrs	r3, r3, #4
 800205a:	f003 0307 	and.w	r3, r3, #7
 800205e:	3301      	adds	r3, #1
 8002060:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002062:	4b10      	ldr	r3, [pc, #64]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	0a1b      	lsrs	r3, r3, #8
 8002068:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800206c:	697a      	ldr	r2, [r7, #20]
 800206e:	fb03 f202 	mul.w	r2, r3, r2
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	fbb2 f3f3 	udiv	r3, r2, r3
 8002078:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800207a:	4b0a      	ldr	r3, [pc, #40]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	0e5b      	lsrs	r3, r3, #25
 8002080:	f003 0303 	and.w	r3, r3, #3
 8002084:	3301      	adds	r3, #1
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800208a:	697a      	ldr	r2, [r7, #20]
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002092:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002094:	69bb      	ldr	r3, [r7, #24]
}
 8002096:	4618      	mov	r0, r3
 8002098:	3724      	adds	r7, #36	@ 0x24
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	40021000 	.word	0x40021000
 80020a8:	08004a24 	.word	0x08004a24
 80020ac:	00f42400 	.word	0x00f42400

080020b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020b4:	4b03      	ldr	r3, [pc, #12]	@ (80020c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80020b6:	681b      	ldr	r3, [r3, #0]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	20000000 	.word	0x20000000

080020c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80020cc:	f7ff fff0 	bl	80020b0 <HAL_RCC_GetHCLKFreq>
 80020d0:	4602      	mov	r2, r0
 80020d2:	4b06      	ldr	r3, [pc, #24]	@ (80020ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	0a1b      	lsrs	r3, r3, #8
 80020d8:	f003 0307 	and.w	r3, r3, #7
 80020dc:	4904      	ldr	r1, [pc, #16]	@ (80020f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80020de:	5ccb      	ldrb	r3, [r1, r3]
 80020e0:	f003 031f 	and.w	r3, r3, #31
 80020e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	40021000 	.word	0x40021000
 80020f0:	08004a1c 	.word	0x08004a1c

080020f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80020f8:	f7ff ffda 	bl	80020b0 <HAL_RCC_GetHCLKFreq>
 80020fc:	4602      	mov	r2, r0
 80020fe:	4b06      	ldr	r3, [pc, #24]	@ (8002118 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	0adb      	lsrs	r3, r3, #11
 8002104:	f003 0307 	and.w	r3, r3, #7
 8002108:	4904      	ldr	r1, [pc, #16]	@ (800211c <HAL_RCC_GetPCLK2Freq+0x28>)
 800210a:	5ccb      	ldrb	r3, [r1, r3]
 800210c:	f003 031f 	and.w	r3, r3, #31
 8002110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002114:	4618      	mov	r0, r3
 8002116:	bd80      	pop	{r7, pc}
 8002118:	40021000 	.word	0x40021000
 800211c:	08004a1c 	.word	0x08004a1c

08002120 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b086      	sub	sp, #24
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002128:	2300      	movs	r3, #0
 800212a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800212c:	4b2a      	ldr	r3, [pc, #168]	@ (80021d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800212e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002130:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d003      	beq.n	8002140 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002138:	f7ff f99a 	bl	8001470 <HAL_PWREx_GetVoltageRange>
 800213c:	6178      	str	r0, [r7, #20]
 800213e:	e014      	b.n	800216a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002140:	4b25      	ldr	r3, [pc, #148]	@ (80021d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002142:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002144:	4a24      	ldr	r2, [pc, #144]	@ (80021d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002146:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800214a:	6593      	str	r3, [r2, #88]	@ 0x58
 800214c:	4b22      	ldr	r3, [pc, #136]	@ (80021d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800214e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002150:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002154:	60fb      	str	r3, [r7, #12]
 8002156:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002158:	f7ff f98a 	bl	8001470 <HAL_PWREx_GetVoltageRange>
 800215c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800215e:	4b1e      	ldr	r3, [pc, #120]	@ (80021d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002162:	4a1d      	ldr	r2, [pc, #116]	@ (80021d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002164:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002168:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002170:	d10b      	bne.n	800218a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2b80      	cmp	r3, #128	@ 0x80
 8002176:	d919      	bls.n	80021ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2ba0      	cmp	r3, #160	@ 0xa0
 800217c:	d902      	bls.n	8002184 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800217e:	2302      	movs	r3, #2
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	e013      	b.n	80021ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002184:	2301      	movs	r3, #1
 8002186:	613b      	str	r3, [r7, #16]
 8002188:	e010      	b.n	80021ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2b80      	cmp	r3, #128	@ 0x80
 800218e:	d902      	bls.n	8002196 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002190:	2303      	movs	r3, #3
 8002192:	613b      	str	r3, [r7, #16]
 8002194:	e00a      	b.n	80021ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2b80      	cmp	r3, #128	@ 0x80
 800219a:	d102      	bne.n	80021a2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800219c:	2302      	movs	r3, #2
 800219e:	613b      	str	r3, [r7, #16]
 80021a0:	e004      	b.n	80021ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2b70      	cmp	r3, #112	@ 0x70
 80021a6:	d101      	bne.n	80021ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80021a8:	2301      	movs	r3, #1
 80021aa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80021ac:	4b0b      	ldr	r3, [pc, #44]	@ (80021dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f023 0207 	bic.w	r2, r3, #7
 80021b4:	4909      	ldr	r1, [pc, #36]	@ (80021dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80021bc:	4b07      	ldr	r3, [pc, #28]	@ (80021dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 0307 	and.w	r3, r3, #7
 80021c4:	693a      	ldr	r2, [r7, #16]
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d001      	beq.n	80021ce <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e000      	b.n	80021d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80021ce:	2300      	movs	r3, #0
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	3718      	adds	r7, #24
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	40021000 	.word	0x40021000
 80021dc:	40022000 	.word	0x40022000

080021e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b086      	sub	sp, #24
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80021e8:	2300      	movs	r3, #0
 80021ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80021ec:	2300      	movs	r3, #0
 80021ee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d041      	beq.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002200:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002204:	d02a      	beq.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002206:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800220a:	d824      	bhi.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800220c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002210:	d008      	beq.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002212:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002216:	d81e      	bhi.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002218:	2b00      	cmp	r3, #0
 800221a:	d00a      	beq.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800221c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002220:	d010      	beq.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002222:	e018      	b.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002224:	4b86      	ldr	r3, [pc, #536]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	4a85      	ldr	r2, [pc, #532]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800222a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800222e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002230:	e015      	b.n	800225e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	3304      	adds	r3, #4
 8002236:	2100      	movs	r1, #0
 8002238:	4618      	mov	r0, r3
 800223a:	f000 fabb 	bl	80027b4 <RCCEx_PLLSAI1_Config>
 800223e:	4603      	mov	r3, r0
 8002240:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002242:	e00c      	b.n	800225e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	3320      	adds	r3, #32
 8002248:	2100      	movs	r1, #0
 800224a:	4618      	mov	r0, r3
 800224c:	f000 fba6 	bl	800299c <RCCEx_PLLSAI2_Config>
 8002250:	4603      	mov	r3, r0
 8002252:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002254:	e003      	b.n	800225e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	74fb      	strb	r3, [r7, #19]
      break;
 800225a:	e000      	b.n	800225e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800225c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800225e:	7cfb      	ldrb	r3, [r7, #19]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d10b      	bne.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002264:	4b76      	ldr	r3, [pc, #472]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800226a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002272:	4973      	ldr	r1, [pc, #460]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002274:	4313      	orrs	r3, r2
 8002276:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800227a:	e001      	b.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800227c:	7cfb      	ldrb	r3, [r7, #19]
 800227e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d041      	beq.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002290:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002294:	d02a      	beq.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002296:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800229a:	d824      	bhi.n	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800229c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80022a0:	d008      	beq.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80022a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80022a6:	d81e      	bhi.n	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d00a      	beq.n	80022c2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80022ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022b0:	d010      	beq.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80022b2:	e018      	b.n	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80022b4:	4b62      	ldr	r3, [pc, #392]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	4a61      	ldr	r2, [pc, #388]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022be:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80022c0:	e015      	b.n	80022ee <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	3304      	adds	r3, #4
 80022c6:	2100      	movs	r1, #0
 80022c8:	4618      	mov	r0, r3
 80022ca:	f000 fa73 	bl	80027b4 <RCCEx_PLLSAI1_Config>
 80022ce:	4603      	mov	r3, r0
 80022d0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80022d2:	e00c      	b.n	80022ee <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	3320      	adds	r3, #32
 80022d8:	2100      	movs	r1, #0
 80022da:	4618      	mov	r0, r3
 80022dc:	f000 fb5e 	bl	800299c <RCCEx_PLLSAI2_Config>
 80022e0:	4603      	mov	r3, r0
 80022e2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80022e4:	e003      	b.n	80022ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	74fb      	strb	r3, [r7, #19]
      break;
 80022ea:	e000      	b.n	80022ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80022ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80022ee:	7cfb      	ldrb	r3, [r7, #19]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d10b      	bne.n	800230c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80022f4:	4b52      	ldr	r3, [pc, #328]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022fa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002302:	494f      	ldr	r1, [pc, #316]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002304:	4313      	orrs	r3, r2
 8002306:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800230a:	e001      	b.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800230c:	7cfb      	ldrb	r3, [r7, #19]
 800230e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002318:	2b00      	cmp	r3, #0
 800231a:	f000 80a0 	beq.w	800245e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800231e:	2300      	movs	r3, #0
 8002320:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002322:	4b47      	ldr	r3, [pc, #284]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002326:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d101      	bne.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800232e:	2301      	movs	r3, #1
 8002330:	e000      	b.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002332:	2300      	movs	r3, #0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d00d      	beq.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002338:	4b41      	ldr	r3, [pc, #260]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800233a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800233c:	4a40      	ldr	r2, [pc, #256]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800233e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002342:	6593      	str	r3, [r2, #88]	@ 0x58
 8002344:	4b3e      	ldr	r3, [pc, #248]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002346:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002348:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800234c:	60bb      	str	r3, [r7, #8]
 800234e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002350:	2301      	movs	r3, #1
 8002352:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002354:	4b3b      	ldr	r3, [pc, #236]	@ (8002444 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a3a      	ldr	r2, [pc, #232]	@ (8002444 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800235a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800235e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002360:	f7fe fcf8 	bl	8000d54 <HAL_GetTick>
 8002364:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002366:	e009      	b.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002368:	f7fe fcf4 	bl	8000d54 <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b02      	cmp	r3, #2
 8002374:	d902      	bls.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	74fb      	strb	r3, [r7, #19]
        break;
 800237a:	e005      	b.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800237c:	4b31      	ldr	r3, [pc, #196]	@ (8002444 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002384:	2b00      	cmp	r3, #0
 8002386:	d0ef      	beq.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002388:	7cfb      	ldrb	r3, [r7, #19]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d15c      	bne.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800238e:	4b2c      	ldr	r3, [pc, #176]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002390:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002394:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002398:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d01f      	beq.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023a6:	697a      	ldr	r2, [r7, #20]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d019      	beq.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80023ac:	4b24      	ldr	r3, [pc, #144]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023b6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80023b8:	4b21      	ldr	r3, [pc, #132]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023be:	4a20      	ldr	r2, [pc, #128]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80023c8:	4b1d      	ldr	r3, [pc, #116]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023ce:	4a1c      	ldr	r2, [pc, #112]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80023d8:	4a19      	ldr	r2, [pc, #100]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d016      	beq.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ea:	f7fe fcb3 	bl	8000d54 <HAL_GetTick>
 80023ee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023f0:	e00b      	b.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023f2:	f7fe fcaf 	bl	8000d54 <HAL_GetTick>
 80023f6:	4602      	mov	r2, r0
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002400:	4293      	cmp	r3, r2
 8002402:	d902      	bls.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002404:	2303      	movs	r3, #3
 8002406:	74fb      	strb	r3, [r7, #19]
            break;
 8002408:	e006      	b.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800240a:	4b0d      	ldr	r3, [pc, #52]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800240c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002410:	f003 0302 	and.w	r3, r3, #2
 8002414:	2b00      	cmp	r3, #0
 8002416:	d0ec      	beq.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002418:	7cfb      	ldrb	r3, [r7, #19]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d10c      	bne.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800241e:	4b08      	ldr	r3, [pc, #32]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002424:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800242e:	4904      	ldr	r1, [pc, #16]	@ (8002440 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002430:	4313      	orrs	r3, r2
 8002432:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002436:	e009      	b.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002438:	7cfb      	ldrb	r3, [r7, #19]
 800243a:	74bb      	strb	r3, [r7, #18]
 800243c:	e006      	b.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800243e:	bf00      	nop
 8002440:	40021000 	.word	0x40021000
 8002444:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002448:	7cfb      	ldrb	r3, [r7, #19]
 800244a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800244c:	7c7b      	ldrb	r3, [r7, #17]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d105      	bne.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002452:	4b9e      	ldr	r3, [pc, #632]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002456:	4a9d      	ldr	r2, [pc, #628]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002458:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800245c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 0301 	and.w	r3, r3, #1
 8002466:	2b00      	cmp	r3, #0
 8002468:	d00a      	beq.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800246a:	4b98      	ldr	r3, [pc, #608]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800246c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002470:	f023 0203 	bic.w	r2, r3, #3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002478:	4994      	ldr	r1, [pc, #592]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800247a:	4313      	orrs	r3, r2
 800247c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0302 	and.w	r3, r3, #2
 8002488:	2b00      	cmp	r3, #0
 800248a:	d00a      	beq.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800248c:	4b8f      	ldr	r3, [pc, #572]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800248e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002492:	f023 020c 	bic.w	r2, r3, #12
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800249a:	498c      	ldr	r1, [pc, #560]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800249c:	4313      	orrs	r3, r2
 800249e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 0304 	and.w	r3, r3, #4
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d00a      	beq.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80024ae:	4b87      	ldr	r3, [pc, #540]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024b4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024bc:	4983      	ldr	r1, [pc, #524]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024be:	4313      	orrs	r3, r2
 80024c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0308 	and.w	r3, r3, #8
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d00a      	beq.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80024d0:	4b7e      	ldr	r3, [pc, #504]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024d6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024de:	497b      	ldr	r1, [pc, #492]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024e0:	4313      	orrs	r3, r2
 80024e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0310 	and.w	r3, r3, #16
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d00a      	beq.n	8002508 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80024f2:	4b76      	ldr	r3, [pc, #472]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002500:	4972      	ldr	r1, [pc, #456]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002502:	4313      	orrs	r3, r2
 8002504:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0320 	and.w	r3, r3, #32
 8002510:	2b00      	cmp	r3, #0
 8002512:	d00a      	beq.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002514:	4b6d      	ldr	r3, [pc, #436]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800251a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002522:	496a      	ldr	r1, [pc, #424]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002524:	4313      	orrs	r3, r2
 8002526:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002532:	2b00      	cmp	r3, #0
 8002534:	d00a      	beq.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002536:	4b65      	ldr	r3, [pc, #404]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800253c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002544:	4961      	ldr	r1, [pc, #388]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002546:	4313      	orrs	r3, r2
 8002548:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002554:	2b00      	cmp	r3, #0
 8002556:	d00a      	beq.n	800256e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002558:	4b5c      	ldr	r3, [pc, #368]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800255a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800255e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002566:	4959      	ldr	r1, [pc, #356]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002568:	4313      	orrs	r3, r2
 800256a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002576:	2b00      	cmp	r3, #0
 8002578:	d00a      	beq.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800257a:	4b54      	ldr	r3, [pc, #336]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800257c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002580:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002588:	4950      	ldr	r1, [pc, #320]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800258a:	4313      	orrs	r3, r2
 800258c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002598:	2b00      	cmp	r3, #0
 800259a:	d00a      	beq.n	80025b2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800259c:	4b4b      	ldr	r3, [pc, #300]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800259e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025a2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025aa:	4948      	ldr	r1, [pc, #288]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025ac:	4313      	orrs	r3, r2
 80025ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00a      	beq.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80025be:	4b43      	ldr	r3, [pc, #268]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025c4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025cc:	493f      	ldr	r1, [pc, #252]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025ce:	4313      	orrs	r3, r2
 80025d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d028      	beq.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80025e0:	4b3a      	ldr	r3, [pc, #232]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025e6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80025ee:	4937      	ldr	r1, [pc, #220]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025f0:	4313      	orrs	r3, r2
 80025f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80025fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80025fe:	d106      	bne.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002600:	4b32      	ldr	r3, [pc, #200]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	4a31      	ldr	r2, [pc, #196]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002606:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800260a:	60d3      	str	r3, [r2, #12]
 800260c:	e011      	b.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002612:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002616:	d10c      	bne.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	3304      	adds	r3, #4
 800261c:	2101      	movs	r1, #1
 800261e:	4618      	mov	r0, r3
 8002620:	f000 f8c8 	bl	80027b4 <RCCEx_PLLSAI1_Config>
 8002624:	4603      	mov	r3, r0
 8002626:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002628:	7cfb      	ldrb	r3, [r7, #19]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800262e:	7cfb      	ldrb	r3, [r7, #19]
 8002630:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d028      	beq.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800263e:	4b23      	ldr	r3, [pc, #140]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002644:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800264c:	491f      	ldr	r1, [pc, #124]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800264e:	4313      	orrs	r3, r2
 8002650:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002658:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800265c:	d106      	bne.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800265e:	4b1b      	ldr	r3, [pc, #108]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002660:	68db      	ldr	r3, [r3, #12]
 8002662:	4a1a      	ldr	r2, [pc, #104]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002668:	60d3      	str	r3, [r2, #12]
 800266a:	e011      	b.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002670:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002674:	d10c      	bne.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	3304      	adds	r3, #4
 800267a:	2101      	movs	r1, #1
 800267c:	4618      	mov	r0, r3
 800267e:	f000 f899 	bl	80027b4 <RCCEx_PLLSAI1_Config>
 8002682:	4603      	mov	r3, r0
 8002684:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002686:	7cfb      	ldrb	r3, [r7, #19]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d001      	beq.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800268c:	7cfb      	ldrb	r3, [r7, #19]
 800268e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d02b      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800269c:	4b0b      	ldr	r3, [pc, #44]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800269e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026aa:	4908      	ldr	r1, [pc, #32]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80026ba:	d109      	bne.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026bc:	4b03      	ldr	r3, [pc, #12]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	4a02      	ldr	r2, [pc, #8]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80026c6:	60d3      	str	r3, [r2, #12]
 80026c8:	e014      	b.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80026ca:	bf00      	nop
 80026cc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80026d8:	d10c      	bne.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	3304      	adds	r3, #4
 80026de:	2101      	movs	r1, #1
 80026e0:	4618      	mov	r0, r3
 80026e2:	f000 f867 	bl	80027b4 <RCCEx_PLLSAI1_Config>
 80026e6:	4603      	mov	r3, r0
 80026e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026ea:	7cfb      	ldrb	r3, [r7, #19]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80026f0:	7cfb      	ldrb	r3, [r7, #19]
 80026f2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d02f      	beq.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002700:	4b2b      	ldr	r3, [pc, #172]	@ (80027b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002706:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800270e:	4928      	ldr	r1, [pc, #160]	@ (80027b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002710:	4313      	orrs	r3, r2
 8002712:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800271a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800271e:	d10d      	bne.n	800273c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	3304      	adds	r3, #4
 8002724:	2102      	movs	r1, #2
 8002726:	4618      	mov	r0, r3
 8002728:	f000 f844 	bl	80027b4 <RCCEx_PLLSAI1_Config>
 800272c:	4603      	mov	r3, r0
 800272e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002730:	7cfb      	ldrb	r3, [r7, #19]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d014      	beq.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002736:	7cfb      	ldrb	r3, [r7, #19]
 8002738:	74bb      	strb	r3, [r7, #18]
 800273a:	e011      	b.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002740:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002744:	d10c      	bne.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	3320      	adds	r3, #32
 800274a:	2102      	movs	r1, #2
 800274c:	4618      	mov	r0, r3
 800274e:	f000 f925 	bl	800299c <RCCEx_PLLSAI2_Config>
 8002752:	4603      	mov	r3, r0
 8002754:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002756:	7cfb      	ldrb	r3, [r7, #19]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d001      	beq.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800275c:	7cfb      	ldrb	r3, [r7, #19]
 800275e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002768:	2b00      	cmp	r3, #0
 800276a:	d00a      	beq.n	8002782 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800276c:	4b10      	ldr	r3, [pc, #64]	@ (80027b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800276e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002772:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800277a:	490d      	ldr	r1, [pc, #52]	@ (80027b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800277c:	4313      	orrs	r3, r2
 800277e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d00b      	beq.n	80027a6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800278e:	4b08      	ldr	r3, [pc, #32]	@ (80027b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002790:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002794:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800279e:	4904      	ldr	r1, [pc, #16]	@ (80027b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80027a6:	7cbb      	ldrb	r3, [r7, #18]
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3718      	adds	r7, #24
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	40021000 	.word	0x40021000

080027b4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80027be:	2300      	movs	r3, #0
 80027c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80027c2:	4b75      	ldr	r3, [pc, #468]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027c4:	68db      	ldr	r3, [r3, #12]
 80027c6:	f003 0303 	and.w	r3, r3, #3
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d018      	beq.n	8002800 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80027ce:	4b72      	ldr	r3, [pc, #456]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	f003 0203 	and.w	r2, r3, #3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	429a      	cmp	r2, r3
 80027dc:	d10d      	bne.n	80027fa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
       ||
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d009      	beq.n	80027fa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80027e6:	4b6c      	ldr	r3, [pc, #432]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	091b      	lsrs	r3, r3, #4
 80027ec:	f003 0307 	and.w	r3, r3, #7
 80027f0:	1c5a      	adds	r2, r3, #1
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
       ||
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d047      	beq.n	800288a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	73fb      	strb	r3, [r7, #15]
 80027fe:	e044      	b.n	800288a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2b03      	cmp	r3, #3
 8002806:	d018      	beq.n	800283a <RCCEx_PLLSAI1_Config+0x86>
 8002808:	2b03      	cmp	r3, #3
 800280a:	d825      	bhi.n	8002858 <RCCEx_PLLSAI1_Config+0xa4>
 800280c:	2b01      	cmp	r3, #1
 800280e:	d002      	beq.n	8002816 <RCCEx_PLLSAI1_Config+0x62>
 8002810:	2b02      	cmp	r3, #2
 8002812:	d009      	beq.n	8002828 <RCCEx_PLLSAI1_Config+0x74>
 8002814:	e020      	b.n	8002858 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002816:	4b60      	ldr	r3, [pc, #384]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b00      	cmp	r3, #0
 8002820:	d11d      	bne.n	800285e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002826:	e01a      	b.n	800285e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002828:	4b5b      	ldr	r3, [pc, #364]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002830:	2b00      	cmp	r3, #0
 8002832:	d116      	bne.n	8002862 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002838:	e013      	b.n	8002862 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800283a:	4b57      	ldr	r3, [pc, #348]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d10f      	bne.n	8002866 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002846:	4b54      	ldr	r3, [pc, #336]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d109      	bne.n	8002866 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002856:	e006      	b.n	8002866 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	73fb      	strb	r3, [r7, #15]
      break;
 800285c:	e004      	b.n	8002868 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800285e:	bf00      	nop
 8002860:	e002      	b.n	8002868 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002862:	bf00      	nop
 8002864:	e000      	b.n	8002868 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002866:	bf00      	nop
    }

    if(status == HAL_OK)
 8002868:	7bfb      	ldrb	r3, [r7, #15]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d10d      	bne.n	800288a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800286e:	4b4a      	ldr	r3, [pc, #296]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002870:	68db      	ldr	r3, [r3, #12]
 8002872:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6819      	ldr	r1, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	3b01      	subs	r3, #1
 8002880:	011b      	lsls	r3, r3, #4
 8002882:	430b      	orrs	r3, r1
 8002884:	4944      	ldr	r1, [pc, #272]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002886:	4313      	orrs	r3, r2
 8002888:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800288a:	7bfb      	ldrb	r3, [r7, #15]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d17d      	bne.n	800298c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002890:	4b41      	ldr	r3, [pc, #260]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a40      	ldr	r2, [pc, #256]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002896:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800289a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800289c:	f7fe fa5a 	bl	8000d54 <HAL_GetTick>
 80028a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80028a2:	e009      	b.n	80028b8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80028a4:	f7fe fa56 	bl	8000d54 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d902      	bls.n	80028b8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	73fb      	strb	r3, [r7, #15]
        break;
 80028b6:	e005      	b.n	80028c4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80028b8:	4b37      	ldr	r3, [pc, #220]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d1ef      	bne.n	80028a4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80028c4:	7bfb      	ldrb	r3, [r7, #15]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d160      	bne.n	800298c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d111      	bne.n	80028f4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80028d0:	4b31      	ldr	r3, [pc, #196]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028d2:	691b      	ldr	r3, [r3, #16]
 80028d4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80028d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	6892      	ldr	r2, [r2, #8]
 80028e0:	0211      	lsls	r1, r2, #8
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	68d2      	ldr	r2, [r2, #12]
 80028e6:	0912      	lsrs	r2, r2, #4
 80028e8:	0452      	lsls	r2, r2, #17
 80028ea:	430a      	orrs	r2, r1
 80028ec:	492a      	ldr	r1, [pc, #168]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	610b      	str	r3, [r1, #16]
 80028f2:	e027      	b.n	8002944 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d112      	bne.n	8002920 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80028fa:	4b27      	ldr	r3, [pc, #156]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028fc:	691b      	ldr	r3, [r3, #16]
 80028fe:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002902:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	6892      	ldr	r2, [r2, #8]
 800290a:	0211      	lsls	r1, r2, #8
 800290c:	687a      	ldr	r2, [r7, #4]
 800290e:	6912      	ldr	r2, [r2, #16]
 8002910:	0852      	lsrs	r2, r2, #1
 8002912:	3a01      	subs	r2, #1
 8002914:	0552      	lsls	r2, r2, #21
 8002916:	430a      	orrs	r2, r1
 8002918:	491f      	ldr	r1, [pc, #124]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 800291a:	4313      	orrs	r3, r2
 800291c:	610b      	str	r3, [r1, #16]
 800291e:	e011      	b.n	8002944 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002920:	4b1d      	ldr	r3, [pc, #116]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002922:	691b      	ldr	r3, [r3, #16]
 8002924:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002928:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	6892      	ldr	r2, [r2, #8]
 8002930:	0211      	lsls	r1, r2, #8
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	6952      	ldr	r2, [r2, #20]
 8002936:	0852      	lsrs	r2, r2, #1
 8002938:	3a01      	subs	r2, #1
 800293a:	0652      	lsls	r2, r2, #25
 800293c:	430a      	orrs	r2, r1
 800293e:	4916      	ldr	r1, [pc, #88]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002940:	4313      	orrs	r3, r2
 8002942:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002944:	4b14      	ldr	r3, [pc, #80]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a13      	ldr	r2, [pc, #76]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 800294a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800294e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002950:	f7fe fa00 	bl	8000d54 <HAL_GetTick>
 8002954:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002956:	e009      	b.n	800296c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002958:	f7fe f9fc 	bl	8000d54 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b02      	cmp	r3, #2
 8002964:	d902      	bls.n	800296c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	73fb      	strb	r3, [r7, #15]
          break;
 800296a:	e005      	b.n	8002978 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800296c:	4b0a      	ldr	r3, [pc, #40]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002974:	2b00      	cmp	r3, #0
 8002976:	d0ef      	beq.n	8002958 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002978:	7bfb      	ldrb	r3, [r7, #15]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d106      	bne.n	800298c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800297e:	4b06      	ldr	r3, [pc, #24]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002980:	691a      	ldr	r2, [r3, #16]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	4904      	ldr	r1, [pc, #16]	@ (8002998 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002988:	4313      	orrs	r3, r2
 800298a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800298c:	7bfb      	ldrb	r3, [r7, #15]
}
 800298e:	4618      	mov	r0, r3
 8002990:	3710      	adds	r7, #16
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	40021000 	.word	0x40021000

0800299c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80029a6:	2300      	movs	r3, #0
 80029a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80029aa:	4b6a      	ldr	r3, [pc, #424]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029ac:	68db      	ldr	r3, [r3, #12]
 80029ae:	f003 0303 	and.w	r3, r3, #3
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d018      	beq.n	80029e8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80029b6:	4b67      	ldr	r3, [pc, #412]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029b8:	68db      	ldr	r3, [r3, #12]
 80029ba:	f003 0203 	and.w	r2, r3, #3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d10d      	bne.n	80029e2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
       ||
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d009      	beq.n	80029e2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80029ce:	4b61      	ldr	r3, [pc, #388]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	091b      	lsrs	r3, r3, #4
 80029d4:	f003 0307 	and.w	r3, r3, #7
 80029d8:	1c5a      	adds	r2, r3, #1
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
       ||
 80029de:	429a      	cmp	r2, r3
 80029e0:	d047      	beq.n	8002a72 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	73fb      	strb	r3, [r7, #15]
 80029e6:	e044      	b.n	8002a72 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2b03      	cmp	r3, #3
 80029ee:	d018      	beq.n	8002a22 <RCCEx_PLLSAI2_Config+0x86>
 80029f0:	2b03      	cmp	r3, #3
 80029f2:	d825      	bhi.n	8002a40 <RCCEx_PLLSAI2_Config+0xa4>
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d002      	beq.n	80029fe <RCCEx_PLLSAI2_Config+0x62>
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d009      	beq.n	8002a10 <RCCEx_PLLSAI2_Config+0x74>
 80029fc:	e020      	b.n	8002a40 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80029fe:	4b55      	ldr	r3, [pc, #340]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0302 	and.w	r3, r3, #2
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d11d      	bne.n	8002a46 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a0e:	e01a      	b.n	8002a46 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002a10:	4b50      	ldr	r3, [pc, #320]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d116      	bne.n	8002a4a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a20:	e013      	b.n	8002a4a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002a22:	4b4c      	ldr	r3, [pc, #304]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d10f      	bne.n	8002a4e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002a2e:	4b49      	ldr	r3, [pc, #292]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d109      	bne.n	8002a4e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002a3e:	e006      	b.n	8002a4e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	73fb      	strb	r3, [r7, #15]
      break;
 8002a44:	e004      	b.n	8002a50 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002a46:	bf00      	nop
 8002a48:	e002      	b.n	8002a50 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002a4a:	bf00      	nop
 8002a4c:	e000      	b.n	8002a50 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002a4e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002a50:	7bfb      	ldrb	r3, [r7, #15]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d10d      	bne.n	8002a72 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002a56:	4b3f      	ldr	r3, [pc, #252]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6819      	ldr	r1, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	3b01      	subs	r3, #1
 8002a68:	011b      	lsls	r3, r3, #4
 8002a6a:	430b      	orrs	r3, r1
 8002a6c:	4939      	ldr	r1, [pc, #228]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002a72:	7bfb      	ldrb	r3, [r7, #15]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d167      	bne.n	8002b48 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002a78:	4b36      	ldr	r3, [pc, #216]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a35      	ldr	r2, [pc, #212]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a84:	f7fe f966 	bl	8000d54 <HAL_GetTick>
 8002a88:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002a8a:	e009      	b.n	8002aa0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002a8c:	f7fe f962 	bl	8000d54 <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d902      	bls.n	8002aa0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	73fb      	strb	r3, [r7, #15]
        break;
 8002a9e:	e005      	b.n	8002aac <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002aa0:	4b2c      	ldr	r3, [pc, #176]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d1ef      	bne.n	8002a8c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002aac:	7bfb      	ldrb	r3, [r7, #15]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d14a      	bne.n	8002b48 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d111      	bne.n	8002adc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ab8:	4b26      	ldr	r3, [pc, #152]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002aba:	695b      	ldr	r3, [r3, #20]
 8002abc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002ac0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	6892      	ldr	r2, [r2, #8]
 8002ac8:	0211      	lsls	r1, r2, #8
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	68d2      	ldr	r2, [r2, #12]
 8002ace:	0912      	lsrs	r2, r2, #4
 8002ad0:	0452      	lsls	r2, r2, #17
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	491f      	ldr	r1, [pc, #124]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	614b      	str	r3, [r1, #20]
 8002ada:	e011      	b.n	8002b00 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002adc:	4b1d      	ldr	r3, [pc, #116]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ade:	695b      	ldr	r3, [r3, #20]
 8002ae0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002ae4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	6892      	ldr	r2, [r2, #8]
 8002aec:	0211      	lsls	r1, r2, #8
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	6912      	ldr	r2, [r2, #16]
 8002af2:	0852      	lsrs	r2, r2, #1
 8002af4:	3a01      	subs	r2, #1
 8002af6:	0652      	lsls	r2, r2, #25
 8002af8:	430a      	orrs	r2, r1
 8002afa:	4916      	ldr	r1, [pc, #88]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002b00:	4b14      	ldr	r3, [pc, #80]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a13      	ldr	r2, [pc, #76]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b0a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b0c:	f7fe f922 	bl	8000d54 <HAL_GetTick>
 8002b10:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002b12:	e009      	b.n	8002b28 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002b14:	f7fe f91e 	bl	8000d54 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d902      	bls.n	8002b28 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	73fb      	strb	r3, [r7, #15]
          break;
 8002b26:	e005      	b.n	8002b34 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002b28:	4b0a      	ldr	r3, [pc, #40]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d0ef      	beq.n	8002b14 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002b34:	7bfb      	ldrb	r3, [r7, #15]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d106      	bne.n	8002b48 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002b3a:	4b06      	ldr	r3, [pc, #24]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b3c:	695a      	ldr	r2, [r3, #20]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	695b      	ldr	r3, [r3, #20]
 8002b42:	4904      	ldr	r1, [pc, #16]	@ (8002b54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b44:	4313      	orrs	r3, r2
 8002b46:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002b48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	40021000 	.word	0x40021000

08002b58 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d079      	beq.n	8002c5e <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d106      	bne.n	8002b84 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f7fd fec6 	bl	8000910 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2202      	movs	r2, #2
 8002b88:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	f003 0310 	and.w	r3, r3, #16
 8002b96:	2b10      	cmp	r3, #16
 8002b98:	d058      	beq.n	8002c4c <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	22ca      	movs	r2, #202	@ 0xca
 8002ba0:	625a      	str	r2, [r3, #36]	@ 0x24
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	2253      	movs	r2, #83	@ 0x53
 8002ba8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 f880 	bl	8002cb0 <RTC_EnterInitMode>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8002bb4:	7bfb      	ldrb	r3, [r7, #15]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d127      	bne.n	8002c0a <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	6812      	ldr	r2, [r2, #0]
 8002bc4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8002bc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002bcc:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	6899      	ldr	r1, [r3, #8]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685a      	ldr	r2, [r3, #4]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	691b      	ldr	r3, [r3, #16]
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	699b      	ldr	r3, [r3, #24]
 8002be2:	431a      	orrs	r2, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	430a      	orrs	r2, r1
 8002bea:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	68d2      	ldr	r2, [r2, #12]
 8002bf4:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	6919      	ldr	r1, [r3, #16]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	041a      	lsls	r2, r3, #16
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	430a      	orrs	r2, r1
 8002c08:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f000 f884 	bl	8002d18 <RTC_ExitInitMode>
 8002c10:	4603      	mov	r3, r0
 8002c12:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8002c14:	7bfb      	ldrb	r3, [r7, #15]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d113      	bne.n	8002c42 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f022 0203 	bic.w	r2, r2, #3
 8002c28:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	69da      	ldr	r2, [r3, #28]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	695b      	ldr	r3, [r3, #20]
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	22ff      	movs	r2, #255	@ 0xff
 8002c48:	625a      	str	r2, [r3, #36]	@ 0x24
 8002c4a:	e001      	b.n	8002c50 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002c50:	7bfb      	ldrb	r3, [r7, #15]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d103      	bne.n	8002c5e <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3710      	adds	r7, #16
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a0d      	ldr	r2, [pc, #52]	@ (8002cac <HAL_RTC_WaitForSynchro+0x44>)
 8002c76:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8002c78:	f7fe f86c 	bl	8000d54 <HAL_GetTick>
 8002c7c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002c7e:	e009      	b.n	8002c94 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002c80:	f7fe f868 	bl	8000d54 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c8e:	d901      	bls.n	8002c94 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e007      	b.n	8002ca4 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	f003 0320 	and.w	r3, r3, #32
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d0ee      	beq.n	8002c80 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3710      	adds	r7, #16
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	0003ff5f 	.word	0x0003ff5f

08002cb0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d120      	bne.n	8002d0c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f04f 32ff 	mov.w	r2, #4294967295
 8002cd2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002cd4:	f7fe f83e 	bl	8000d54 <HAL_GetTick>
 8002cd8:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002cda:	e00d      	b.n	8002cf8 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8002cdc:	f7fe f83a 	bl	8000d54 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002cea:	d905      	bls.n	8002cf8 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8002cec:	2303      	movs	r3, #3
 8002cee:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2203      	movs	r2, #3
 8002cf4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d102      	bne.n	8002d0c <RTC_EnterInitMode+0x5c>
 8002d06:	7bfb      	ldrb	r3, [r7, #15]
 8002d08:	2b03      	cmp	r3, #3
 8002d0a:	d1e7      	bne.n	8002cdc <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8002d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3710      	adds	r7, #16
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
	...

08002d18 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b084      	sub	sp, #16
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d20:	2300      	movs	r3, #0
 8002d22:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8002d24:	4b1a      	ldr	r3, [pc, #104]	@ (8002d90 <RTC_ExitInitMode+0x78>)
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	4a19      	ldr	r2, [pc, #100]	@ (8002d90 <RTC_ExitInitMode+0x78>)
 8002d2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d2e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8002d30:	4b17      	ldr	r3, [pc, #92]	@ (8002d90 <RTC_ExitInitMode+0x78>)
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f003 0320 	and.w	r3, r3, #32
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d10c      	bne.n	8002d56 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f7ff ff93 	bl	8002c68 <HAL_RTC_WaitForSynchro>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d01e      	beq.n	8002d86 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2203      	movs	r2, #3
 8002d4c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	73fb      	strb	r3, [r7, #15]
 8002d54:	e017      	b.n	8002d86 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002d56:	4b0e      	ldr	r3, [pc, #56]	@ (8002d90 <RTC_ExitInitMode+0x78>)
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	4a0d      	ldr	r2, [pc, #52]	@ (8002d90 <RTC_ExitInitMode+0x78>)
 8002d5c:	f023 0320 	bic.w	r3, r3, #32
 8002d60:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f7ff ff80 	bl	8002c68 <HAL_RTC_WaitForSynchro>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d005      	beq.n	8002d7a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2203      	movs	r2, #3
 8002d72:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002d7a:	4b05      	ldr	r3, [pc, #20]	@ (8002d90 <RTC_ExitInitMode+0x78>)
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	4a04      	ldr	r2, [pc, #16]	@ (8002d90 <RTC_ExitInitMode+0x78>)
 8002d80:	f043 0320 	orr.w	r3, r3, #32
 8002d84:	6093      	str	r3, [r2, #8]
  }

  return status;
 8002d86:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3710      	adds	r7, #16
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40002800 	.word	0x40002800

08002d94 <HAL_RTCEx_SetWakeUpTimer_IT>:
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
#else
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
#endif
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b086      	sub	sp, #24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	607a      	str	r2, [r7, #4]
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d101      	bne.n	8002dae <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8002daa:	2302      	movs	r3, #2
 8002dac:	e07f      	b.n	8002eae <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2201      	movs	r2, #1
 8002db2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2202      	movs	r2, #2
 8002dba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	22ca      	movs	r2, #202	@ 0xca
 8002dc4:	625a      	str	r2, [r3, #36]	@ 0x24
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2253      	movs	r2, #83	@ 0x53
 8002dcc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	689a      	ldr	r2, [r3, #8]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ddc:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	b2da      	uxtb	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002dee:	60da      	str	r2, [r3, #12]
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
#else
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d120      	bne.n	8002e40 <HAL_RTCEx_SetWakeUpTimer_IT+0xac>
#endif
  {
    tickstart = HAL_GetTick();
 8002dfe:	f7fd ffa9 	bl	8000d54 <HAL_GetTick>
 8002e02:	6178      	str	r0, [r7, #20]
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
#else
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8002e04:	e015      	b.n	8002e32 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
#endif
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002e06:	f7fd ffa5 	bl	8000d54 <HAL_GetTick>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e14:	d90d      	bls.n	8002e32 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	22ff      	movs	r2, #255	@ 0xff
 8002e1c:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2203      	movs	r2, #3
 8002e22:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e03d      	b.n	8002eae <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	f003 0304 	and.w	r3, r3, #4
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d0e2      	beq.n	8002e06 <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Configure the Wakeup Timer counter and auto clear value */
  hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos));
#else
  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	68ba      	ldr	r2, [r7, #8]
 8002e46:	615a      	str	r2, [r3, #20]
#endif

  /* Configure the clock source */
  MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f023 0107 	bic.w	r1, r3, #7
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	609a      	str	r2, [r3, #8]
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
  }
#else /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8002e5c:	4b16      	ldr	r3, [pc, #88]	@ (8002eb8 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a15      	ldr	r2, [pc, #84]	@ (8002eb8 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8002e62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e66:	6013      	str	r3, [r2, #0]
#endif /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8002e68:	4b13      	ldr	r3, [pc, #76]	@ (8002eb8 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	4a12      	ldr	r2, [pc, #72]	@ (8002eb8 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8002e6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e72:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689a      	ldr	r2, [r3, #8]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e82:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	689a      	ldr	r2, [r3, #8]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002e92:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	22ff      	movs	r2, #255	@ 0xff
 8002e9a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3718      	adds	r7, #24
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	40010400 	.word	0x40010400

08002ebc <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @brief  Deactivate wake up timer counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d101      	bne.n	8002ed2 <HAL_RTCEx_DeactivateWakeUpTimer+0x16>
 8002ece:	2302      	movs	r3, #2
 8002ed0:	e04d      	b.n	8002f6e <HAL_RTCEx_DeactivateWakeUpTimer+0xb2>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2202      	movs	r2, #2
 8002ede:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	22ca      	movs	r2, #202	@ 0xca
 8002ee8:	625a      	str	r2, [r3, #36]	@ 0x24
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2253      	movs	r2, #83	@ 0x53
 8002ef0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	689a      	ldr	r2, [r3, #8]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f00:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	689a      	ldr	r2, [r3, #8]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002f10:	609a      	str	r2, [r3, #8]

  tickstart = HAL_GetTick();
 8002f12:	f7fd ff1f 	bl	8000d54 <HAL_GetTick>
 8002f16:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8002f18:	e015      	b.n	8002f46 <HAL_RTCEx_DeactivateWakeUpTimer+0x8a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002f1a:	f7fd ff1b 	bl	8000d54 <HAL_GetTick>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f28:	d90d      	bls.n	8002f46 <HAL_RTCEx_DeactivateWakeUpTimer+0x8a>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	22ff      	movs	r2, #255	@ 0xff
 8002f30:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2203      	movs	r2, #3
 8002f36:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e013      	b.n	8002f6e <HAL_RTCEx_DeactivateWakeUpTimer+0xb2>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	f003 0304 	and.w	r3, r3, #4
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d0e2      	beq.n	8002f1a <HAL_RTCEx_DeactivateWakeUpTimer+0x5e>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	22ff      	movs	r2, #255	@ 0xff
 8002f5a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3710      	adds	r7, #16
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
	...

08002f78 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8002f80:	4b0f      	ldr	r3, [pc, #60]	@ (8002fc0 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 8002f82:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002f86:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00b      	beq.n	8002fae <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	b2da      	uxtb	r2, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002fa6:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f7fd fae1 	bl	8000570 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8002fb6:	bf00      	nop
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	40010400 	.word	0x40010400

08002fc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d101      	bne.n	8002fd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e040      	b.n	8003058 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d106      	bne.n	8002fec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f7fd fccc 	bl	8000984 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2224      	movs	r2, #36	@ 0x24
 8002ff0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f022 0201 	bic.w	r2, r2, #1
 8003000:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003006:	2b00      	cmp	r3, #0
 8003008:	d002      	beq.n	8003010 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f000 fb6a 	bl	80036e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f000 f8af 	bl	8003174 <UART_SetConfig>
 8003016:	4603      	mov	r3, r0
 8003018:	2b01      	cmp	r3, #1
 800301a:	d101      	bne.n	8003020 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e01b      	b.n	8003058 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	685a      	ldr	r2, [r3, #4]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800302e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	689a      	ldr	r2, [r3, #8]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800303e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f042 0201 	orr.w	r2, r2, #1
 800304e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f000 fbe9 	bl	8003828 <UART_CheckIdleState>
 8003056:	4603      	mov	r3, r0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3708      	adds	r7, #8
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b08a      	sub	sp, #40	@ 0x28
 8003064:	af02      	add	r7, sp, #8
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	603b      	str	r3, [r7, #0]
 800306c:	4613      	mov	r3, r2
 800306e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003074:	2b20      	cmp	r3, #32
 8003076:	d177      	bne.n	8003168 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d002      	beq.n	8003084 <HAL_UART_Transmit+0x24>
 800307e:	88fb      	ldrh	r3, [r7, #6]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d101      	bne.n	8003088 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e070      	b.n	800316a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2200      	movs	r2, #0
 800308c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2221      	movs	r2, #33	@ 0x21
 8003094:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003096:	f7fd fe5d 	bl	8000d54 <HAL_GetTick>
 800309a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	88fa      	ldrh	r2, [r7, #6]
 80030a0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	88fa      	ldrh	r2, [r7, #6]
 80030a8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030b4:	d108      	bne.n	80030c8 <HAL_UART_Transmit+0x68>
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	691b      	ldr	r3, [r3, #16]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d104      	bne.n	80030c8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80030be:	2300      	movs	r3, #0
 80030c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	61bb      	str	r3, [r7, #24]
 80030c6:	e003      	b.n	80030d0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030cc:	2300      	movs	r3, #0
 80030ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80030d0:	e02f      	b.n	8003132 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	9300      	str	r3, [sp, #0]
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	2200      	movs	r2, #0
 80030da:	2180      	movs	r1, #128	@ 0x80
 80030dc:	68f8      	ldr	r0, [r7, #12]
 80030de:	f000 fc4b 	bl	8003978 <UART_WaitOnFlagUntilTimeout>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d004      	beq.n	80030f2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2220      	movs	r2, #32
 80030ec:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e03b      	b.n	800316a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d10b      	bne.n	8003110 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	881a      	ldrh	r2, [r3, #0]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003104:	b292      	uxth	r2, r2
 8003106:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	3302      	adds	r3, #2
 800310c:	61bb      	str	r3, [r7, #24]
 800310e:	e007      	b.n	8003120 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	781a      	ldrb	r2, [r3, #0]
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	3301      	adds	r3, #1
 800311e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003126:	b29b      	uxth	r3, r3
 8003128:	3b01      	subs	r3, #1
 800312a:	b29a      	uxth	r2, r3
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003138:	b29b      	uxth	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1c9      	bne.n	80030d2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	9300      	str	r3, [sp, #0]
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	2200      	movs	r2, #0
 8003146:	2140      	movs	r1, #64	@ 0x40
 8003148:	68f8      	ldr	r0, [r7, #12]
 800314a:	f000 fc15 	bl	8003978 <UART_WaitOnFlagUntilTimeout>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d004      	beq.n	800315e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2220      	movs	r2, #32
 8003158:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e005      	b.n	800316a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2220      	movs	r2, #32
 8003162:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003164:	2300      	movs	r3, #0
 8003166:	e000      	b.n	800316a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003168:	2302      	movs	r3, #2
  }
}
 800316a:	4618      	mov	r0, r3
 800316c:	3720      	adds	r7, #32
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
	...

08003174 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003174:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003178:	b08a      	sub	sp, #40	@ 0x28
 800317a:	af00      	add	r7, sp, #0
 800317c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800317e:	2300      	movs	r3, #0
 8003180:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	689a      	ldr	r2, [r3, #8]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	691b      	ldr	r3, [r3, #16]
 800318c:	431a      	orrs	r2, r3
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	695b      	ldr	r3, [r3, #20]
 8003192:	431a      	orrs	r2, r3
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	69db      	ldr	r3, [r3, #28]
 8003198:	4313      	orrs	r3, r2
 800319a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	4ba4      	ldr	r3, [pc, #656]	@ (8003434 <UART_SetConfig+0x2c0>)
 80031a4:	4013      	ands	r3, r2
 80031a6:	68fa      	ldr	r2, [r7, #12]
 80031a8:	6812      	ldr	r2, [r2, #0]
 80031aa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80031ac:	430b      	orrs	r3, r1
 80031ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	68da      	ldr	r2, [r3, #12]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	430a      	orrs	r2, r1
 80031c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	699b      	ldr	r3, [r3, #24]
 80031ca:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a99      	ldr	r2, [pc, #612]	@ (8003438 <UART_SetConfig+0x2c4>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d004      	beq.n	80031e0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6a1b      	ldr	r3, [r3, #32]
 80031da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031dc:	4313      	orrs	r3, r2
 80031de:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031f0:	430a      	orrs	r2, r1
 80031f2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a90      	ldr	r2, [pc, #576]	@ (800343c <UART_SetConfig+0x2c8>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d126      	bne.n	800324c <UART_SetConfig+0xd8>
 80031fe:	4b90      	ldr	r3, [pc, #576]	@ (8003440 <UART_SetConfig+0x2cc>)
 8003200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003204:	f003 0303 	and.w	r3, r3, #3
 8003208:	2b03      	cmp	r3, #3
 800320a:	d81b      	bhi.n	8003244 <UART_SetConfig+0xd0>
 800320c:	a201      	add	r2, pc, #4	@ (adr r2, 8003214 <UART_SetConfig+0xa0>)
 800320e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003212:	bf00      	nop
 8003214:	08003225 	.word	0x08003225
 8003218:	08003235 	.word	0x08003235
 800321c:	0800322d 	.word	0x0800322d
 8003220:	0800323d 	.word	0x0800323d
 8003224:	2301      	movs	r3, #1
 8003226:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800322a:	e116      	b.n	800345a <UART_SetConfig+0x2e6>
 800322c:	2302      	movs	r3, #2
 800322e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003232:	e112      	b.n	800345a <UART_SetConfig+0x2e6>
 8003234:	2304      	movs	r3, #4
 8003236:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800323a:	e10e      	b.n	800345a <UART_SetConfig+0x2e6>
 800323c:	2308      	movs	r3, #8
 800323e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003242:	e10a      	b.n	800345a <UART_SetConfig+0x2e6>
 8003244:	2310      	movs	r3, #16
 8003246:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800324a:	e106      	b.n	800345a <UART_SetConfig+0x2e6>
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a7c      	ldr	r2, [pc, #496]	@ (8003444 <UART_SetConfig+0x2d0>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d138      	bne.n	80032c8 <UART_SetConfig+0x154>
 8003256:	4b7a      	ldr	r3, [pc, #488]	@ (8003440 <UART_SetConfig+0x2cc>)
 8003258:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800325c:	f003 030c 	and.w	r3, r3, #12
 8003260:	2b0c      	cmp	r3, #12
 8003262:	d82d      	bhi.n	80032c0 <UART_SetConfig+0x14c>
 8003264:	a201      	add	r2, pc, #4	@ (adr r2, 800326c <UART_SetConfig+0xf8>)
 8003266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800326a:	bf00      	nop
 800326c:	080032a1 	.word	0x080032a1
 8003270:	080032c1 	.word	0x080032c1
 8003274:	080032c1 	.word	0x080032c1
 8003278:	080032c1 	.word	0x080032c1
 800327c:	080032b1 	.word	0x080032b1
 8003280:	080032c1 	.word	0x080032c1
 8003284:	080032c1 	.word	0x080032c1
 8003288:	080032c1 	.word	0x080032c1
 800328c:	080032a9 	.word	0x080032a9
 8003290:	080032c1 	.word	0x080032c1
 8003294:	080032c1 	.word	0x080032c1
 8003298:	080032c1 	.word	0x080032c1
 800329c:	080032b9 	.word	0x080032b9
 80032a0:	2300      	movs	r3, #0
 80032a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032a6:	e0d8      	b.n	800345a <UART_SetConfig+0x2e6>
 80032a8:	2302      	movs	r3, #2
 80032aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032ae:	e0d4      	b.n	800345a <UART_SetConfig+0x2e6>
 80032b0:	2304      	movs	r3, #4
 80032b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032b6:	e0d0      	b.n	800345a <UART_SetConfig+0x2e6>
 80032b8:	2308      	movs	r3, #8
 80032ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032be:	e0cc      	b.n	800345a <UART_SetConfig+0x2e6>
 80032c0:	2310      	movs	r3, #16
 80032c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032c6:	e0c8      	b.n	800345a <UART_SetConfig+0x2e6>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a5e      	ldr	r2, [pc, #376]	@ (8003448 <UART_SetConfig+0x2d4>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d125      	bne.n	800331e <UART_SetConfig+0x1aa>
 80032d2:	4b5b      	ldr	r3, [pc, #364]	@ (8003440 <UART_SetConfig+0x2cc>)
 80032d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032d8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80032dc:	2b30      	cmp	r3, #48	@ 0x30
 80032de:	d016      	beq.n	800330e <UART_SetConfig+0x19a>
 80032e0:	2b30      	cmp	r3, #48	@ 0x30
 80032e2:	d818      	bhi.n	8003316 <UART_SetConfig+0x1a2>
 80032e4:	2b20      	cmp	r3, #32
 80032e6:	d00a      	beq.n	80032fe <UART_SetConfig+0x18a>
 80032e8:	2b20      	cmp	r3, #32
 80032ea:	d814      	bhi.n	8003316 <UART_SetConfig+0x1a2>
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d002      	beq.n	80032f6 <UART_SetConfig+0x182>
 80032f0:	2b10      	cmp	r3, #16
 80032f2:	d008      	beq.n	8003306 <UART_SetConfig+0x192>
 80032f4:	e00f      	b.n	8003316 <UART_SetConfig+0x1a2>
 80032f6:	2300      	movs	r3, #0
 80032f8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032fc:	e0ad      	b.n	800345a <UART_SetConfig+0x2e6>
 80032fe:	2302      	movs	r3, #2
 8003300:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003304:	e0a9      	b.n	800345a <UART_SetConfig+0x2e6>
 8003306:	2304      	movs	r3, #4
 8003308:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800330c:	e0a5      	b.n	800345a <UART_SetConfig+0x2e6>
 800330e:	2308      	movs	r3, #8
 8003310:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003314:	e0a1      	b.n	800345a <UART_SetConfig+0x2e6>
 8003316:	2310      	movs	r3, #16
 8003318:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800331c:	e09d      	b.n	800345a <UART_SetConfig+0x2e6>
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a4a      	ldr	r2, [pc, #296]	@ (800344c <UART_SetConfig+0x2d8>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d125      	bne.n	8003374 <UART_SetConfig+0x200>
 8003328:	4b45      	ldr	r3, [pc, #276]	@ (8003440 <UART_SetConfig+0x2cc>)
 800332a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800332e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003332:	2bc0      	cmp	r3, #192	@ 0xc0
 8003334:	d016      	beq.n	8003364 <UART_SetConfig+0x1f0>
 8003336:	2bc0      	cmp	r3, #192	@ 0xc0
 8003338:	d818      	bhi.n	800336c <UART_SetConfig+0x1f8>
 800333a:	2b80      	cmp	r3, #128	@ 0x80
 800333c:	d00a      	beq.n	8003354 <UART_SetConfig+0x1e0>
 800333e:	2b80      	cmp	r3, #128	@ 0x80
 8003340:	d814      	bhi.n	800336c <UART_SetConfig+0x1f8>
 8003342:	2b00      	cmp	r3, #0
 8003344:	d002      	beq.n	800334c <UART_SetConfig+0x1d8>
 8003346:	2b40      	cmp	r3, #64	@ 0x40
 8003348:	d008      	beq.n	800335c <UART_SetConfig+0x1e8>
 800334a:	e00f      	b.n	800336c <UART_SetConfig+0x1f8>
 800334c:	2300      	movs	r3, #0
 800334e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003352:	e082      	b.n	800345a <UART_SetConfig+0x2e6>
 8003354:	2302      	movs	r3, #2
 8003356:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800335a:	e07e      	b.n	800345a <UART_SetConfig+0x2e6>
 800335c:	2304      	movs	r3, #4
 800335e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003362:	e07a      	b.n	800345a <UART_SetConfig+0x2e6>
 8003364:	2308      	movs	r3, #8
 8003366:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800336a:	e076      	b.n	800345a <UART_SetConfig+0x2e6>
 800336c:	2310      	movs	r3, #16
 800336e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003372:	e072      	b.n	800345a <UART_SetConfig+0x2e6>
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a35      	ldr	r2, [pc, #212]	@ (8003450 <UART_SetConfig+0x2dc>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d12a      	bne.n	80033d4 <UART_SetConfig+0x260>
 800337e:	4b30      	ldr	r3, [pc, #192]	@ (8003440 <UART_SetConfig+0x2cc>)
 8003380:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003384:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003388:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800338c:	d01a      	beq.n	80033c4 <UART_SetConfig+0x250>
 800338e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003392:	d81b      	bhi.n	80033cc <UART_SetConfig+0x258>
 8003394:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003398:	d00c      	beq.n	80033b4 <UART_SetConfig+0x240>
 800339a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800339e:	d815      	bhi.n	80033cc <UART_SetConfig+0x258>
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d003      	beq.n	80033ac <UART_SetConfig+0x238>
 80033a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033a8:	d008      	beq.n	80033bc <UART_SetConfig+0x248>
 80033aa:	e00f      	b.n	80033cc <UART_SetConfig+0x258>
 80033ac:	2300      	movs	r3, #0
 80033ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033b2:	e052      	b.n	800345a <UART_SetConfig+0x2e6>
 80033b4:	2302      	movs	r3, #2
 80033b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033ba:	e04e      	b.n	800345a <UART_SetConfig+0x2e6>
 80033bc:	2304      	movs	r3, #4
 80033be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033c2:	e04a      	b.n	800345a <UART_SetConfig+0x2e6>
 80033c4:	2308      	movs	r3, #8
 80033c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033ca:	e046      	b.n	800345a <UART_SetConfig+0x2e6>
 80033cc:	2310      	movs	r3, #16
 80033ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033d2:	e042      	b.n	800345a <UART_SetConfig+0x2e6>
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a17      	ldr	r2, [pc, #92]	@ (8003438 <UART_SetConfig+0x2c4>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d13a      	bne.n	8003454 <UART_SetConfig+0x2e0>
 80033de:	4b18      	ldr	r3, [pc, #96]	@ (8003440 <UART_SetConfig+0x2cc>)
 80033e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80033e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80033ec:	d01a      	beq.n	8003424 <UART_SetConfig+0x2b0>
 80033ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80033f2:	d81b      	bhi.n	800342c <UART_SetConfig+0x2b8>
 80033f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033f8:	d00c      	beq.n	8003414 <UART_SetConfig+0x2a0>
 80033fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033fe:	d815      	bhi.n	800342c <UART_SetConfig+0x2b8>
 8003400:	2b00      	cmp	r3, #0
 8003402:	d003      	beq.n	800340c <UART_SetConfig+0x298>
 8003404:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003408:	d008      	beq.n	800341c <UART_SetConfig+0x2a8>
 800340a:	e00f      	b.n	800342c <UART_SetConfig+0x2b8>
 800340c:	2300      	movs	r3, #0
 800340e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003412:	e022      	b.n	800345a <UART_SetConfig+0x2e6>
 8003414:	2302      	movs	r3, #2
 8003416:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800341a:	e01e      	b.n	800345a <UART_SetConfig+0x2e6>
 800341c:	2304      	movs	r3, #4
 800341e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003422:	e01a      	b.n	800345a <UART_SetConfig+0x2e6>
 8003424:	2308      	movs	r3, #8
 8003426:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800342a:	e016      	b.n	800345a <UART_SetConfig+0x2e6>
 800342c:	2310      	movs	r3, #16
 800342e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003432:	e012      	b.n	800345a <UART_SetConfig+0x2e6>
 8003434:	efff69f3 	.word	0xefff69f3
 8003438:	40008000 	.word	0x40008000
 800343c:	40013800 	.word	0x40013800
 8003440:	40021000 	.word	0x40021000
 8003444:	40004400 	.word	0x40004400
 8003448:	40004800 	.word	0x40004800
 800344c:	40004c00 	.word	0x40004c00
 8003450:	40005000 	.word	0x40005000
 8003454:	2310      	movs	r3, #16
 8003456:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a9f      	ldr	r2, [pc, #636]	@ (80036dc <UART_SetConfig+0x568>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d17a      	bne.n	800355a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003464:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003468:	2b08      	cmp	r3, #8
 800346a:	d824      	bhi.n	80034b6 <UART_SetConfig+0x342>
 800346c:	a201      	add	r2, pc, #4	@ (adr r2, 8003474 <UART_SetConfig+0x300>)
 800346e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003472:	bf00      	nop
 8003474:	08003499 	.word	0x08003499
 8003478:	080034b7 	.word	0x080034b7
 800347c:	080034a1 	.word	0x080034a1
 8003480:	080034b7 	.word	0x080034b7
 8003484:	080034a7 	.word	0x080034a7
 8003488:	080034b7 	.word	0x080034b7
 800348c:	080034b7 	.word	0x080034b7
 8003490:	080034b7 	.word	0x080034b7
 8003494:	080034af 	.word	0x080034af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003498:	f7fe fe16 	bl	80020c8 <HAL_RCC_GetPCLK1Freq>
 800349c:	61f8      	str	r0, [r7, #28]
        break;
 800349e:	e010      	b.n	80034c2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034a0:	4b8f      	ldr	r3, [pc, #572]	@ (80036e0 <UART_SetConfig+0x56c>)
 80034a2:	61fb      	str	r3, [r7, #28]
        break;
 80034a4:	e00d      	b.n	80034c2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034a6:	f7fe fd79 	bl	8001f9c <HAL_RCC_GetSysClockFreq>
 80034aa:	61f8      	str	r0, [r7, #28]
        break;
 80034ac:	e009      	b.n	80034c2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034b2:	61fb      	str	r3, [r7, #28]
        break;
 80034b4:	e005      	b.n	80034c2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80034b6:	2300      	movs	r3, #0
 80034b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80034c0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f000 80fb 	beq.w	80036c0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	685a      	ldr	r2, [r3, #4]
 80034ce:	4613      	mov	r3, r2
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	4413      	add	r3, r2
 80034d4:	69fa      	ldr	r2, [r7, #28]
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d305      	bcc.n	80034e6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80034e0:	69fa      	ldr	r2, [r7, #28]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d903      	bls.n	80034ee <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80034ec:	e0e8      	b.n	80036c0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	2200      	movs	r2, #0
 80034f2:	461c      	mov	r4, r3
 80034f4:	4615      	mov	r5, r2
 80034f6:	f04f 0200 	mov.w	r2, #0
 80034fa:	f04f 0300 	mov.w	r3, #0
 80034fe:	022b      	lsls	r3, r5, #8
 8003500:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003504:	0222      	lsls	r2, r4, #8
 8003506:	68f9      	ldr	r1, [r7, #12]
 8003508:	6849      	ldr	r1, [r1, #4]
 800350a:	0849      	lsrs	r1, r1, #1
 800350c:	2000      	movs	r0, #0
 800350e:	4688      	mov	r8, r1
 8003510:	4681      	mov	r9, r0
 8003512:	eb12 0a08 	adds.w	sl, r2, r8
 8003516:	eb43 0b09 	adc.w	fp, r3, r9
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	603b      	str	r3, [r7, #0]
 8003522:	607a      	str	r2, [r7, #4]
 8003524:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003528:	4650      	mov	r0, sl
 800352a:	4659      	mov	r1, fp
 800352c:	f7fc fea8 	bl	8000280 <__aeabi_uldivmod>
 8003530:	4602      	mov	r2, r0
 8003532:	460b      	mov	r3, r1
 8003534:	4613      	mov	r3, r2
 8003536:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003538:	69bb      	ldr	r3, [r7, #24]
 800353a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800353e:	d308      	bcc.n	8003552 <UART_SetConfig+0x3de>
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003546:	d204      	bcs.n	8003552 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	60da      	str	r2, [r3, #12]
 8003550:	e0b6      	b.n	80036c0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003558:	e0b2      	b.n	80036c0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	69db      	ldr	r3, [r3, #28]
 800355e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003562:	d15e      	bne.n	8003622 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003564:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003568:	2b08      	cmp	r3, #8
 800356a:	d828      	bhi.n	80035be <UART_SetConfig+0x44a>
 800356c:	a201      	add	r2, pc, #4	@ (adr r2, 8003574 <UART_SetConfig+0x400>)
 800356e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003572:	bf00      	nop
 8003574:	08003599 	.word	0x08003599
 8003578:	080035a1 	.word	0x080035a1
 800357c:	080035a9 	.word	0x080035a9
 8003580:	080035bf 	.word	0x080035bf
 8003584:	080035af 	.word	0x080035af
 8003588:	080035bf 	.word	0x080035bf
 800358c:	080035bf 	.word	0x080035bf
 8003590:	080035bf 	.word	0x080035bf
 8003594:	080035b7 	.word	0x080035b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003598:	f7fe fd96 	bl	80020c8 <HAL_RCC_GetPCLK1Freq>
 800359c:	61f8      	str	r0, [r7, #28]
        break;
 800359e:	e014      	b.n	80035ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80035a0:	f7fe fda8 	bl	80020f4 <HAL_RCC_GetPCLK2Freq>
 80035a4:	61f8      	str	r0, [r7, #28]
        break;
 80035a6:	e010      	b.n	80035ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035a8:	4b4d      	ldr	r3, [pc, #308]	@ (80036e0 <UART_SetConfig+0x56c>)
 80035aa:	61fb      	str	r3, [r7, #28]
        break;
 80035ac:	e00d      	b.n	80035ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035ae:	f7fe fcf5 	bl	8001f9c <HAL_RCC_GetSysClockFreq>
 80035b2:	61f8      	str	r0, [r7, #28]
        break;
 80035b4:	e009      	b.n	80035ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035ba:	61fb      	str	r3, [r7, #28]
        break;
 80035bc:	e005      	b.n	80035ca <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80035be:	2300      	movs	r3, #0
 80035c0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80035c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80035ca:	69fb      	ldr	r3, [r7, #28]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d077      	beq.n	80036c0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	005a      	lsls	r2, r3, #1
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	085b      	lsrs	r3, r3, #1
 80035da:	441a      	add	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035e4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	2b0f      	cmp	r3, #15
 80035ea:	d916      	bls.n	800361a <UART_SetConfig+0x4a6>
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035f2:	d212      	bcs.n	800361a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	f023 030f 	bic.w	r3, r3, #15
 80035fc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80035fe:	69bb      	ldr	r3, [r7, #24]
 8003600:	085b      	lsrs	r3, r3, #1
 8003602:	b29b      	uxth	r3, r3
 8003604:	f003 0307 	and.w	r3, r3, #7
 8003608:	b29a      	uxth	r2, r3
 800360a:	8afb      	ldrh	r3, [r7, #22]
 800360c:	4313      	orrs	r3, r2
 800360e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	8afa      	ldrh	r2, [r7, #22]
 8003616:	60da      	str	r2, [r3, #12]
 8003618:	e052      	b.n	80036c0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003620:	e04e      	b.n	80036c0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003622:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003626:	2b08      	cmp	r3, #8
 8003628:	d827      	bhi.n	800367a <UART_SetConfig+0x506>
 800362a:	a201      	add	r2, pc, #4	@ (adr r2, 8003630 <UART_SetConfig+0x4bc>)
 800362c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003630:	08003655 	.word	0x08003655
 8003634:	0800365d 	.word	0x0800365d
 8003638:	08003665 	.word	0x08003665
 800363c:	0800367b 	.word	0x0800367b
 8003640:	0800366b 	.word	0x0800366b
 8003644:	0800367b 	.word	0x0800367b
 8003648:	0800367b 	.word	0x0800367b
 800364c:	0800367b 	.word	0x0800367b
 8003650:	08003673 	.word	0x08003673
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003654:	f7fe fd38 	bl	80020c8 <HAL_RCC_GetPCLK1Freq>
 8003658:	61f8      	str	r0, [r7, #28]
        break;
 800365a:	e014      	b.n	8003686 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800365c:	f7fe fd4a 	bl	80020f4 <HAL_RCC_GetPCLK2Freq>
 8003660:	61f8      	str	r0, [r7, #28]
        break;
 8003662:	e010      	b.n	8003686 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003664:	4b1e      	ldr	r3, [pc, #120]	@ (80036e0 <UART_SetConfig+0x56c>)
 8003666:	61fb      	str	r3, [r7, #28]
        break;
 8003668:	e00d      	b.n	8003686 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800366a:	f7fe fc97 	bl	8001f9c <HAL_RCC_GetSysClockFreq>
 800366e:	61f8      	str	r0, [r7, #28]
        break;
 8003670:	e009      	b.n	8003686 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003672:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003676:	61fb      	str	r3, [r7, #28]
        break;
 8003678:	e005      	b.n	8003686 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800367a:	2300      	movs	r3, #0
 800367c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003684:	bf00      	nop
    }

    if (pclk != 0U)
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d019      	beq.n	80036c0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	085a      	lsrs	r2, r3, #1
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	441a      	add	r2, r3
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	fbb2 f3f3 	udiv	r3, r2, r3
 800369e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036a0:	69bb      	ldr	r3, [r7, #24]
 80036a2:	2b0f      	cmp	r3, #15
 80036a4:	d909      	bls.n	80036ba <UART_SetConfig+0x546>
 80036a6:	69bb      	ldr	r3, [r7, #24]
 80036a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036ac:	d205      	bcs.n	80036ba <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80036ae:	69bb      	ldr	r3, [r7, #24]
 80036b0:	b29a      	uxth	r2, r3
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	60da      	str	r2, [r3, #12]
 80036b8:	e002      	b.n	80036c0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2200      	movs	r2, #0
 80036c4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2200      	movs	r2, #0
 80036ca:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80036cc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3728      	adds	r7, #40	@ 0x28
 80036d4:	46bd      	mov	sp, r7
 80036d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036da:	bf00      	nop
 80036dc:	40008000 	.word	0x40008000
 80036e0:	00f42400 	.word	0x00f42400

080036e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f0:	f003 0308 	and.w	r3, r3, #8
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00a      	beq.n	800370e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	430a      	orrs	r2, r1
 800370c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00a      	beq.n	8003730 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	430a      	orrs	r2, r1
 800372e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003734:	f003 0302 	and.w	r3, r3, #2
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00a      	beq.n	8003752 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	430a      	orrs	r2, r1
 8003750:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003756:	f003 0304 	and.w	r3, r3, #4
 800375a:	2b00      	cmp	r3, #0
 800375c:	d00a      	beq.n	8003774 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	430a      	orrs	r2, r1
 8003772:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003778:	f003 0310 	and.w	r3, r3, #16
 800377c:	2b00      	cmp	r3, #0
 800377e:	d00a      	beq.n	8003796 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	430a      	orrs	r2, r1
 8003794:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379a:	f003 0320 	and.w	r3, r3, #32
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d00a      	beq.n	80037b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	430a      	orrs	r2, r1
 80037b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d01a      	beq.n	80037fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	430a      	orrs	r2, r1
 80037d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037e2:	d10a      	bne.n	80037fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	430a      	orrs	r2, r1
 80037f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003802:	2b00      	cmp	r3, #0
 8003804:	d00a      	beq.n	800381c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	430a      	orrs	r2, r1
 800381a:	605a      	str	r2, [r3, #4]
  }
}
 800381c:	bf00      	nop
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b098      	sub	sp, #96	@ 0x60
 800382c:	af02      	add	r7, sp, #8
 800382e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003838:	f7fd fa8c 	bl	8000d54 <HAL_GetTick>
 800383c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0308 	and.w	r3, r3, #8
 8003848:	2b08      	cmp	r3, #8
 800384a:	d12e      	bne.n	80038aa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800384c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003850:	9300      	str	r3, [sp, #0]
 8003852:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003854:	2200      	movs	r2, #0
 8003856:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f000 f88c 	bl	8003978 <UART_WaitOnFlagUntilTimeout>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d021      	beq.n	80038aa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800386c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800386e:	e853 3f00 	ldrex	r3, [r3]
 8003872:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003874:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003876:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800387a:	653b      	str	r3, [r7, #80]	@ 0x50
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	461a      	mov	r2, r3
 8003882:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003884:	647b      	str	r3, [r7, #68]	@ 0x44
 8003886:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003888:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800388a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800388c:	e841 2300 	strex	r3, r2, [r1]
 8003890:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003892:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003894:	2b00      	cmp	r3, #0
 8003896:	d1e6      	bne.n	8003866 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2220      	movs	r2, #32
 800389c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2200      	movs	r2, #0
 80038a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e062      	b.n	8003970 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0304 	and.w	r3, r3, #4
 80038b4:	2b04      	cmp	r3, #4
 80038b6:	d149      	bne.n	800394c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80038bc:	9300      	str	r3, [sp, #0]
 80038be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038c0:	2200      	movs	r2, #0
 80038c2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80038c6:	6878      	ldr	r0, [r7, #4]
 80038c8:	f000 f856 	bl	8003978 <UART_WaitOnFlagUntilTimeout>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d03c      	beq.n	800394c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038da:	e853 3f00 	ldrex	r3, [r3]
 80038de:	623b      	str	r3, [r7, #32]
   return(result);
 80038e0:	6a3b      	ldr	r3, [r7, #32]
 80038e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	461a      	mov	r2, r3
 80038ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80038f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80038f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038f8:	e841 2300 	strex	r3, r2, [r1]
 80038fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80038fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003900:	2b00      	cmp	r3, #0
 8003902:	d1e6      	bne.n	80038d2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	3308      	adds	r3, #8
 800390a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	e853 3f00 	ldrex	r3, [r3]
 8003912:	60fb      	str	r3, [r7, #12]
   return(result);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f023 0301 	bic.w	r3, r3, #1
 800391a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	3308      	adds	r3, #8
 8003922:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003924:	61fa      	str	r2, [r7, #28]
 8003926:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003928:	69b9      	ldr	r1, [r7, #24]
 800392a:	69fa      	ldr	r2, [r7, #28]
 800392c:	e841 2300 	strex	r3, r2, [r1]
 8003930:	617b      	str	r3, [r7, #20]
   return(result);
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d1e5      	bne.n	8003904 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2220      	movs	r2, #32
 800393c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003948:	2303      	movs	r3, #3
 800394a:	e011      	b.n	8003970 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2220      	movs	r2, #32
 8003950:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2220      	movs	r2, #32
 8003956:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800396e:	2300      	movs	r3, #0
}
 8003970:	4618      	mov	r0, r3
 8003972:	3758      	adds	r7, #88	@ 0x58
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}

08003978 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
 800397e:	60f8      	str	r0, [r7, #12]
 8003980:	60b9      	str	r1, [r7, #8]
 8003982:	603b      	str	r3, [r7, #0]
 8003984:	4613      	mov	r3, r2
 8003986:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003988:	e049      	b.n	8003a1e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003990:	d045      	beq.n	8003a1e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003992:	f7fd f9df 	bl	8000d54 <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	69ba      	ldr	r2, [r7, #24]
 800399e:	429a      	cmp	r2, r3
 80039a0:	d302      	bcc.n	80039a8 <UART_WaitOnFlagUntilTimeout+0x30>
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d101      	bne.n	80039ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80039a8:	2303      	movs	r3, #3
 80039aa:	e048      	b.n	8003a3e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0304 	and.w	r3, r3, #4
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d031      	beq.n	8003a1e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	69db      	ldr	r3, [r3, #28]
 80039c0:	f003 0308 	and.w	r3, r3, #8
 80039c4:	2b08      	cmp	r3, #8
 80039c6:	d110      	bne.n	80039ea <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2208      	movs	r2, #8
 80039ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80039d0:	68f8      	ldr	r0, [r7, #12]
 80039d2:	f000 f838 	bl	8003a46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2208      	movs	r2, #8
 80039da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2200      	movs	r2, #0
 80039e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e029      	b.n	8003a3e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	69db      	ldr	r3, [r3, #28]
 80039f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039f8:	d111      	bne.n	8003a1e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003a02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a04:	68f8      	ldr	r0, [r7, #12]
 8003a06:	f000 f81e 	bl	8003a46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2220      	movs	r2, #32
 8003a0e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e00f      	b.n	8003a3e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	69da      	ldr	r2, [r3, #28]
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	4013      	ands	r3, r2
 8003a28:	68ba      	ldr	r2, [r7, #8]
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	bf0c      	ite	eq
 8003a2e:	2301      	moveq	r3, #1
 8003a30:	2300      	movne	r3, #0
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	461a      	mov	r2, r3
 8003a36:	79fb      	ldrb	r3, [r7, #7]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d0a6      	beq.n	800398a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3710      	adds	r7, #16
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a46:	b480      	push	{r7}
 8003a48:	b095      	sub	sp, #84	@ 0x54
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a56:	e853 3f00 	ldrex	r3, [r3]
 8003a5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	461a      	mov	r2, r3
 8003a6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a6e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003a72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003a74:	e841 2300 	strex	r3, r2, [r1]
 8003a78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d1e6      	bne.n	8003a4e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	3308      	adds	r3, #8
 8003a86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	e853 3f00 	ldrex	r3, [r3]
 8003a8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	f023 0301 	bic.w	r3, r3, #1
 8003a96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	3308      	adds	r3, #8
 8003a9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003aa0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aa4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003aa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003aa8:	e841 2300 	strex	r3, r2, [r1]
 8003aac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1e5      	bne.n	8003a80 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d118      	bne.n	8003aee <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	e853 3f00 	ldrex	r3, [r3]
 8003ac8:	60bb      	str	r3, [r7, #8]
   return(result);
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	f023 0310 	bic.w	r3, r3, #16
 8003ad0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ada:	61bb      	str	r3, [r7, #24]
 8003adc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ade:	6979      	ldr	r1, [r7, #20]
 8003ae0:	69ba      	ldr	r2, [r7, #24]
 8003ae2:	e841 2300 	strex	r3, r2, [r1]
 8003ae6:	613b      	str	r3, [r7, #16]
   return(result);
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1e6      	bne.n	8003abc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2220      	movs	r2, #32
 8003af2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003b02:	bf00      	nop
 8003b04:	3754      	adds	r7, #84	@ 0x54
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr
	...

08003b10 <std>:
 8003b10:	2300      	movs	r3, #0
 8003b12:	b510      	push	{r4, lr}
 8003b14:	4604      	mov	r4, r0
 8003b16:	e9c0 3300 	strd	r3, r3, [r0]
 8003b1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003b1e:	6083      	str	r3, [r0, #8]
 8003b20:	8181      	strh	r1, [r0, #12]
 8003b22:	6643      	str	r3, [r0, #100]	@ 0x64
 8003b24:	81c2      	strh	r2, [r0, #14]
 8003b26:	6183      	str	r3, [r0, #24]
 8003b28:	4619      	mov	r1, r3
 8003b2a:	2208      	movs	r2, #8
 8003b2c:	305c      	adds	r0, #92	@ 0x5c
 8003b2e:	f000 f906 	bl	8003d3e <memset>
 8003b32:	4b0d      	ldr	r3, [pc, #52]	@ (8003b68 <std+0x58>)
 8003b34:	6263      	str	r3, [r4, #36]	@ 0x24
 8003b36:	4b0d      	ldr	r3, [pc, #52]	@ (8003b6c <std+0x5c>)
 8003b38:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8003b70 <std+0x60>)
 8003b3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003b74 <std+0x64>)
 8003b40:	6323      	str	r3, [r4, #48]	@ 0x30
 8003b42:	4b0d      	ldr	r3, [pc, #52]	@ (8003b78 <std+0x68>)
 8003b44:	6224      	str	r4, [r4, #32]
 8003b46:	429c      	cmp	r4, r3
 8003b48:	d006      	beq.n	8003b58 <std+0x48>
 8003b4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003b4e:	4294      	cmp	r4, r2
 8003b50:	d002      	beq.n	8003b58 <std+0x48>
 8003b52:	33d0      	adds	r3, #208	@ 0xd0
 8003b54:	429c      	cmp	r4, r3
 8003b56:	d105      	bne.n	8003b64 <std+0x54>
 8003b58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003b5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b60:	f000 b966 	b.w	8003e30 <__retarget_lock_init_recursive>
 8003b64:	bd10      	pop	{r4, pc}
 8003b66:	bf00      	nop
 8003b68:	08003cb9 	.word	0x08003cb9
 8003b6c:	08003cdb 	.word	0x08003cdb
 8003b70:	08003d13 	.word	0x08003d13
 8003b74:	08003d37 	.word	0x08003d37
 8003b78:	20000138 	.word	0x20000138

08003b7c <stdio_exit_handler>:
 8003b7c:	4a02      	ldr	r2, [pc, #8]	@ (8003b88 <stdio_exit_handler+0xc>)
 8003b7e:	4903      	ldr	r1, [pc, #12]	@ (8003b8c <stdio_exit_handler+0x10>)
 8003b80:	4803      	ldr	r0, [pc, #12]	@ (8003b90 <stdio_exit_handler+0x14>)
 8003b82:	f000 b869 	b.w	8003c58 <_fwalk_sglue>
 8003b86:	bf00      	nop
 8003b88:	2000000c 	.word	0x2000000c
 8003b8c:	080046d1 	.word	0x080046d1
 8003b90:	2000001c 	.word	0x2000001c

08003b94 <cleanup_stdio>:
 8003b94:	6841      	ldr	r1, [r0, #4]
 8003b96:	4b0c      	ldr	r3, [pc, #48]	@ (8003bc8 <cleanup_stdio+0x34>)
 8003b98:	4299      	cmp	r1, r3
 8003b9a:	b510      	push	{r4, lr}
 8003b9c:	4604      	mov	r4, r0
 8003b9e:	d001      	beq.n	8003ba4 <cleanup_stdio+0x10>
 8003ba0:	f000 fd96 	bl	80046d0 <_fflush_r>
 8003ba4:	68a1      	ldr	r1, [r4, #8]
 8003ba6:	4b09      	ldr	r3, [pc, #36]	@ (8003bcc <cleanup_stdio+0x38>)
 8003ba8:	4299      	cmp	r1, r3
 8003baa:	d002      	beq.n	8003bb2 <cleanup_stdio+0x1e>
 8003bac:	4620      	mov	r0, r4
 8003bae:	f000 fd8f 	bl	80046d0 <_fflush_r>
 8003bb2:	68e1      	ldr	r1, [r4, #12]
 8003bb4:	4b06      	ldr	r3, [pc, #24]	@ (8003bd0 <cleanup_stdio+0x3c>)
 8003bb6:	4299      	cmp	r1, r3
 8003bb8:	d004      	beq.n	8003bc4 <cleanup_stdio+0x30>
 8003bba:	4620      	mov	r0, r4
 8003bbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bc0:	f000 bd86 	b.w	80046d0 <_fflush_r>
 8003bc4:	bd10      	pop	{r4, pc}
 8003bc6:	bf00      	nop
 8003bc8:	20000138 	.word	0x20000138
 8003bcc:	200001a0 	.word	0x200001a0
 8003bd0:	20000208 	.word	0x20000208

08003bd4 <global_stdio_init.part.0>:
 8003bd4:	b510      	push	{r4, lr}
 8003bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8003c04 <global_stdio_init.part.0+0x30>)
 8003bd8:	4c0b      	ldr	r4, [pc, #44]	@ (8003c08 <global_stdio_init.part.0+0x34>)
 8003bda:	4a0c      	ldr	r2, [pc, #48]	@ (8003c0c <global_stdio_init.part.0+0x38>)
 8003bdc:	601a      	str	r2, [r3, #0]
 8003bde:	4620      	mov	r0, r4
 8003be0:	2200      	movs	r2, #0
 8003be2:	2104      	movs	r1, #4
 8003be4:	f7ff ff94 	bl	8003b10 <std>
 8003be8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003bec:	2201      	movs	r2, #1
 8003bee:	2109      	movs	r1, #9
 8003bf0:	f7ff ff8e 	bl	8003b10 <std>
 8003bf4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003bf8:	2202      	movs	r2, #2
 8003bfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bfe:	2112      	movs	r1, #18
 8003c00:	f7ff bf86 	b.w	8003b10 <std>
 8003c04:	20000270 	.word	0x20000270
 8003c08:	20000138 	.word	0x20000138
 8003c0c:	08003b7d 	.word	0x08003b7d

08003c10 <__sfp_lock_acquire>:
 8003c10:	4801      	ldr	r0, [pc, #4]	@ (8003c18 <__sfp_lock_acquire+0x8>)
 8003c12:	f000 b90e 	b.w	8003e32 <__retarget_lock_acquire_recursive>
 8003c16:	bf00      	nop
 8003c18:	20000279 	.word	0x20000279

08003c1c <__sfp_lock_release>:
 8003c1c:	4801      	ldr	r0, [pc, #4]	@ (8003c24 <__sfp_lock_release+0x8>)
 8003c1e:	f000 b909 	b.w	8003e34 <__retarget_lock_release_recursive>
 8003c22:	bf00      	nop
 8003c24:	20000279 	.word	0x20000279

08003c28 <__sinit>:
 8003c28:	b510      	push	{r4, lr}
 8003c2a:	4604      	mov	r4, r0
 8003c2c:	f7ff fff0 	bl	8003c10 <__sfp_lock_acquire>
 8003c30:	6a23      	ldr	r3, [r4, #32]
 8003c32:	b11b      	cbz	r3, 8003c3c <__sinit+0x14>
 8003c34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c38:	f7ff bff0 	b.w	8003c1c <__sfp_lock_release>
 8003c3c:	4b04      	ldr	r3, [pc, #16]	@ (8003c50 <__sinit+0x28>)
 8003c3e:	6223      	str	r3, [r4, #32]
 8003c40:	4b04      	ldr	r3, [pc, #16]	@ (8003c54 <__sinit+0x2c>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d1f5      	bne.n	8003c34 <__sinit+0xc>
 8003c48:	f7ff ffc4 	bl	8003bd4 <global_stdio_init.part.0>
 8003c4c:	e7f2      	b.n	8003c34 <__sinit+0xc>
 8003c4e:	bf00      	nop
 8003c50:	08003b95 	.word	0x08003b95
 8003c54:	20000270 	.word	0x20000270

08003c58 <_fwalk_sglue>:
 8003c58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c5c:	4607      	mov	r7, r0
 8003c5e:	4688      	mov	r8, r1
 8003c60:	4614      	mov	r4, r2
 8003c62:	2600      	movs	r6, #0
 8003c64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003c68:	f1b9 0901 	subs.w	r9, r9, #1
 8003c6c:	d505      	bpl.n	8003c7a <_fwalk_sglue+0x22>
 8003c6e:	6824      	ldr	r4, [r4, #0]
 8003c70:	2c00      	cmp	r4, #0
 8003c72:	d1f7      	bne.n	8003c64 <_fwalk_sglue+0xc>
 8003c74:	4630      	mov	r0, r6
 8003c76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c7a:	89ab      	ldrh	r3, [r5, #12]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d907      	bls.n	8003c90 <_fwalk_sglue+0x38>
 8003c80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003c84:	3301      	adds	r3, #1
 8003c86:	d003      	beq.n	8003c90 <_fwalk_sglue+0x38>
 8003c88:	4629      	mov	r1, r5
 8003c8a:	4638      	mov	r0, r7
 8003c8c:	47c0      	blx	r8
 8003c8e:	4306      	orrs	r6, r0
 8003c90:	3568      	adds	r5, #104	@ 0x68
 8003c92:	e7e9      	b.n	8003c68 <_fwalk_sglue+0x10>

08003c94 <iprintf>:
 8003c94:	b40f      	push	{r0, r1, r2, r3}
 8003c96:	b507      	push	{r0, r1, r2, lr}
 8003c98:	4906      	ldr	r1, [pc, #24]	@ (8003cb4 <iprintf+0x20>)
 8003c9a:	ab04      	add	r3, sp, #16
 8003c9c:	6808      	ldr	r0, [r1, #0]
 8003c9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ca2:	6881      	ldr	r1, [r0, #8]
 8003ca4:	9301      	str	r3, [sp, #4]
 8003ca6:	f000 f9e9 	bl	800407c <_vfiprintf_r>
 8003caa:	b003      	add	sp, #12
 8003cac:	f85d eb04 	ldr.w	lr, [sp], #4
 8003cb0:	b004      	add	sp, #16
 8003cb2:	4770      	bx	lr
 8003cb4:	20000018 	.word	0x20000018

08003cb8 <__sread>:
 8003cb8:	b510      	push	{r4, lr}
 8003cba:	460c      	mov	r4, r1
 8003cbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cc0:	f000 f868 	bl	8003d94 <_read_r>
 8003cc4:	2800      	cmp	r0, #0
 8003cc6:	bfab      	itete	ge
 8003cc8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003cca:	89a3      	ldrhlt	r3, [r4, #12]
 8003ccc:	181b      	addge	r3, r3, r0
 8003cce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003cd2:	bfac      	ite	ge
 8003cd4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003cd6:	81a3      	strhlt	r3, [r4, #12]
 8003cd8:	bd10      	pop	{r4, pc}

08003cda <__swrite>:
 8003cda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cde:	461f      	mov	r7, r3
 8003ce0:	898b      	ldrh	r3, [r1, #12]
 8003ce2:	05db      	lsls	r3, r3, #23
 8003ce4:	4605      	mov	r5, r0
 8003ce6:	460c      	mov	r4, r1
 8003ce8:	4616      	mov	r6, r2
 8003cea:	d505      	bpl.n	8003cf8 <__swrite+0x1e>
 8003cec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f000 f83c 	bl	8003d70 <_lseek_r>
 8003cf8:	89a3      	ldrh	r3, [r4, #12]
 8003cfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cfe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003d02:	81a3      	strh	r3, [r4, #12]
 8003d04:	4632      	mov	r2, r6
 8003d06:	463b      	mov	r3, r7
 8003d08:	4628      	mov	r0, r5
 8003d0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d0e:	f000 b853 	b.w	8003db8 <_write_r>

08003d12 <__sseek>:
 8003d12:	b510      	push	{r4, lr}
 8003d14:	460c      	mov	r4, r1
 8003d16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d1a:	f000 f829 	bl	8003d70 <_lseek_r>
 8003d1e:	1c43      	adds	r3, r0, #1
 8003d20:	89a3      	ldrh	r3, [r4, #12]
 8003d22:	bf15      	itete	ne
 8003d24:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003d26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003d2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003d2e:	81a3      	strheq	r3, [r4, #12]
 8003d30:	bf18      	it	ne
 8003d32:	81a3      	strhne	r3, [r4, #12]
 8003d34:	bd10      	pop	{r4, pc}

08003d36 <__sclose>:
 8003d36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d3a:	f000 b809 	b.w	8003d50 <_close_r>

08003d3e <memset>:
 8003d3e:	4402      	add	r2, r0
 8003d40:	4603      	mov	r3, r0
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d100      	bne.n	8003d48 <memset+0xa>
 8003d46:	4770      	bx	lr
 8003d48:	f803 1b01 	strb.w	r1, [r3], #1
 8003d4c:	e7f9      	b.n	8003d42 <memset+0x4>
	...

08003d50 <_close_r>:
 8003d50:	b538      	push	{r3, r4, r5, lr}
 8003d52:	4d06      	ldr	r5, [pc, #24]	@ (8003d6c <_close_r+0x1c>)
 8003d54:	2300      	movs	r3, #0
 8003d56:	4604      	mov	r4, r0
 8003d58:	4608      	mov	r0, r1
 8003d5a:	602b      	str	r3, [r5, #0]
 8003d5c:	f7fc fee4 	bl	8000b28 <_close>
 8003d60:	1c43      	adds	r3, r0, #1
 8003d62:	d102      	bne.n	8003d6a <_close_r+0x1a>
 8003d64:	682b      	ldr	r3, [r5, #0]
 8003d66:	b103      	cbz	r3, 8003d6a <_close_r+0x1a>
 8003d68:	6023      	str	r3, [r4, #0]
 8003d6a:	bd38      	pop	{r3, r4, r5, pc}
 8003d6c:	20000274 	.word	0x20000274

08003d70 <_lseek_r>:
 8003d70:	b538      	push	{r3, r4, r5, lr}
 8003d72:	4d07      	ldr	r5, [pc, #28]	@ (8003d90 <_lseek_r+0x20>)
 8003d74:	4604      	mov	r4, r0
 8003d76:	4608      	mov	r0, r1
 8003d78:	4611      	mov	r1, r2
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	602a      	str	r2, [r5, #0]
 8003d7e:	461a      	mov	r2, r3
 8003d80:	f7fc fef9 	bl	8000b76 <_lseek>
 8003d84:	1c43      	adds	r3, r0, #1
 8003d86:	d102      	bne.n	8003d8e <_lseek_r+0x1e>
 8003d88:	682b      	ldr	r3, [r5, #0]
 8003d8a:	b103      	cbz	r3, 8003d8e <_lseek_r+0x1e>
 8003d8c:	6023      	str	r3, [r4, #0]
 8003d8e:	bd38      	pop	{r3, r4, r5, pc}
 8003d90:	20000274 	.word	0x20000274

08003d94 <_read_r>:
 8003d94:	b538      	push	{r3, r4, r5, lr}
 8003d96:	4d07      	ldr	r5, [pc, #28]	@ (8003db4 <_read_r+0x20>)
 8003d98:	4604      	mov	r4, r0
 8003d9a:	4608      	mov	r0, r1
 8003d9c:	4611      	mov	r1, r2
 8003d9e:	2200      	movs	r2, #0
 8003da0:	602a      	str	r2, [r5, #0]
 8003da2:	461a      	mov	r2, r3
 8003da4:	f7fc fe8c 	bl	8000ac0 <_read>
 8003da8:	1c43      	adds	r3, r0, #1
 8003daa:	d102      	bne.n	8003db2 <_read_r+0x1e>
 8003dac:	682b      	ldr	r3, [r5, #0]
 8003dae:	b103      	cbz	r3, 8003db2 <_read_r+0x1e>
 8003db0:	6023      	str	r3, [r4, #0]
 8003db2:	bd38      	pop	{r3, r4, r5, pc}
 8003db4:	20000274 	.word	0x20000274

08003db8 <_write_r>:
 8003db8:	b538      	push	{r3, r4, r5, lr}
 8003dba:	4d07      	ldr	r5, [pc, #28]	@ (8003dd8 <_write_r+0x20>)
 8003dbc:	4604      	mov	r4, r0
 8003dbe:	4608      	mov	r0, r1
 8003dc0:	4611      	mov	r1, r2
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	602a      	str	r2, [r5, #0]
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	f7fc fe98 	bl	8000afc <_write>
 8003dcc:	1c43      	adds	r3, r0, #1
 8003dce:	d102      	bne.n	8003dd6 <_write_r+0x1e>
 8003dd0:	682b      	ldr	r3, [r5, #0]
 8003dd2:	b103      	cbz	r3, 8003dd6 <_write_r+0x1e>
 8003dd4:	6023      	str	r3, [r4, #0]
 8003dd6:	bd38      	pop	{r3, r4, r5, pc}
 8003dd8:	20000274 	.word	0x20000274

08003ddc <__errno>:
 8003ddc:	4b01      	ldr	r3, [pc, #4]	@ (8003de4 <__errno+0x8>)
 8003dde:	6818      	ldr	r0, [r3, #0]
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	20000018 	.word	0x20000018

08003de8 <__libc_init_array>:
 8003de8:	b570      	push	{r4, r5, r6, lr}
 8003dea:	4d0d      	ldr	r5, [pc, #52]	@ (8003e20 <__libc_init_array+0x38>)
 8003dec:	4c0d      	ldr	r4, [pc, #52]	@ (8003e24 <__libc_init_array+0x3c>)
 8003dee:	1b64      	subs	r4, r4, r5
 8003df0:	10a4      	asrs	r4, r4, #2
 8003df2:	2600      	movs	r6, #0
 8003df4:	42a6      	cmp	r6, r4
 8003df6:	d109      	bne.n	8003e0c <__libc_init_array+0x24>
 8003df8:	4d0b      	ldr	r5, [pc, #44]	@ (8003e28 <__libc_init_array+0x40>)
 8003dfa:	4c0c      	ldr	r4, [pc, #48]	@ (8003e2c <__libc_init_array+0x44>)
 8003dfc:	f000 fdb8 	bl	8004970 <_init>
 8003e00:	1b64      	subs	r4, r4, r5
 8003e02:	10a4      	asrs	r4, r4, #2
 8003e04:	2600      	movs	r6, #0
 8003e06:	42a6      	cmp	r6, r4
 8003e08:	d105      	bne.n	8003e16 <__libc_init_array+0x2e>
 8003e0a:	bd70      	pop	{r4, r5, r6, pc}
 8003e0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e10:	4798      	blx	r3
 8003e12:	3601      	adds	r6, #1
 8003e14:	e7ee      	b.n	8003df4 <__libc_init_array+0xc>
 8003e16:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e1a:	4798      	blx	r3
 8003e1c:	3601      	adds	r6, #1
 8003e1e:	e7f2      	b.n	8003e06 <__libc_init_array+0x1e>
 8003e20:	08004a90 	.word	0x08004a90
 8003e24:	08004a90 	.word	0x08004a90
 8003e28:	08004a90 	.word	0x08004a90
 8003e2c:	08004a94 	.word	0x08004a94

08003e30 <__retarget_lock_init_recursive>:
 8003e30:	4770      	bx	lr

08003e32 <__retarget_lock_acquire_recursive>:
 8003e32:	4770      	bx	lr

08003e34 <__retarget_lock_release_recursive>:
 8003e34:	4770      	bx	lr
	...

08003e38 <_free_r>:
 8003e38:	b538      	push	{r3, r4, r5, lr}
 8003e3a:	4605      	mov	r5, r0
 8003e3c:	2900      	cmp	r1, #0
 8003e3e:	d041      	beq.n	8003ec4 <_free_r+0x8c>
 8003e40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e44:	1f0c      	subs	r4, r1, #4
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	bfb8      	it	lt
 8003e4a:	18e4      	addlt	r4, r4, r3
 8003e4c:	f000 f8e0 	bl	8004010 <__malloc_lock>
 8003e50:	4a1d      	ldr	r2, [pc, #116]	@ (8003ec8 <_free_r+0x90>)
 8003e52:	6813      	ldr	r3, [r2, #0]
 8003e54:	b933      	cbnz	r3, 8003e64 <_free_r+0x2c>
 8003e56:	6063      	str	r3, [r4, #4]
 8003e58:	6014      	str	r4, [r2, #0]
 8003e5a:	4628      	mov	r0, r5
 8003e5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e60:	f000 b8dc 	b.w	800401c <__malloc_unlock>
 8003e64:	42a3      	cmp	r3, r4
 8003e66:	d908      	bls.n	8003e7a <_free_r+0x42>
 8003e68:	6820      	ldr	r0, [r4, #0]
 8003e6a:	1821      	adds	r1, r4, r0
 8003e6c:	428b      	cmp	r3, r1
 8003e6e:	bf01      	itttt	eq
 8003e70:	6819      	ldreq	r1, [r3, #0]
 8003e72:	685b      	ldreq	r3, [r3, #4]
 8003e74:	1809      	addeq	r1, r1, r0
 8003e76:	6021      	streq	r1, [r4, #0]
 8003e78:	e7ed      	b.n	8003e56 <_free_r+0x1e>
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	b10b      	cbz	r3, 8003e84 <_free_r+0x4c>
 8003e80:	42a3      	cmp	r3, r4
 8003e82:	d9fa      	bls.n	8003e7a <_free_r+0x42>
 8003e84:	6811      	ldr	r1, [r2, #0]
 8003e86:	1850      	adds	r0, r2, r1
 8003e88:	42a0      	cmp	r0, r4
 8003e8a:	d10b      	bne.n	8003ea4 <_free_r+0x6c>
 8003e8c:	6820      	ldr	r0, [r4, #0]
 8003e8e:	4401      	add	r1, r0
 8003e90:	1850      	adds	r0, r2, r1
 8003e92:	4283      	cmp	r3, r0
 8003e94:	6011      	str	r1, [r2, #0]
 8003e96:	d1e0      	bne.n	8003e5a <_free_r+0x22>
 8003e98:	6818      	ldr	r0, [r3, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	6053      	str	r3, [r2, #4]
 8003e9e:	4408      	add	r0, r1
 8003ea0:	6010      	str	r0, [r2, #0]
 8003ea2:	e7da      	b.n	8003e5a <_free_r+0x22>
 8003ea4:	d902      	bls.n	8003eac <_free_r+0x74>
 8003ea6:	230c      	movs	r3, #12
 8003ea8:	602b      	str	r3, [r5, #0]
 8003eaa:	e7d6      	b.n	8003e5a <_free_r+0x22>
 8003eac:	6820      	ldr	r0, [r4, #0]
 8003eae:	1821      	adds	r1, r4, r0
 8003eb0:	428b      	cmp	r3, r1
 8003eb2:	bf04      	itt	eq
 8003eb4:	6819      	ldreq	r1, [r3, #0]
 8003eb6:	685b      	ldreq	r3, [r3, #4]
 8003eb8:	6063      	str	r3, [r4, #4]
 8003eba:	bf04      	itt	eq
 8003ebc:	1809      	addeq	r1, r1, r0
 8003ebe:	6021      	streq	r1, [r4, #0]
 8003ec0:	6054      	str	r4, [r2, #4]
 8003ec2:	e7ca      	b.n	8003e5a <_free_r+0x22>
 8003ec4:	bd38      	pop	{r3, r4, r5, pc}
 8003ec6:	bf00      	nop
 8003ec8:	20000280 	.word	0x20000280

08003ecc <sbrk_aligned>:
 8003ecc:	b570      	push	{r4, r5, r6, lr}
 8003ece:	4e0f      	ldr	r6, [pc, #60]	@ (8003f0c <sbrk_aligned+0x40>)
 8003ed0:	460c      	mov	r4, r1
 8003ed2:	6831      	ldr	r1, [r6, #0]
 8003ed4:	4605      	mov	r5, r0
 8003ed6:	b911      	cbnz	r1, 8003ede <sbrk_aligned+0x12>
 8003ed8:	f000 fcb6 	bl	8004848 <_sbrk_r>
 8003edc:	6030      	str	r0, [r6, #0]
 8003ede:	4621      	mov	r1, r4
 8003ee0:	4628      	mov	r0, r5
 8003ee2:	f000 fcb1 	bl	8004848 <_sbrk_r>
 8003ee6:	1c43      	adds	r3, r0, #1
 8003ee8:	d103      	bne.n	8003ef2 <sbrk_aligned+0x26>
 8003eea:	f04f 34ff 	mov.w	r4, #4294967295
 8003eee:	4620      	mov	r0, r4
 8003ef0:	bd70      	pop	{r4, r5, r6, pc}
 8003ef2:	1cc4      	adds	r4, r0, #3
 8003ef4:	f024 0403 	bic.w	r4, r4, #3
 8003ef8:	42a0      	cmp	r0, r4
 8003efa:	d0f8      	beq.n	8003eee <sbrk_aligned+0x22>
 8003efc:	1a21      	subs	r1, r4, r0
 8003efe:	4628      	mov	r0, r5
 8003f00:	f000 fca2 	bl	8004848 <_sbrk_r>
 8003f04:	3001      	adds	r0, #1
 8003f06:	d1f2      	bne.n	8003eee <sbrk_aligned+0x22>
 8003f08:	e7ef      	b.n	8003eea <sbrk_aligned+0x1e>
 8003f0a:	bf00      	nop
 8003f0c:	2000027c 	.word	0x2000027c

08003f10 <_malloc_r>:
 8003f10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f14:	1ccd      	adds	r5, r1, #3
 8003f16:	f025 0503 	bic.w	r5, r5, #3
 8003f1a:	3508      	adds	r5, #8
 8003f1c:	2d0c      	cmp	r5, #12
 8003f1e:	bf38      	it	cc
 8003f20:	250c      	movcc	r5, #12
 8003f22:	2d00      	cmp	r5, #0
 8003f24:	4606      	mov	r6, r0
 8003f26:	db01      	blt.n	8003f2c <_malloc_r+0x1c>
 8003f28:	42a9      	cmp	r1, r5
 8003f2a:	d904      	bls.n	8003f36 <_malloc_r+0x26>
 8003f2c:	230c      	movs	r3, #12
 8003f2e:	6033      	str	r3, [r6, #0]
 8003f30:	2000      	movs	r0, #0
 8003f32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800400c <_malloc_r+0xfc>
 8003f3a:	f000 f869 	bl	8004010 <__malloc_lock>
 8003f3e:	f8d8 3000 	ldr.w	r3, [r8]
 8003f42:	461c      	mov	r4, r3
 8003f44:	bb44      	cbnz	r4, 8003f98 <_malloc_r+0x88>
 8003f46:	4629      	mov	r1, r5
 8003f48:	4630      	mov	r0, r6
 8003f4a:	f7ff ffbf 	bl	8003ecc <sbrk_aligned>
 8003f4e:	1c43      	adds	r3, r0, #1
 8003f50:	4604      	mov	r4, r0
 8003f52:	d158      	bne.n	8004006 <_malloc_r+0xf6>
 8003f54:	f8d8 4000 	ldr.w	r4, [r8]
 8003f58:	4627      	mov	r7, r4
 8003f5a:	2f00      	cmp	r7, #0
 8003f5c:	d143      	bne.n	8003fe6 <_malloc_r+0xd6>
 8003f5e:	2c00      	cmp	r4, #0
 8003f60:	d04b      	beq.n	8003ffa <_malloc_r+0xea>
 8003f62:	6823      	ldr	r3, [r4, #0]
 8003f64:	4639      	mov	r1, r7
 8003f66:	4630      	mov	r0, r6
 8003f68:	eb04 0903 	add.w	r9, r4, r3
 8003f6c:	f000 fc6c 	bl	8004848 <_sbrk_r>
 8003f70:	4581      	cmp	r9, r0
 8003f72:	d142      	bne.n	8003ffa <_malloc_r+0xea>
 8003f74:	6821      	ldr	r1, [r4, #0]
 8003f76:	1a6d      	subs	r5, r5, r1
 8003f78:	4629      	mov	r1, r5
 8003f7a:	4630      	mov	r0, r6
 8003f7c:	f7ff ffa6 	bl	8003ecc <sbrk_aligned>
 8003f80:	3001      	adds	r0, #1
 8003f82:	d03a      	beq.n	8003ffa <_malloc_r+0xea>
 8003f84:	6823      	ldr	r3, [r4, #0]
 8003f86:	442b      	add	r3, r5
 8003f88:	6023      	str	r3, [r4, #0]
 8003f8a:	f8d8 3000 	ldr.w	r3, [r8]
 8003f8e:	685a      	ldr	r2, [r3, #4]
 8003f90:	bb62      	cbnz	r2, 8003fec <_malloc_r+0xdc>
 8003f92:	f8c8 7000 	str.w	r7, [r8]
 8003f96:	e00f      	b.n	8003fb8 <_malloc_r+0xa8>
 8003f98:	6822      	ldr	r2, [r4, #0]
 8003f9a:	1b52      	subs	r2, r2, r5
 8003f9c:	d420      	bmi.n	8003fe0 <_malloc_r+0xd0>
 8003f9e:	2a0b      	cmp	r2, #11
 8003fa0:	d917      	bls.n	8003fd2 <_malloc_r+0xc2>
 8003fa2:	1961      	adds	r1, r4, r5
 8003fa4:	42a3      	cmp	r3, r4
 8003fa6:	6025      	str	r5, [r4, #0]
 8003fa8:	bf18      	it	ne
 8003faa:	6059      	strne	r1, [r3, #4]
 8003fac:	6863      	ldr	r3, [r4, #4]
 8003fae:	bf08      	it	eq
 8003fb0:	f8c8 1000 	streq.w	r1, [r8]
 8003fb4:	5162      	str	r2, [r4, r5]
 8003fb6:	604b      	str	r3, [r1, #4]
 8003fb8:	4630      	mov	r0, r6
 8003fba:	f000 f82f 	bl	800401c <__malloc_unlock>
 8003fbe:	f104 000b 	add.w	r0, r4, #11
 8003fc2:	1d23      	adds	r3, r4, #4
 8003fc4:	f020 0007 	bic.w	r0, r0, #7
 8003fc8:	1ac2      	subs	r2, r0, r3
 8003fca:	bf1c      	itt	ne
 8003fcc:	1a1b      	subne	r3, r3, r0
 8003fce:	50a3      	strne	r3, [r4, r2]
 8003fd0:	e7af      	b.n	8003f32 <_malloc_r+0x22>
 8003fd2:	6862      	ldr	r2, [r4, #4]
 8003fd4:	42a3      	cmp	r3, r4
 8003fd6:	bf0c      	ite	eq
 8003fd8:	f8c8 2000 	streq.w	r2, [r8]
 8003fdc:	605a      	strne	r2, [r3, #4]
 8003fde:	e7eb      	b.n	8003fb8 <_malloc_r+0xa8>
 8003fe0:	4623      	mov	r3, r4
 8003fe2:	6864      	ldr	r4, [r4, #4]
 8003fe4:	e7ae      	b.n	8003f44 <_malloc_r+0x34>
 8003fe6:	463c      	mov	r4, r7
 8003fe8:	687f      	ldr	r7, [r7, #4]
 8003fea:	e7b6      	b.n	8003f5a <_malloc_r+0x4a>
 8003fec:	461a      	mov	r2, r3
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	42a3      	cmp	r3, r4
 8003ff2:	d1fb      	bne.n	8003fec <_malloc_r+0xdc>
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	6053      	str	r3, [r2, #4]
 8003ff8:	e7de      	b.n	8003fb8 <_malloc_r+0xa8>
 8003ffa:	230c      	movs	r3, #12
 8003ffc:	6033      	str	r3, [r6, #0]
 8003ffe:	4630      	mov	r0, r6
 8004000:	f000 f80c 	bl	800401c <__malloc_unlock>
 8004004:	e794      	b.n	8003f30 <_malloc_r+0x20>
 8004006:	6005      	str	r5, [r0, #0]
 8004008:	e7d6      	b.n	8003fb8 <_malloc_r+0xa8>
 800400a:	bf00      	nop
 800400c:	20000280 	.word	0x20000280

08004010 <__malloc_lock>:
 8004010:	4801      	ldr	r0, [pc, #4]	@ (8004018 <__malloc_lock+0x8>)
 8004012:	f7ff bf0e 	b.w	8003e32 <__retarget_lock_acquire_recursive>
 8004016:	bf00      	nop
 8004018:	20000278 	.word	0x20000278

0800401c <__malloc_unlock>:
 800401c:	4801      	ldr	r0, [pc, #4]	@ (8004024 <__malloc_unlock+0x8>)
 800401e:	f7ff bf09 	b.w	8003e34 <__retarget_lock_release_recursive>
 8004022:	bf00      	nop
 8004024:	20000278 	.word	0x20000278

08004028 <__sfputc_r>:
 8004028:	6893      	ldr	r3, [r2, #8]
 800402a:	3b01      	subs	r3, #1
 800402c:	2b00      	cmp	r3, #0
 800402e:	b410      	push	{r4}
 8004030:	6093      	str	r3, [r2, #8]
 8004032:	da08      	bge.n	8004046 <__sfputc_r+0x1e>
 8004034:	6994      	ldr	r4, [r2, #24]
 8004036:	42a3      	cmp	r3, r4
 8004038:	db01      	blt.n	800403e <__sfputc_r+0x16>
 800403a:	290a      	cmp	r1, #10
 800403c:	d103      	bne.n	8004046 <__sfputc_r+0x1e>
 800403e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004042:	f000 bb6d 	b.w	8004720 <__swbuf_r>
 8004046:	6813      	ldr	r3, [r2, #0]
 8004048:	1c58      	adds	r0, r3, #1
 800404a:	6010      	str	r0, [r2, #0]
 800404c:	7019      	strb	r1, [r3, #0]
 800404e:	4608      	mov	r0, r1
 8004050:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004054:	4770      	bx	lr

08004056 <__sfputs_r>:
 8004056:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004058:	4606      	mov	r6, r0
 800405a:	460f      	mov	r7, r1
 800405c:	4614      	mov	r4, r2
 800405e:	18d5      	adds	r5, r2, r3
 8004060:	42ac      	cmp	r4, r5
 8004062:	d101      	bne.n	8004068 <__sfputs_r+0x12>
 8004064:	2000      	movs	r0, #0
 8004066:	e007      	b.n	8004078 <__sfputs_r+0x22>
 8004068:	f814 1b01 	ldrb.w	r1, [r4], #1
 800406c:	463a      	mov	r2, r7
 800406e:	4630      	mov	r0, r6
 8004070:	f7ff ffda 	bl	8004028 <__sfputc_r>
 8004074:	1c43      	adds	r3, r0, #1
 8004076:	d1f3      	bne.n	8004060 <__sfputs_r+0xa>
 8004078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800407c <_vfiprintf_r>:
 800407c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004080:	460d      	mov	r5, r1
 8004082:	b09d      	sub	sp, #116	@ 0x74
 8004084:	4614      	mov	r4, r2
 8004086:	4698      	mov	r8, r3
 8004088:	4606      	mov	r6, r0
 800408a:	b118      	cbz	r0, 8004094 <_vfiprintf_r+0x18>
 800408c:	6a03      	ldr	r3, [r0, #32]
 800408e:	b90b      	cbnz	r3, 8004094 <_vfiprintf_r+0x18>
 8004090:	f7ff fdca 	bl	8003c28 <__sinit>
 8004094:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004096:	07d9      	lsls	r1, r3, #31
 8004098:	d405      	bmi.n	80040a6 <_vfiprintf_r+0x2a>
 800409a:	89ab      	ldrh	r3, [r5, #12]
 800409c:	059a      	lsls	r2, r3, #22
 800409e:	d402      	bmi.n	80040a6 <_vfiprintf_r+0x2a>
 80040a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80040a2:	f7ff fec6 	bl	8003e32 <__retarget_lock_acquire_recursive>
 80040a6:	89ab      	ldrh	r3, [r5, #12]
 80040a8:	071b      	lsls	r3, r3, #28
 80040aa:	d501      	bpl.n	80040b0 <_vfiprintf_r+0x34>
 80040ac:	692b      	ldr	r3, [r5, #16]
 80040ae:	b99b      	cbnz	r3, 80040d8 <_vfiprintf_r+0x5c>
 80040b0:	4629      	mov	r1, r5
 80040b2:	4630      	mov	r0, r6
 80040b4:	f000 fb72 	bl	800479c <__swsetup_r>
 80040b8:	b170      	cbz	r0, 80040d8 <_vfiprintf_r+0x5c>
 80040ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80040bc:	07dc      	lsls	r4, r3, #31
 80040be:	d504      	bpl.n	80040ca <_vfiprintf_r+0x4e>
 80040c0:	f04f 30ff 	mov.w	r0, #4294967295
 80040c4:	b01d      	add	sp, #116	@ 0x74
 80040c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040ca:	89ab      	ldrh	r3, [r5, #12]
 80040cc:	0598      	lsls	r0, r3, #22
 80040ce:	d4f7      	bmi.n	80040c0 <_vfiprintf_r+0x44>
 80040d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80040d2:	f7ff feaf 	bl	8003e34 <__retarget_lock_release_recursive>
 80040d6:	e7f3      	b.n	80040c0 <_vfiprintf_r+0x44>
 80040d8:	2300      	movs	r3, #0
 80040da:	9309      	str	r3, [sp, #36]	@ 0x24
 80040dc:	2320      	movs	r3, #32
 80040de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80040e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80040e6:	2330      	movs	r3, #48	@ 0x30
 80040e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004298 <_vfiprintf_r+0x21c>
 80040ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80040f0:	f04f 0901 	mov.w	r9, #1
 80040f4:	4623      	mov	r3, r4
 80040f6:	469a      	mov	sl, r3
 80040f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80040fc:	b10a      	cbz	r2, 8004102 <_vfiprintf_r+0x86>
 80040fe:	2a25      	cmp	r2, #37	@ 0x25
 8004100:	d1f9      	bne.n	80040f6 <_vfiprintf_r+0x7a>
 8004102:	ebba 0b04 	subs.w	fp, sl, r4
 8004106:	d00b      	beq.n	8004120 <_vfiprintf_r+0xa4>
 8004108:	465b      	mov	r3, fp
 800410a:	4622      	mov	r2, r4
 800410c:	4629      	mov	r1, r5
 800410e:	4630      	mov	r0, r6
 8004110:	f7ff ffa1 	bl	8004056 <__sfputs_r>
 8004114:	3001      	adds	r0, #1
 8004116:	f000 80a7 	beq.w	8004268 <_vfiprintf_r+0x1ec>
 800411a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800411c:	445a      	add	r2, fp
 800411e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004120:	f89a 3000 	ldrb.w	r3, [sl]
 8004124:	2b00      	cmp	r3, #0
 8004126:	f000 809f 	beq.w	8004268 <_vfiprintf_r+0x1ec>
 800412a:	2300      	movs	r3, #0
 800412c:	f04f 32ff 	mov.w	r2, #4294967295
 8004130:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004134:	f10a 0a01 	add.w	sl, sl, #1
 8004138:	9304      	str	r3, [sp, #16]
 800413a:	9307      	str	r3, [sp, #28]
 800413c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004140:	931a      	str	r3, [sp, #104]	@ 0x68
 8004142:	4654      	mov	r4, sl
 8004144:	2205      	movs	r2, #5
 8004146:	f814 1b01 	ldrb.w	r1, [r4], #1
 800414a:	4853      	ldr	r0, [pc, #332]	@ (8004298 <_vfiprintf_r+0x21c>)
 800414c:	f7fc f848 	bl	80001e0 <memchr>
 8004150:	9a04      	ldr	r2, [sp, #16]
 8004152:	b9d8      	cbnz	r0, 800418c <_vfiprintf_r+0x110>
 8004154:	06d1      	lsls	r1, r2, #27
 8004156:	bf44      	itt	mi
 8004158:	2320      	movmi	r3, #32
 800415a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800415e:	0713      	lsls	r3, r2, #28
 8004160:	bf44      	itt	mi
 8004162:	232b      	movmi	r3, #43	@ 0x2b
 8004164:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004168:	f89a 3000 	ldrb.w	r3, [sl]
 800416c:	2b2a      	cmp	r3, #42	@ 0x2a
 800416e:	d015      	beq.n	800419c <_vfiprintf_r+0x120>
 8004170:	9a07      	ldr	r2, [sp, #28]
 8004172:	4654      	mov	r4, sl
 8004174:	2000      	movs	r0, #0
 8004176:	f04f 0c0a 	mov.w	ip, #10
 800417a:	4621      	mov	r1, r4
 800417c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004180:	3b30      	subs	r3, #48	@ 0x30
 8004182:	2b09      	cmp	r3, #9
 8004184:	d94b      	bls.n	800421e <_vfiprintf_r+0x1a2>
 8004186:	b1b0      	cbz	r0, 80041b6 <_vfiprintf_r+0x13a>
 8004188:	9207      	str	r2, [sp, #28]
 800418a:	e014      	b.n	80041b6 <_vfiprintf_r+0x13a>
 800418c:	eba0 0308 	sub.w	r3, r0, r8
 8004190:	fa09 f303 	lsl.w	r3, r9, r3
 8004194:	4313      	orrs	r3, r2
 8004196:	9304      	str	r3, [sp, #16]
 8004198:	46a2      	mov	sl, r4
 800419a:	e7d2      	b.n	8004142 <_vfiprintf_r+0xc6>
 800419c:	9b03      	ldr	r3, [sp, #12]
 800419e:	1d19      	adds	r1, r3, #4
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	9103      	str	r1, [sp, #12]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	bfbb      	ittet	lt
 80041a8:	425b      	neglt	r3, r3
 80041aa:	f042 0202 	orrlt.w	r2, r2, #2
 80041ae:	9307      	strge	r3, [sp, #28]
 80041b0:	9307      	strlt	r3, [sp, #28]
 80041b2:	bfb8      	it	lt
 80041b4:	9204      	strlt	r2, [sp, #16]
 80041b6:	7823      	ldrb	r3, [r4, #0]
 80041b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80041ba:	d10a      	bne.n	80041d2 <_vfiprintf_r+0x156>
 80041bc:	7863      	ldrb	r3, [r4, #1]
 80041be:	2b2a      	cmp	r3, #42	@ 0x2a
 80041c0:	d132      	bne.n	8004228 <_vfiprintf_r+0x1ac>
 80041c2:	9b03      	ldr	r3, [sp, #12]
 80041c4:	1d1a      	adds	r2, r3, #4
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	9203      	str	r2, [sp, #12]
 80041ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80041ce:	3402      	adds	r4, #2
 80041d0:	9305      	str	r3, [sp, #20]
 80041d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80042a8 <_vfiprintf_r+0x22c>
 80041d6:	7821      	ldrb	r1, [r4, #0]
 80041d8:	2203      	movs	r2, #3
 80041da:	4650      	mov	r0, sl
 80041dc:	f7fc f800 	bl	80001e0 <memchr>
 80041e0:	b138      	cbz	r0, 80041f2 <_vfiprintf_r+0x176>
 80041e2:	9b04      	ldr	r3, [sp, #16]
 80041e4:	eba0 000a 	sub.w	r0, r0, sl
 80041e8:	2240      	movs	r2, #64	@ 0x40
 80041ea:	4082      	lsls	r2, r0
 80041ec:	4313      	orrs	r3, r2
 80041ee:	3401      	adds	r4, #1
 80041f0:	9304      	str	r3, [sp, #16]
 80041f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041f6:	4829      	ldr	r0, [pc, #164]	@ (800429c <_vfiprintf_r+0x220>)
 80041f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80041fc:	2206      	movs	r2, #6
 80041fe:	f7fb ffef 	bl	80001e0 <memchr>
 8004202:	2800      	cmp	r0, #0
 8004204:	d03f      	beq.n	8004286 <_vfiprintf_r+0x20a>
 8004206:	4b26      	ldr	r3, [pc, #152]	@ (80042a0 <_vfiprintf_r+0x224>)
 8004208:	bb1b      	cbnz	r3, 8004252 <_vfiprintf_r+0x1d6>
 800420a:	9b03      	ldr	r3, [sp, #12]
 800420c:	3307      	adds	r3, #7
 800420e:	f023 0307 	bic.w	r3, r3, #7
 8004212:	3308      	adds	r3, #8
 8004214:	9303      	str	r3, [sp, #12]
 8004216:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004218:	443b      	add	r3, r7
 800421a:	9309      	str	r3, [sp, #36]	@ 0x24
 800421c:	e76a      	b.n	80040f4 <_vfiprintf_r+0x78>
 800421e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004222:	460c      	mov	r4, r1
 8004224:	2001      	movs	r0, #1
 8004226:	e7a8      	b.n	800417a <_vfiprintf_r+0xfe>
 8004228:	2300      	movs	r3, #0
 800422a:	3401      	adds	r4, #1
 800422c:	9305      	str	r3, [sp, #20]
 800422e:	4619      	mov	r1, r3
 8004230:	f04f 0c0a 	mov.w	ip, #10
 8004234:	4620      	mov	r0, r4
 8004236:	f810 2b01 	ldrb.w	r2, [r0], #1
 800423a:	3a30      	subs	r2, #48	@ 0x30
 800423c:	2a09      	cmp	r2, #9
 800423e:	d903      	bls.n	8004248 <_vfiprintf_r+0x1cc>
 8004240:	2b00      	cmp	r3, #0
 8004242:	d0c6      	beq.n	80041d2 <_vfiprintf_r+0x156>
 8004244:	9105      	str	r1, [sp, #20]
 8004246:	e7c4      	b.n	80041d2 <_vfiprintf_r+0x156>
 8004248:	fb0c 2101 	mla	r1, ip, r1, r2
 800424c:	4604      	mov	r4, r0
 800424e:	2301      	movs	r3, #1
 8004250:	e7f0      	b.n	8004234 <_vfiprintf_r+0x1b8>
 8004252:	ab03      	add	r3, sp, #12
 8004254:	9300      	str	r3, [sp, #0]
 8004256:	462a      	mov	r2, r5
 8004258:	4b12      	ldr	r3, [pc, #72]	@ (80042a4 <_vfiprintf_r+0x228>)
 800425a:	a904      	add	r1, sp, #16
 800425c:	4630      	mov	r0, r6
 800425e:	f3af 8000 	nop.w
 8004262:	4607      	mov	r7, r0
 8004264:	1c78      	adds	r0, r7, #1
 8004266:	d1d6      	bne.n	8004216 <_vfiprintf_r+0x19a>
 8004268:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800426a:	07d9      	lsls	r1, r3, #31
 800426c:	d405      	bmi.n	800427a <_vfiprintf_r+0x1fe>
 800426e:	89ab      	ldrh	r3, [r5, #12]
 8004270:	059a      	lsls	r2, r3, #22
 8004272:	d402      	bmi.n	800427a <_vfiprintf_r+0x1fe>
 8004274:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004276:	f7ff fddd 	bl	8003e34 <__retarget_lock_release_recursive>
 800427a:	89ab      	ldrh	r3, [r5, #12]
 800427c:	065b      	lsls	r3, r3, #25
 800427e:	f53f af1f 	bmi.w	80040c0 <_vfiprintf_r+0x44>
 8004282:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004284:	e71e      	b.n	80040c4 <_vfiprintf_r+0x48>
 8004286:	ab03      	add	r3, sp, #12
 8004288:	9300      	str	r3, [sp, #0]
 800428a:	462a      	mov	r2, r5
 800428c:	4b05      	ldr	r3, [pc, #20]	@ (80042a4 <_vfiprintf_r+0x228>)
 800428e:	a904      	add	r1, sp, #16
 8004290:	4630      	mov	r0, r6
 8004292:	f000 f879 	bl	8004388 <_printf_i>
 8004296:	e7e4      	b.n	8004262 <_vfiprintf_r+0x1e6>
 8004298:	08004a54 	.word	0x08004a54
 800429c:	08004a5e 	.word	0x08004a5e
 80042a0:	00000000 	.word	0x00000000
 80042a4:	08004057 	.word	0x08004057
 80042a8:	08004a5a 	.word	0x08004a5a

080042ac <_printf_common>:
 80042ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042b0:	4616      	mov	r6, r2
 80042b2:	4698      	mov	r8, r3
 80042b4:	688a      	ldr	r2, [r1, #8]
 80042b6:	690b      	ldr	r3, [r1, #16]
 80042b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80042bc:	4293      	cmp	r3, r2
 80042be:	bfb8      	it	lt
 80042c0:	4613      	movlt	r3, r2
 80042c2:	6033      	str	r3, [r6, #0]
 80042c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80042c8:	4607      	mov	r7, r0
 80042ca:	460c      	mov	r4, r1
 80042cc:	b10a      	cbz	r2, 80042d2 <_printf_common+0x26>
 80042ce:	3301      	adds	r3, #1
 80042d0:	6033      	str	r3, [r6, #0]
 80042d2:	6823      	ldr	r3, [r4, #0]
 80042d4:	0699      	lsls	r1, r3, #26
 80042d6:	bf42      	ittt	mi
 80042d8:	6833      	ldrmi	r3, [r6, #0]
 80042da:	3302      	addmi	r3, #2
 80042dc:	6033      	strmi	r3, [r6, #0]
 80042de:	6825      	ldr	r5, [r4, #0]
 80042e0:	f015 0506 	ands.w	r5, r5, #6
 80042e4:	d106      	bne.n	80042f4 <_printf_common+0x48>
 80042e6:	f104 0a19 	add.w	sl, r4, #25
 80042ea:	68e3      	ldr	r3, [r4, #12]
 80042ec:	6832      	ldr	r2, [r6, #0]
 80042ee:	1a9b      	subs	r3, r3, r2
 80042f0:	42ab      	cmp	r3, r5
 80042f2:	dc26      	bgt.n	8004342 <_printf_common+0x96>
 80042f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80042f8:	6822      	ldr	r2, [r4, #0]
 80042fa:	3b00      	subs	r3, #0
 80042fc:	bf18      	it	ne
 80042fe:	2301      	movne	r3, #1
 8004300:	0692      	lsls	r2, r2, #26
 8004302:	d42b      	bmi.n	800435c <_printf_common+0xb0>
 8004304:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004308:	4641      	mov	r1, r8
 800430a:	4638      	mov	r0, r7
 800430c:	47c8      	blx	r9
 800430e:	3001      	adds	r0, #1
 8004310:	d01e      	beq.n	8004350 <_printf_common+0xa4>
 8004312:	6823      	ldr	r3, [r4, #0]
 8004314:	6922      	ldr	r2, [r4, #16]
 8004316:	f003 0306 	and.w	r3, r3, #6
 800431a:	2b04      	cmp	r3, #4
 800431c:	bf02      	ittt	eq
 800431e:	68e5      	ldreq	r5, [r4, #12]
 8004320:	6833      	ldreq	r3, [r6, #0]
 8004322:	1aed      	subeq	r5, r5, r3
 8004324:	68a3      	ldr	r3, [r4, #8]
 8004326:	bf0c      	ite	eq
 8004328:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800432c:	2500      	movne	r5, #0
 800432e:	4293      	cmp	r3, r2
 8004330:	bfc4      	itt	gt
 8004332:	1a9b      	subgt	r3, r3, r2
 8004334:	18ed      	addgt	r5, r5, r3
 8004336:	2600      	movs	r6, #0
 8004338:	341a      	adds	r4, #26
 800433a:	42b5      	cmp	r5, r6
 800433c:	d11a      	bne.n	8004374 <_printf_common+0xc8>
 800433e:	2000      	movs	r0, #0
 8004340:	e008      	b.n	8004354 <_printf_common+0xa8>
 8004342:	2301      	movs	r3, #1
 8004344:	4652      	mov	r2, sl
 8004346:	4641      	mov	r1, r8
 8004348:	4638      	mov	r0, r7
 800434a:	47c8      	blx	r9
 800434c:	3001      	adds	r0, #1
 800434e:	d103      	bne.n	8004358 <_printf_common+0xac>
 8004350:	f04f 30ff 	mov.w	r0, #4294967295
 8004354:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004358:	3501      	adds	r5, #1
 800435a:	e7c6      	b.n	80042ea <_printf_common+0x3e>
 800435c:	18e1      	adds	r1, r4, r3
 800435e:	1c5a      	adds	r2, r3, #1
 8004360:	2030      	movs	r0, #48	@ 0x30
 8004362:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004366:	4422      	add	r2, r4
 8004368:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800436c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004370:	3302      	adds	r3, #2
 8004372:	e7c7      	b.n	8004304 <_printf_common+0x58>
 8004374:	2301      	movs	r3, #1
 8004376:	4622      	mov	r2, r4
 8004378:	4641      	mov	r1, r8
 800437a:	4638      	mov	r0, r7
 800437c:	47c8      	blx	r9
 800437e:	3001      	adds	r0, #1
 8004380:	d0e6      	beq.n	8004350 <_printf_common+0xa4>
 8004382:	3601      	adds	r6, #1
 8004384:	e7d9      	b.n	800433a <_printf_common+0x8e>
	...

08004388 <_printf_i>:
 8004388:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800438c:	7e0f      	ldrb	r7, [r1, #24]
 800438e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004390:	2f78      	cmp	r7, #120	@ 0x78
 8004392:	4691      	mov	r9, r2
 8004394:	4680      	mov	r8, r0
 8004396:	460c      	mov	r4, r1
 8004398:	469a      	mov	sl, r3
 800439a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800439e:	d807      	bhi.n	80043b0 <_printf_i+0x28>
 80043a0:	2f62      	cmp	r7, #98	@ 0x62
 80043a2:	d80a      	bhi.n	80043ba <_printf_i+0x32>
 80043a4:	2f00      	cmp	r7, #0
 80043a6:	f000 80d2 	beq.w	800454e <_printf_i+0x1c6>
 80043aa:	2f58      	cmp	r7, #88	@ 0x58
 80043ac:	f000 80b9 	beq.w	8004522 <_printf_i+0x19a>
 80043b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80043b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80043b8:	e03a      	b.n	8004430 <_printf_i+0xa8>
 80043ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80043be:	2b15      	cmp	r3, #21
 80043c0:	d8f6      	bhi.n	80043b0 <_printf_i+0x28>
 80043c2:	a101      	add	r1, pc, #4	@ (adr r1, 80043c8 <_printf_i+0x40>)
 80043c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80043c8:	08004421 	.word	0x08004421
 80043cc:	08004435 	.word	0x08004435
 80043d0:	080043b1 	.word	0x080043b1
 80043d4:	080043b1 	.word	0x080043b1
 80043d8:	080043b1 	.word	0x080043b1
 80043dc:	080043b1 	.word	0x080043b1
 80043e0:	08004435 	.word	0x08004435
 80043e4:	080043b1 	.word	0x080043b1
 80043e8:	080043b1 	.word	0x080043b1
 80043ec:	080043b1 	.word	0x080043b1
 80043f0:	080043b1 	.word	0x080043b1
 80043f4:	08004535 	.word	0x08004535
 80043f8:	0800445f 	.word	0x0800445f
 80043fc:	080044ef 	.word	0x080044ef
 8004400:	080043b1 	.word	0x080043b1
 8004404:	080043b1 	.word	0x080043b1
 8004408:	08004557 	.word	0x08004557
 800440c:	080043b1 	.word	0x080043b1
 8004410:	0800445f 	.word	0x0800445f
 8004414:	080043b1 	.word	0x080043b1
 8004418:	080043b1 	.word	0x080043b1
 800441c:	080044f7 	.word	0x080044f7
 8004420:	6833      	ldr	r3, [r6, #0]
 8004422:	1d1a      	adds	r2, r3, #4
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	6032      	str	r2, [r6, #0]
 8004428:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800442c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004430:	2301      	movs	r3, #1
 8004432:	e09d      	b.n	8004570 <_printf_i+0x1e8>
 8004434:	6833      	ldr	r3, [r6, #0]
 8004436:	6820      	ldr	r0, [r4, #0]
 8004438:	1d19      	adds	r1, r3, #4
 800443a:	6031      	str	r1, [r6, #0]
 800443c:	0606      	lsls	r6, r0, #24
 800443e:	d501      	bpl.n	8004444 <_printf_i+0xbc>
 8004440:	681d      	ldr	r5, [r3, #0]
 8004442:	e003      	b.n	800444c <_printf_i+0xc4>
 8004444:	0645      	lsls	r5, r0, #25
 8004446:	d5fb      	bpl.n	8004440 <_printf_i+0xb8>
 8004448:	f9b3 5000 	ldrsh.w	r5, [r3]
 800444c:	2d00      	cmp	r5, #0
 800444e:	da03      	bge.n	8004458 <_printf_i+0xd0>
 8004450:	232d      	movs	r3, #45	@ 0x2d
 8004452:	426d      	negs	r5, r5
 8004454:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004458:	4859      	ldr	r0, [pc, #356]	@ (80045c0 <_printf_i+0x238>)
 800445a:	230a      	movs	r3, #10
 800445c:	e011      	b.n	8004482 <_printf_i+0xfa>
 800445e:	6821      	ldr	r1, [r4, #0]
 8004460:	6833      	ldr	r3, [r6, #0]
 8004462:	0608      	lsls	r0, r1, #24
 8004464:	f853 5b04 	ldr.w	r5, [r3], #4
 8004468:	d402      	bmi.n	8004470 <_printf_i+0xe8>
 800446a:	0649      	lsls	r1, r1, #25
 800446c:	bf48      	it	mi
 800446e:	b2ad      	uxthmi	r5, r5
 8004470:	2f6f      	cmp	r7, #111	@ 0x6f
 8004472:	4853      	ldr	r0, [pc, #332]	@ (80045c0 <_printf_i+0x238>)
 8004474:	6033      	str	r3, [r6, #0]
 8004476:	bf14      	ite	ne
 8004478:	230a      	movne	r3, #10
 800447a:	2308      	moveq	r3, #8
 800447c:	2100      	movs	r1, #0
 800447e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004482:	6866      	ldr	r6, [r4, #4]
 8004484:	60a6      	str	r6, [r4, #8]
 8004486:	2e00      	cmp	r6, #0
 8004488:	bfa2      	ittt	ge
 800448a:	6821      	ldrge	r1, [r4, #0]
 800448c:	f021 0104 	bicge.w	r1, r1, #4
 8004490:	6021      	strge	r1, [r4, #0]
 8004492:	b90d      	cbnz	r5, 8004498 <_printf_i+0x110>
 8004494:	2e00      	cmp	r6, #0
 8004496:	d04b      	beq.n	8004530 <_printf_i+0x1a8>
 8004498:	4616      	mov	r6, r2
 800449a:	fbb5 f1f3 	udiv	r1, r5, r3
 800449e:	fb03 5711 	mls	r7, r3, r1, r5
 80044a2:	5dc7      	ldrb	r7, [r0, r7]
 80044a4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80044a8:	462f      	mov	r7, r5
 80044aa:	42bb      	cmp	r3, r7
 80044ac:	460d      	mov	r5, r1
 80044ae:	d9f4      	bls.n	800449a <_printf_i+0x112>
 80044b0:	2b08      	cmp	r3, #8
 80044b2:	d10b      	bne.n	80044cc <_printf_i+0x144>
 80044b4:	6823      	ldr	r3, [r4, #0]
 80044b6:	07df      	lsls	r7, r3, #31
 80044b8:	d508      	bpl.n	80044cc <_printf_i+0x144>
 80044ba:	6923      	ldr	r3, [r4, #16]
 80044bc:	6861      	ldr	r1, [r4, #4]
 80044be:	4299      	cmp	r1, r3
 80044c0:	bfde      	ittt	le
 80044c2:	2330      	movle	r3, #48	@ 0x30
 80044c4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80044c8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80044cc:	1b92      	subs	r2, r2, r6
 80044ce:	6122      	str	r2, [r4, #16]
 80044d0:	f8cd a000 	str.w	sl, [sp]
 80044d4:	464b      	mov	r3, r9
 80044d6:	aa03      	add	r2, sp, #12
 80044d8:	4621      	mov	r1, r4
 80044da:	4640      	mov	r0, r8
 80044dc:	f7ff fee6 	bl	80042ac <_printf_common>
 80044e0:	3001      	adds	r0, #1
 80044e2:	d14a      	bne.n	800457a <_printf_i+0x1f2>
 80044e4:	f04f 30ff 	mov.w	r0, #4294967295
 80044e8:	b004      	add	sp, #16
 80044ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044ee:	6823      	ldr	r3, [r4, #0]
 80044f0:	f043 0320 	orr.w	r3, r3, #32
 80044f4:	6023      	str	r3, [r4, #0]
 80044f6:	4833      	ldr	r0, [pc, #204]	@ (80045c4 <_printf_i+0x23c>)
 80044f8:	2778      	movs	r7, #120	@ 0x78
 80044fa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80044fe:	6823      	ldr	r3, [r4, #0]
 8004500:	6831      	ldr	r1, [r6, #0]
 8004502:	061f      	lsls	r7, r3, #24
 8004504:	f851 5b04 	ldr.w	r5, [r1], #4
 8004508:	d402      	bmi.n	8004510 <_printf_i+0x188>
 800450a:	065f      	lsls	r7, r3, #25
 800450c:	bf48      	it	mi
 800450e:	b2ad      	uxthmi	r5, r5
 8004510:	6031      	str	r1, [r6, #0]
 8004512:	07d9      	lsls	r1, r3, #31
 8004514:	bf44      	itt	mi
 8004516:	f043 0320 	orrmi.w	r3, r3, #32
 800451a:	6023      	strmi	r3, [r4, #0]
 800451c:	b11d      	cbz	r5, 8004526 <_printf_i+0x19e>
 800451e:	2310      	movs	r3, #16
 8004520:	e7ac      	b.n	800447c <_printf_i+0xf4>
 8004522:	4827      	ldr	r0, [pc, #156]	@ (80045c0 <_printf_i+0x238>)
 8004524:	e7e9      	b.n	80044fa <_printf_i+0x172>
 8004526:	6823      	ldr	r3, [r4, #0]
 8004528:	f023 0320 	bic.w	r3, r3, #32
 800452c:	6023      	str	r3, [r4, #0]
 800452e:	e7f6      	b.n	800451e <_printf_i+0x196>
 8004530:	4616      	mov	r6, r2
 8004532:	e7bd      	b.n	80044b0 <_printf_i+0x128>
 8004534:	6833      	ldr	r3, [r6, #0]
 8004536:	6825      	ldr	r5, [r4, #0]
 8004538:	6961      	ldr	r1, [r4, #20]
 800453a:	1d18      	adds	r0, r3, #4
 800453c:	6030      	str	r0, [r6, #0]
 800453e:	062e      	lsls	r6, r5, #24
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	d501      	bpl.n	8004548 <_printf_i+0x1c0>
 8004544:	6019      	str	r1, [r3, #0]
 8004546:	e002      	b.n	800454e <_printf_i+0x1c6>
 8004548:	0668      	lsls	r0, r5, #25
 800454a:	d5fb      	bpl.n	8004544 <_printf_i+0x1bc>
 800454c:	8019      	strh	r1, [r3, #0]
 800454e:	2300      	movs	r3, #0
 8004550:	6123      	str	r3, [r4, #16]
 8004552:	4616      	mov	r6, r2
 8004554:	e7bc      	b.n	80044d0 <_printf_i+0x148>
 8004556:	6833      	ldr	r3, [r6, #0]
 8004558:	1d1a      	adds	r2, r3, #4
 800455a:	6032      	str	r2, [r6, #0]
 800455c:	681e      	ldr	r6, [r3, #0]
 800455e:	6862      	ldr	r2, [r4, #4]
 8004560:	2100      	movs	r1, #0
 8004562:	4630      	mov	r0, r6
 8004564:	f7fb fe3c 	bl	80001e0 <memchr>
 8004568:	b108      	cbz	r0, 800456e <_printf_i+0x1e6>
 800456a:	1b80      	subs	r0, r0, r6
 800456c:	6060      	str	r0, [r4, #4]
 800456e:	6863      	ldr	r3, [r4, #4]
 8004570:	6123      	str	r3, [r4, #16]
 8004572:	2300      	movs	r3, #0
 8004574:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004578:	e7aa      	b.n	80044d0 <_printf_i+0x148>
 800457a:	6923      	ldr	r3, [r4, #16]
 800457c:	4632      	mov	r2, r6
 800457e:	4649      	mov	r1, r9
 8004580:	4640      	mov	r0, r8
 8004582:	47d0      	blx	sl
 8004584:	3001      	adds	r0, #1
 8004586:	d0ad      	beq.n	80044e4 <_printf_i+0x15c>
 8004588:	6823      	ldr	r3, [r4, #0]
 800458a:	079b      	lsls	r3, r3, #30
 800458c:	d413      	bmi.n	80045b6 <_printf_i+0x22e>
 800458e:	68e0      	ldr	r0, [r4, #12]
 8004590:	9b03      	ldr	r3, [sp, #12]
 8004592:	4298      	cmp	r0, r3
 8004594:	bfb8      	it	lt
 8004596:	4618      	movlt	r0, r3
 8004598:	e7a6      	b.n	80044e8 <_printf_i+0x160>
 800459a:	2301      	movs	r3, #1
 800459c:	4632      	mov	r2, r6
 800459e:	4649      	mov	r1, r9
 80045a0:	4640      	mov	r0, r8
 80045a2:	47d0      	blx	sl
 80045a4:	3001      	adds	r0, #1
 80045a6:	d09d      	beq.n	80044e4 <_printf_i+0x15c>
 80045a8:	3501      	adds	r5, #1
 80045aa:	68e3      	ldr	r3, [r4, #12]
 80045ac:	9903      	ldr	r1, [sp, #12]
 80045ae:	1a5b      	subs	r3, r3, r1
 80045b0:	42ab      	cmp	r3, r5
 80045b2:	dcf2      	bgt.n	800459a <_printf_i+0x212>
 80045b4:	e7eb      	b.n	800458e <_printf_i+0x206>
 80045b6:	2500      	movs	r5, #0
 80045b8:	f104 0619 	add.w	r6, r4, #25
 80045bc:	e7f5      	b.n	80045aa <_printf_i+0x222>
 80045be:	bf00      	nop
 80045c0:	08004a65 	.word	0x08004a65
 80045c4:	08004a76 	.word	0x08004a76

080045c8 <__sflush_r>:
 80045c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80045cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045d0:	0716      	lsls	r6, r2, #28
 80045d2:	4605      	mov	r5, r0
 80045d4:	460c      	mov	r4, r1
 80045d6:	d454      	bmi.n	8004682 <__sflush_r+0xba>
 80045d8:	684b      	ldr	r3, [r1, #4]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	dc02      	bgt.n	80045e4 <__sflush_r+0x1c>
 80045de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	dd48      	ble.n	8004676 <__sflush_r+0xae>
 80045e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80045e6:	2e00      	cmp	r6, #0
 80045e8:	d045      	beq.n	8004676 <__sflush_r+0xae>
 80045ea:	2300      	movs	r3, #0
 80045ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80045f0:	682f      	ldr	r7, [r5, #0]
 80045f2:	6a21      	ldr	r1, [r4, #32]
 80045f4:	602b      	str	r3, [r5, #0]
 80045f6:	d030      	beq.n	800465a <__sflush_r+0x92>
 80045f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80045fa:	89a3      	ldrh	r3, [r4, #12]
 80045fc:	0759      	lsls	r1, r3, #29
 80045fe:	d505      	bpl.n	800460c <__sflush_r+0x44>
 8004600:	6863      	ldr	r3, [r4, #4]
 8004602:	1ad2      	subs	r2, r2, r3
 8004604:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004606:	b10b      	cbz	r3, 800460c <__sflush_r+0x44>
 8004608:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800460a:	1ad2      	subs	r2, r2, r3
 800460c:	2300      	movs	r3, #0
 800460e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004610:	6a21      	ldr	r1, [r4, #32]
 8004612:	4628      	mov	r0, r5
 8004614:	47b0      	blx	r6
 8004616:	1c43      	adds	r3, r0, #1
 8004618:	89a3      	ldrh	r3, [r4, #12]
 800461a:	d106      	bne.n	800462a <__sflush_r+0x62>
 800461c:	6829      	ldr	r1, [r5, #0]
 800461e:	291d      	cmp	r1, #29
 8004620:	d82b      	bhi.n	800467a <__sflush_r+0xb2>
 8004622:	4a2a      	ldr	r2, [pc, #168]	@ (80046cc <__sflush_r+0x104>)
 8004624:	410a      	asrs	r2, r1
 8004626:	07d6      	lsls	r6, r2, #31
 8004628:	d427      	bmi.n	800467a <__sflush_r+0xb2>
 800462a:	2200      	movs	r2, #0
 800462c:	6062      	str	r2, [r4, #4]
 800462e:	04d9      	lsls	r1, r3, #19
 8004630:	6922      	ldr	r2, [r4, #16]
 8004632:	6022      	str	r2, [r4, #0]
 8004634:	d504      	bpl.n	8004640 <__sflush_r+0x78>
 8004636:	1c42      	adds	r2, r0, #1
 8004638:	d101      	bne.n	800463e <__sflush_r+0x76>
 800463a:	682b      	ldr	r3, [r5, #0]
 800463c:	b903      	cbnz	r3, 8004640 <__sflush_r+0x78>
 800463e:	6560      	str	r0, [r4, #84]	@ 0x54
 8004640:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004642:	602f      	str	r7, [r5, #0]
 8004644:	b1b9      	cbz	r1, 8004676 <__sflush_r+0xae>
 8004646:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800464a:	4299      	cmp	r1, r3
 800464c:	d002      	beq.n	8004654 <__sflush_r+0x8c>
 800464e:	4628      	mov	r0, r5
 8004650:	f7ff fbf2 	bl	8003e38 <_free_r>
 8004654:	2300      	movs	r3, #0
 8004656:	6363      	str	r3, [r4, #52]	@ 0x34
 8004658:	e00d      	b.n	8004676 <__sflush_r+0xae>
 800465a:	2301      	movs	r3, #1
 800465c:	4628      	mov	r0, r5
 800465e:	47b0      	blx	r6
 8004660:	4602      	mov	r2, r0
 8004662:	1c50      	adds	r0, r2, #1
 8004664:	d1c9      	bne.n	80045fa <__sflush_r+0x32>
 8004666:	682b      	ldr	r3, [r5, #0]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d0c6      	beq.n	80045fa <__sflush_r+0x32>
 800466c:	2b1d      	cmp	r3, #29
 800466e:	d001      	beq.n	8004674 <__sflush_r+0xac>
 8004670:	2b16      	cmp	r3, #22
 8004672:	d11e      	bne.n	80046b2 <__sflush_r+0xea>
 8004674:	602f      	str	r7, [r5, #0]
 8004676:	2000      	movs	r0, #0
 8004678:	e022      	b.n	80046c0 <__sflush_r+0xf8>
 800467a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800467e:	b21b      	sxth	r3, r3
 8004680:	e01b      	b.n	80046ba <__sflush_r+0xf2>
 8004682:	690f      	ldr	r7, [r1, #16]
 8004684:	2f00      	cmp	r7, #0
 8004686:	d0f6      	beq.n	8004676 <__sflush_r+0xae>
 8004688:	0793      	lsls	r3, r2, #30
 800468a:	680e      	ldr	r6, [r1, #0]
 800468c:	bf08      	it	eq
 800468e:	694b      	ldreq	r3, [r1, #20]
 8004690:	600f      	str	r7, [r1, #0]
 8004692:	bf18      	it	ne
 8004694:	2300      	movne	r3, #0
 8004696:	eba6 0807 	sub.w	r8, r6, r7
 800469a:	608b      	str	r3, [r1, #8]
 800469c:	f1b8 0f00 	cmp.w	r8, #0
 80046a0:	dde9      	ble.n	8004676 <__sflush_r+0xae>
 80046a2:	6a21      	ldr	r1, [r4, #32]
 80046a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80046a6:	4643      	mov	r3, r8
 80046a8:	463a      	mov	r2, r7
 80046aa:	4628      	mov	r0, r5
 80046ac:	47b0      	blx	r6
 80046ae:	2800      	cmp	r0, #0
 80046b0:	dc08      	bgt.n	80046c4 <__sflush_r+0xfc>
 80046b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046ba:	81a3      	strh	r3, [r4, #12]
 80046bc:	f04f 30ff 	mov.w	r0, #4294967295
 80046c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046c4:	4407      	add	r7, r0
 80046c6:	eba8 0800 	sub.w	r8, r8, r0
 80046ca:	e7e7      	b.n	800469c <__sflush_r+0xd4>
 80046cc:	dfbffffe 	.word	0xdfbffffe

080046d0 <_fflush_r>:
 80046d0:	b538      	push	{r3, r4, r5, lr}
 80046d2:	690b      	ldr	r3, [r1, #16]
 80046d4:	4605      	mov	r5, r0
 80046d6:	460c      	mov	r4, r1
 80046d8:	b913      	cbnz	r3, 80046e0 <_fflush_r+0x10>
 80046da:	2500      	movs	r5, #0
 80046dc:	4628      	mov	r0, r5
 80046de:	bd38      	pop	{r3, r4, r5, pc}
 80046e0:	b118      	cbz	r0, 80046ea <_fflush_r+0x1a>
 80046e2:	6a03      	ldr	r3, [r0, #32]
 80046e4:	b90b      	cbnz	r3, 80046ea <_fflush_r+0x1a>
 80046e6:	f7ff fa9f 	bl	8003c28 <__sinit>
 80046ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d0f3      	beq.n	80046da <_fflush_r+0xa>
 80046f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80046f4:	07d0      	lsls	r0, r2, #31
 80046f6:	d404      	bmi.n	8004702 <_fflush_r+0x32>
 80046f8:	0599      	lsls	r1, r3, #22
 80046fa:	d402      	bmi.n	8004702 <_fflush_r+0x32>
 80046fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80046fe:	f7ff fb98 	bl	8003e32 <__retarget_lock_acquire_recursive>
 8004702:	4628      	mov	r0, r5
 8004704:	4621      	mov	r1, r4
 8004706:	f7ff ff5f 	bl	80045c8 <__sflush_r>
 800470a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800470c:	07da      	lsls	r2, r3, #31
 800470e:	4605      	mov	r5, r0
 8004710:	d4e4      	bmi.n	80046dc <_fflush_r+0xc>
 8004712:	89a3      	ldrh	r3, [r4, #12]
 8004714:	059b      	lsls	r3, r3, #22
 8004716:	d4e1      	bmi.n	80046dc <_fflush_r+0xc>
 8004718:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800471a:	f7ff fb8b 	bl	8003e34 <__retarget_lock_release_recursive>
 800471e:	e7dd      	b.n	80046dc <_fflush_r+0xc>

08004720 <__swbuf_r>:
 8004720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004722:	460e      	mov	r6, r1
 8004724:	4614      	mov	r4, r2
 8004726:	4605      	mov	r5, r0
 8004728:	b118      	cbz	r0, 8004732 <__swbuf_r+0x12>
 800472a:	6a03      	ldr	r3, [r0, #32]
 800472c:	b90b      	cbnz	r3, 8004732 <__swbuf_r+0x12>
 800472e:	f7ff fa7b 	bl	8003c28 <__sinit>
 8004732:	69a3      	ldr	r3, [r4, #24]
 8004734:	60a3      	str	r3, [r4, #8]
 8004736:	89a3      	ldrh	r3, [r4, #12]
 8004738:	071a      	lsls	r2, r3, #28
 800473a:	d501      	bpl.n	8004740 <__swbuf_r+0x20>
 800473c:	6923      	ldr	r3, [r4, #16]
 800473e:	b943      	cbnz	r3, 8004752 <__swbuf_r+0x32>
 8004740:	4621      	mov	r1, r4
 8004742:	4628      	mov	r0, r5
 8004744:	f000 f82a 	bl	800479c <__swsetup_r>
 8004748:	b118      	cbz	r0, 8004752 <__swbuf_r+0x32>
 800474a:	f04f 37ff 	mov.w	r7, #4294967295
 800474e:	4638      	mov	r0, r7
 8004750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004752:	6823      	ldr	r3, [r4, #0]
 8004754:	6922      	ldr	r2, [r4, #16]
 8004756:	1a98      	subs	r0, r3, r2
 8004758:	6963      	ldr	r3, [r4, #20]
 800475a:	b2f6      	uxtb	r6, r6
 800475c:	4283      	cmp	r3, r0
 800475e:	4637      	mov	r7, r6
 8004760:	dc05      	bgt.n	800476e <__swbuf_r+0x4e>
 8004762:	4621      	mov	r1, r4
 8004764:	4628      	mov	r0, r5
 8004766:	f7ff ffb3 	bl	80046d0 <_fflush_r>
 800476a:	2800      	cmp	r0, #0
 800476c:	d1ed      	bne.n	800474a <__swbuf_r+0x2a>
 800476e:	68a3      	ldr	r3, [r4, #8]
 8004770:	3b01      	subs	r3, #1
 8004772:	60a3      	str	r3, [r4, #8]
 8004774:	6823      	ldr	r3, [r4, #0]
 8004776:	1c5a      	adds	r2, r3, #1
 8004778:	6022      	str	r2, [r4, #0]
 800477a:	701e      	strb	r6, [r3, #0]
 800477c:	6962      	ldr	r2, [r4, #20]
 800477e:	1c43      	adds	r3, r0, #1
 8004780:	429a      	cmp	r2, r3
 8004782:	d004      	beq.n	800478e <__swbuf_r+0x6e>
 8004784:	89a3      	ldrh	r3, [r4, #12]
 8004786:	07db      	lsls	r3, r3, #31
 8004788:	d5e1      	bpl.n	800474e <__swbuf_r+0x2e>
 800478a:	2e0a      	cmp	r6, #10
 800478c:	d1df      	bne.n	800474e <__swbuf_r+0x2e>
 800478e:	4621      	mov	r1, r4
 8004790:	4628      	mov	r0, r5
 8004792:	f7ff ff9d 	bl	80046d0 <_fflush_r>
 8004796:	2800      	cmp	r0, #0
 8004798:	d0d9      	beq.n	800474e <__swbuf_r+0x2e>
 800479a:	e7d6      	b.n	800474a <__swbuf_r+0x2a>

0800479c <__swsetup_r>:
 800479c:	b538      	push	{r3, r4, r5, lr}
 800479e:	4b29      	ldr	r3, [pc, #164]	@ (8004844 <__swsetup_r+0xa8>)
 80047a0:	4605      	mov	r5, r0
 80047a2:	6818      	ldr	r0, [r3, #0]
 80047a4:	460c      	mov	r4, r1
 80047a6:	b118      	cbz	r0, 80047b0 <__swsetup_r+0x14>
 80047a8:	6a03      	ldr	r3, [r0, #32]
 80047aa:	b90b      	cbnz	r3, 80047b0 <__swsetup_r+0x14>
 80047ac:	f7ff fa3c 	bl	8003c28 <__sinit>
 80047b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047b4:	0719      	lsls	r1, r3, #28
 80047b6:	d422      	bmi.n	80047fe <__swsetup_r+0x62>
 80047b8:	06da      	lsls	r2, r3, #27
 80047ba:	d407      	bmi.n	80047cc <__swsetup_r+0x30>
 80047bc:	2209      	movs	r2, #9
 80047be:	602a      	str	r2, [r5, #0]
 80047c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047c4:	81a3      	strh	r3, [r4, #12]
 80047c6:	f04f 30ff 	mov.w	r0, #4294967295
 80047ca:	e033      	b.n	8004834 <__swsetup_r+0x98>
 80047cc:	0758      	lsls	r0, r3, #29
 80047ce:	d512      	bpl.n	80047f6 <__swsetup_r+0x5a>
 80047d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80047d2:	b141      	cbz	r1, 80047e6 <__swsetup_r+0x4a>
 80047d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80047d8:	4299      	cmp	r1, r3
 80047da:	d002      	beq.n	80047e2 <__swsetup_r+0x46>
 80047dc:	4628      	mov	r0, r5
 80047de:	f7ff fb2b 	bl	8003e38 <_free_r>
 80047e2:	2300      	movs	r3, #0
 80047e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80047e6:	89a3      	ldrh	r3, [r4, #12]
 80047e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80047ec:	81a3      	strh	r3, [r4, #12]
 80047ee:	2300      	movs	r3, #0
 80047f0:	6063      	str	r3, [r4, #4]
 80047f2:	6923      	ldr	r3, [r4, #16]
 80047f4:	6023      	str	r3, [r4, #0]
 80047f6:	89a3      	ldrh	r3, [r4, #12]
 80047f8:	f043 0308 	orr.w	r3, r3, #8
 80047fc:	81a3      	strh	r3, [r4, #12]
 80047fe:	6923      	ldr	r3, [r4, #16]
 8004800:	b94b      	cbnz	r3, 8004816 <__swsetup_r+0x7a>
 8004802:	89a3      	ldrh	r3, [r4, #12]
 8004804:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004808:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800480c:	d003      	beq.n	8004816 <__swsetup_r+0x7a>
 800480e:	4621      	mov	r1, r4
 8004810:	4628      	mov	r0, r5
 8004812:	f000 f84f 	bl	80048b4 <__smakebuf_r>
 8004816:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800481a:	f013 0201 	ands.w	r2, r3, #1
 800481e:	d00a      	beq.n	8004836 <__swsetup_r+0x9a>
 8004820:	2200      	movs	r2, #0
 8004822:	60a2      	str	r2, [r4, #8]
 8004824:	6962      	ldr	r2, [r4, #20]
 8004826:	4252      	negs	r2, r2
 8004828:	61a2      	str	r2, [r4, #24]
 800482a:	6922      	ldr	r2, [r4, #16]
 800482c:	b942      	cbnz	r2, 8004840 <__swsetup_r+0xa4>
 800482e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004832:	d1c5      	bne.n	80047c0 <__swsetup_r+0x24>
 8004834:	bd38      	pop	{r3, r4, r5, pc}
 8004836:	0799      	lsls	r1, r3, #30
 8004838:	bf58      	it	pl
 800483a:	6962      	ldrpl	r2, [r4, #20]
 800483c:	60a2      	str	r2, [r4, #8]
 800483e:	e7f4      	b.n	800482a <__swsetup_r+0x8e>
 8004840:	2000      	movs	r0, #0
 8004842:	e7f7      	b.n	8004834 <__swsetup_r+0x98>
 8004844:	20000018 	.word	0x20000018

08004848 <_sbrk_r>:
 8004848:	b538      	push	{r3, r4, r5, lr}
 800484a:	4d06      	ldr	r5, [pc, #24]	@ (8004864 <_sbrk_r+0x1c>)
 800484c:	2300      	movs	r3, #0
 800484e:	4604      	mov	r4, r0
 8004850:	4608      	mov	r0, r1
 8004852:	602b      	str	r3, [r5, #0]
 8004854:	f7fc f99c 	bl	8000b90 <_sbrk>
 8004858:	1c43      	adds	r3, r0, #1
 800485a:	d102      	bne.n	8004862 <_sbrk_r+0x1a>
 800485c:	682b      	ldr	r3, [r5, #0]
 800485e:	b103      	cbz	r3, 8004862 <_sbrk_r+0x1a>
 8004860:	6023      	str	r3, [r4, #0]
 8004862:	bd38      	pop	{r3, r4, r5, pc}
 8004864:	20000274 	.word	0x20000274

08004868 <__swhatbuf_r>:
 8004868:	b570      	push	{r4, r5, r6, lr}
 800486a:	460c      	mov	r4, r1
 800486c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004870:	2900      	cmp	r1, #0
 8004872:	b096      	sub	sp, #88	@ 0x58
 8004874:	4615      	mov	r5, r2
 8004876:	461e      	mov	r6, r3
 8004878:	da0d      	bge.n	8004896 <__swhatbuf_r+0x2e>
 800487a:	89a3      	ldrh	r3, [r4, #12]
 800487c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004880:	f04f 0100 	mov.w	r1, #0
 8004884:	bf14      	ite	ne
 8004886:	2340      	movne	r3, #64	@ 0x40
 8004888:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800488c:	2000      	movs	r0, #0
 800488e:	6031      	str	r1, [r6, #0]
 8004890:	602b      	str	r3, [r5, #0]
 8004892:	b016      	add	sp, #88	@ 0x58
 8004894:	bd70      	pop	{r4, r5, r6, pc}
 8004896:	466a      	mov	r2, sp
 8004898:	f000 f848 	bl	800492c <_fstat_r>
 800489c:	2800      	cmp	r0, #0
 800489e:	dbec      	blt.n	800487a <__swhatbuf_r+0x12>
 80048a0:	9901      	ldr	r1, [sp, #4]
 80048a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80048a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80048aa:	4259      	negs	r1, r3
 80048ac:	4159      	adcs	r1, r3
 80048ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048b2:	e7eb      	b.n	800488c <__swhatbuf_r+0x24>

080048b4 <__smakebuf_r>:
 80048b4:	898b      	ldrh	r3, [r1, #12]
 80048b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048b8:	079d      	lsls	r5, r3, #30
 80048ba:	4606      	mov	r6, r0
 80048bc:	460c      	mov	r4, r1
 80048be:	d507      	bpl.n	80048d0 <__smakebuf_r+0x1c>
 80048c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80048c4:	6023      	str	r3, [r4, #0]
 80048c6:	6123      	str	r3, [r4, #16]
 80048c8:	2301      	movs	r3, #1
 80048ca:	6163      	str	r3, [r4, #20]
 80048cc:	b003      	add	sp, #12
 80048ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048d0:	ab01      	add	r3, sp, #4
 80048d2:	466a      	mov	r2, sp
 80048d4:	f7ff ffc8 	bl	8004868 <__swhatbuf_r>
 80048d8:	9f00      	ldr	r7, [sp, #0]
 80048da:	4605      	mov	r5, r0
 80048dc:	4639      	mov	r1, r7
 80048de:	4630      	mov	r0, r6
 80048e0:	f7ff fb16 	bl	8003f10 <_malloc_r>
 80048e4:	b948      	cbnz	r0, 80048fa <__smakebuf_r+0x46>
 80048e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048ea:	059a      	lsls	r2, r3, #22
 80048ec:	d4ee      	bmi.n	80048cc <__smakebuf_r+0x18>
 80048ee:	f023 0303 	bic.w	r3, r3, #3
 80048f2:	f043 0302 	orr.w	r3, r3, #2
 80048f6:	81a3      	strh	r3, [r4, #12]
 80048f8:	e7e2      	b.n	80048c0 <__smakebuf_r+0xc>
 80048fa:	89a3      	ldrh	r3, [r4, #12]
 80048fc:	6020      	str	r0, [r4, #0]
 80048fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004902:	81a3      	strh	r3, [r4, #12]
 8004904:	9b01      	ldr	r3, [sp, #4]
 8004906:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800490a:	b15b      	cbz	r3, 8004924 <__smakebuf_r+0x70>
 800490c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004910:	4630      	mov	r0, r6
 8004912:	f000 f81d 	bl	8004950 <_isatty_r>
 8004916:	b128      	cbz	r0, 8004924 <__smakebuf_r+0x70>
 8004918:	89a3      	ldrh	r3, [r4, #12]
 800491a:	f023 0303 	bic.w	r3, r3, #3
 800491e:	f043 0301 	orr.w	r3, r3, #1
 8004922:	81a3      	strh	r3, [r4, #12]
 8004924:	89a3      	ldrh	r3, [r4, #12]
 8004926:	431d      	orrs	r5, r3
 8004928:	81a5      	strh	r5, [r4, #12]
 800492a:	e7cf      	b.n	80048cc <__smakebuf_r+0x18>

0800492c <_fstat_r>:
 800492c:	b538      	push	{r3, r4, r5, lr}
 800492e:	4d07      	ldr	r5, [pc, #28]	@ (800494c <_fstat_r+0x20>)
 8004930:	2300      	movs	r3, #0
 8004932:	4604      	mov	r4, r0
 8004934:	4608      	mov	r0, r1
 8004936:	4611      	mov	r1, r2
 8004938:	602b      	str	r3, [r5, #0]
 800493a:	f7fc f901 	bl	8000b40 <_fstat>
 800493e:	1c43      	adds	r3, r0, #1
 8004940:	d102      	bne.n	8004948 <_fstat_r+0x1c>
 8004942:	682b      	ldr	r3, [r5, #0]
 8004944:	b103      	cbz	r3, 8004948 <_fstat_r+0x1c>
 8004946:	6023      	str	r3, [r4, #0]
 8004948:	bd38      	pop	{r3, r4, r5, pc}
 800494a:	bf00      	nop
 800494c:	20000274 	.word	0x20000274

08004950 <_isatty_r>:
 8004950:	b538      	push	{r3, r4, r5, lr}
 8004952:	4d06      	ldr	r5, [pc, #24]	@ (800496c <_isatty_r+0x1c>)
 8004954:	2300      	movs	r3, #0
 8004956:	4604      	mov	r4, r0
 8004958:	4608      	mov	r0, r1
 800495a:	602b      	str	r3, [r5, #0]
 800495c:	f7fc f900 	bl	8000b60 <_isatty>
 8004960:	1c43      	adds	r3, r0, #1
 8004962:	d102      	bne.n	800496a <_isatty_r+0x1a>
 8004964:	682b      	ldr	r3, [r5, #0]
 8004966:	b103      	cbz	r3, 800496a <_isatty_r+0x1a>
 8004968:	6023      	str	r3, [r4, #0]
 800496a:	bd38      	pop	{r3, r4, r5, pc}
 800496c:	20000274 	.word	0x20000274

08004970 <_init>:
 8004970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004972:	bf00      	nop
 8004974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004976:	bc08      	pop	{r3}
 8004978:	469e      	mov	lr, r3
 800497a:	4770      	bx	lr

0800497c <_fini>:
 800497c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800497e:	bf00      	nop
 8004980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004982:	bc08      	pop	{r3}
 8004984:	469e      	mov	lr, r3
 8004986:	4770      	bx	lr
