###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        39795   # Number of WRITE/WRITEP commands
num_reads_done                 =       575210   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       464104   # Number of read row buffer hits
num_read_cmds                  =       575210   # Number of READ/READP commands
num_writes_done                =        39795   # Number of read requests issued
num_write_row_hits             =        23079   # Number of write row buffer hits
num_act_cmds                   =       128289   # Number of ACT commands
num_pre_cmds                   =       128261   # Number of PRE commands
num_ondemand_pres              =       107097   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9297667   # Cyles of rank active rank.0
rank_active_cycles.1           =      8919021   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       702333   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1080979   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       567200   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8017   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3531   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6060   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4474   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          947   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          907   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1478   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2631   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1905   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17855   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            8   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           61   # Write cmd latency (cycles)
write_latency[80-99]           =          143   # Write cmd latency (cycles)
write_latency[100-119]         =          188   # Write cmd latency (cycles)
write_latency[120-139]         =          314   # Write cmd latency (cycles)
write_latency[140-159]         =          402   # Write cmd latency (cycles)
write_latency[160-179]         =          642   # Write cmd latency (cycles)
write_latency[180-199]         =          848   # Write cmd latency (cycles)
write_latency[200-]            =        37183   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       248948   # Read request latency (cycles)
read_latency[40-59]            =        77115   # Read request latency (cycles)
read_latency[60-79]            =        70824   # Read request latency (cycles)
read_latency[80-99]            =        29509   # Read request latency (cycles)
read_latency[100-119]          =        23100   # Read request latency (cycles)
read_latency[120-139]          =        19706   # Read request latency (cycles)
read_latency[140-159]          =        13333   # Read request latency (cycles)
read_latency[160-179]          =        10482   # Read request latency (cycles)
read_latency[180-199]          =         8667   # Read request latency (cycles)
read_latency[200-]             =        73526   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.98657e+08   # Write energy
read_energy                    =  2.31925e+09   # Read energy
act_energy                     =  3.50999e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.3712e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   5.1887e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80174e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.56547e+09   # Active standby energy rank.1
average_read_latency           =      109.601   # Average read request latency (cycles)
average_interarrival           =      16.2592   # Average request interarrival latency (cycles)
total_energy                   =  1.57968e+10   # Total energy (pJ)
average_power                  =      1579.68   # Average power (mW)
average_bandwidth              =      5.24804   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        46124   # Number of WRITE/WRITEP commands
num_reads_done                 =       644673   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       509358   # Number of read row buffer hits
num_read_cmds                  =       644673   # Number of READ/READP commands
num_writes_done                =        46132   # Number of read requests issued
num_write_row_hits             =        25926   # Number of write row buffer hits
num_act_cmds                   =       156120   # Number of ACT commands
num_pre_cmds                   =       156088   # Number of PRE commands
num_ondemand_pres              =       133192   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9081708   # Cyles of rank active rank.0
rank_active_cycles.1           =      9043944   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       918292   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       956056   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       644057   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7181   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3547   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6329   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4050   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          923   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          957   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1460   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2654   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1832   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17815   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            7   # Write cmd latency (cycles)
write_latency[40-59]           =           16   # Write cmd latency (cycles)
write_latency[60-79]           =           60   # Write cmd latency (cycles)
write_latency[80-99]           =          156   # Write cmd latency (cycles)
write_latency[100-119]         =          232   # Write cmd latency (cycles)
write_latency[120-139]         =          363   # Write cmd latency (cycles)
write_latency[140-159]         =          508   # Write cmd latency (cycles)
write_latency[160-179]         =          789   # Write cmd latency (cycles)
write_latency[180-199]         =          941   # Write cmd latency (cycles)
write_latency[200-]            =        43051   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       250128   # Read request latency (cycles)
read_latency[40-59]            =        88727   # Read request latency (cycles)
read_latency[60-79]            =        86747   # Read request latency (cycles)
read_latency[80-99]            =        39644   # Read request latency (cycles)
read_latency[100-119]          =        30124   # Read request latency (cycles)
read_latency[120-139]          =        25299   # Read request latency (cycles)
read_latency[140-159]          =        17253   # Read request latency (cycles)
read_latency[160-179]          =        13183   # Read request latency (cycles)
read_latency[180-199]          =        10516   # Read request latency (cycles)
read_latency[200-]             =        83052   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.30251e+08   # Write energy
read_energy                    =  2.59932e+09   # Read energy
act_energy                     =  4.27144e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   4.4078e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.58907e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.66699e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64342e+09   # Active standby energy rank.1
average_read_latency           =      111.048   # Average read request latency (cycles)
average_interarrival           =      14.4751   # Average request interarrival latency (cycles)
total_energy                   =  1.61715e+10   # Total energy (pJ)
average_power                  =      1617.15   # Average power (mW)
average_bandwidth              =      5.89487   # Average bandwidth
