{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671195930837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671195930837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 20:05:30 2022 " "Processing started: Fri Dec 16 20:05:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671195930837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195930837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab11 -c Lab11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab11 -c Lab11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195930837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671195930997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671195930997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_search.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_search.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_search " "Found entity 1: binary_search" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671195935658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "high_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file high_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 high_bit_counter " "Found entity 1: high_bit_counter" {  } { { "high_bit_counter.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/high_bit_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671195935658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab11part1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab11part1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab11Part1 " "Found entity 1: Lab11Part1" {  } { { "Lab11Part1.bdf" "" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab11/Lab11Part1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671195935659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/Part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671195935660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_array.v 1 1 " "Found 1 design units, including 1 entities, in source file my_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_array " "Found entity 1: my_array" {  } { { "my_array.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/my_array.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671195935661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab11part2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab11part2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab11Part2 " "Found entity 1: Lab11Part2" {  } { { "Lab11Part2.bdf" "" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab11/Lab11Part2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671195935661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab11Part2 " "Elaborating entity \"Lab11Part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671195935677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_search binary_search:inst " "Elaborating entity \"binary_search\" for hierarchy \"binary_search:inst\"" {  } { { "Lab11Part2.bdf" "inst" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab11/Lab11Part2.bdf" { { 416 672 848 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671195935677 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tin binary_search.v(57) " "Verilog HDL Always Construct warning at binary_search.v(57): variable \"Tin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671195935678 "|Lab11Part2|binary_search:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binary_search.v(63) " "Verilog HDL assignment warning at binary_search.v(63): truncated value with size 32 to match size of target (8)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671195935678 "|Lab11Part2|binary_search:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 binary_search.v(73) " "Verilog HDL assignment warning at binary_search.v(73): truncated value with size 32 to match size of target (5)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671195935678 "|Lab11Part2|binary_search:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 binary_search.v(74) " "Verilog HDL assignment warning at binary_search.v(74): truncated value with size 32 to match size of target (5)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671195935678 "|Lab11Part2|binary_search:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 binary_search.v(77) " "Verilog HDL assignment warning at binary_search.v(77): truncated value with size 8 to match size of target (5)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671195935678 "|Lab11Part2|binary_search:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 binary_search.v(85) " "Verilog HDL assignment warning at binary_search.v(85): truncated value with size 8 to match size of target (5)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671195935679 "|Lab11Part2|binary_search:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m binary_search.v(48) " "Verilog HDL Always Construct warning at binary_search.v(48): inferring latch(es) for variable \"m\", which holds its previous value in one or more paths through the always construct" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671195935679 "|Lab11Part2|binary_search:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "L binary_search.v(48) " "Verilog HDL Always Construct warning at binary_search.v(48): inferring latch(es) for variable \"L\", which holds its previous value in one or more paths through the always construct" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671195935679 "|Lab11Part2|binary_search:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R binary_search.v(48) " "Verilog HDL Always Construct warning at binary_search.v(48): inferring latch(es) for variable \"R\", which holds its previous value in one or more paths through the always construct" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671195935679 "|Lab11Part2|binary_search:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "found binary_search.v(48) " "Verilog HDL Always Construct warning at binary_search.v(48): inferring latch(es) for variable \"found\", which holds its previous value in one or more paths through the always construct" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671195935679 "|Lab11Part2|binary_search:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addf binary_search.v(48) " "Verilog HDL Always Construct warning at binary_search.v(48): inferring latch(es) for variable \"addf\", which holds its previous value in one or more paths through the always construct" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671195935679 "|Lab11Part2|binary_search:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "T binary_search.v(48) " "Verilog HDL Always Construct warning at binary_search.v(48): inferring latch(es) for variable \"T\", which holds its previous value in one or more paths through the always construct" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671195935679 "|Lab11Part2|binary_search:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addo binary_search.v(48) " "Verilog HDL Always Construct warning at binary_search.v(48): inferring latch(es) for variable \"addo\", which holds its previous value in one or more paths through the always construct" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671195935679 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addo\[0\] binary_search.v(48) " "Inferred latch for \"addo\[0\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addo\[1\] binary_search.v(48) " "Inferred latch for \"addo\[1\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addo\[2\] binary_search.v(48) " "Inferred latch for \"addo\[2\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addo\[3\] binary_search.v(48) " "Inferred latch for \"addo\[3\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addo\[4\] binary_search.v(48) " "Inferred latch for \"addo\[4\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[0\] binary_search.v(48) " "Inferred latch for \"T\[0\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[1\] binary_search.v(48) " "Inferred latch for \"T\[1\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[2\] binary_search.v(48) " "Inferred latch for \"T\[2\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[3\] binary_search.v(48) " "Inferred latch for \"T\[3\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[4\] binary_search.v(48) " "Inferred latch for \"T\[4\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[5\] binary_search.v(48) " "Inferred latch for \"T\[5\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[6\] binary_search.v(48) " "Inferred latch for \"T\[6\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[7\] binary_search.v(48) " "Inferred latch for \"T\[7\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addf\[0\] binary_search.v(48) " "Inferred latch for \"addf\[0\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addf\[1\] binary_search.v(48) " "Inferred latch for \"addf\[1\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addf\[2\] binary_search.v(48) " "Inferred latch for \"addf\[2\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addf\[3\] binary_search.v(48) " "Inferred latch for \"addf\[3\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addf\[4\] binary_search.v(48) " "Inferred latch for \"addf\[4\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found binary_search.v(48) " "Inferred latch for \"found\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] binary_search.v(48) " "Inferred latch for \"R\[0\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] binary_search.v(48) " "Inferred latch for \"R\[1\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] binary_search.v(48) " "Inferred latch for \"R\[2\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] binary_search.v(48) " "Inferred latch for \"R\[3\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] binary_search.v(48) " "Inferred latch for \"R\[4\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[0\] binary_search.v(48) " "Inferred latch for \"L\[0\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935680 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[1\] binary_search.v(48) " "Inferred latch for \"L\[1\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935681 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[2\] binary_search.v(48) " "Inferred latch for \"L\[2\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935681 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[3\] binary_search.v(48) " "Inferred latch for \"L\[3\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935681 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[4\] binary_search.v(48) " "Inferred latch for \"L\[4\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935681 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[0\] binary_search.v(48) " "Inferred latch for \"m\[0\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935681 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[1\] binary_search.v(48) " "Inferred latch for \"m\[1\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935681 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[2\] binary_search.v(48) " "Inferred latch for \"m\[2\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935681 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[3\] binary_search.v(48) " "Inferred latch for \"m\[3\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935681 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[4\] binary_search.v(48) " "Inferred latch for \"m\[4\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935681 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[5\] binary_search.v(48) " "Inferred latch for \"m\[5\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935681 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[6\] binary_search.v(48) " "Inferred latch for \"m\[6\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935681 "|Lab11Part2|binary_search:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[7\] binary_search.v(48) " "Inferred latch for \"m\[7\]\" at binary_search.v(48)" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935681 "|Lab11Part2|binary_search:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_array my_array:inst1 " "Elaborating entity \"my_array\" for hierarchy \"my_array:inst1\"" {  } { { "Lab11Part2.bdf" "inst1" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab11/Lab11Part2.bdf" { { 256 256 472 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671195935693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_array:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"my_array:inst1\|altsyncram:altsyncram_component\"" {  } { { "my_array.v" "altsyncram_component" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/my_array.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671195935709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_array:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"my_array:inst1\|altsyncram:altsyncram_component\"" {  } { { "my_array.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/my_array.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671195935710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_array:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"my_array:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671195935710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671195935710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_array.mif " "Parameter \"init_file\" = \"my_array.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671195935710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671195935710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671195935710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671195935710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671195935710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671195935710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671195935710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671195935710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671195935710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671195935710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671195935710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671195935710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671195935710 ""}  } { { "my_array.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/my_array.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671195935710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8gi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8gi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8gi1 " "Found entity 1: altsyncram_8gi1" {  } { { "db/altsyncram_8gi1.tdf" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/db/altsyncram_8gi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671195935735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195935735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8gi1 my_array:inst1\|altsyncram:altsyncram_component\|altsyncram_8gi1:auto_generated " "Elaborating entity \"altsyncram_8gi1\" for hierarchy \"my_array:inst1\|altsyncram:altsyncram_component\|altsyncram_8gi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671195935735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_search:inst\|found " "Latch binary_search:inst\|found has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_search:inst\|y_Q.S4 " "Ports D and ENA on the latch are fed by the same signal binary_search:inst\|y_Q.S4" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671195936004 ""}  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671195936004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_search:inst\|R\[4\] " "Latch binary_search:inst\|R\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_search:inst\|y_Q.S4 " "Ports D and ENA on the latch are fed by the same signal binary_search:inst\|y_Q.S4" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671195936004 ""}  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671195936004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_search:inst\|L\[4\] " "Latch binary_search:inst\|L\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_search:inst\|y_Q.S4 " "Ports D and ENA on the latch are fed by the same signal binary_search:inst\|y_Q.S4" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671195936004 ""}  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671195936004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_search:inst\|R\[3\] " "Latch binary_search:inst\|R\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_search:inst\|y_Q.S4 " "Ports D and ENA on the latch are fed by the same signal binary_search:inst\|y_Q.S4" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671195936004 ""}  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671195936004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_search:inst\|L\[3\] " "Latch binary_search:inst\|L\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_search:inst\|y_Q.S4 " "Ports D and ENA on the latch are fed by the same signal binary_search:inst\|y_Q.S4" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671195936004 ""}  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671195936004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_search:inst\|R\[2\] " "Latch binary_search:inst\|R\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_search:inst\|y_Q.S4 " "Ports D and ENA on the latch are fed by the same signal binary_search:inst\|y_Q.S4" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671195936004 ""}  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671195936004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_search:inst\|L\[2\] " "Latch binary_search:inst\|L\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_search:inst\|y_Q.S4 " "Ports D and ENA on the latch are fed by the same signal binary_search:inst\|y_Q.S4" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671195936004 ""}  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671195936004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_search:inst\|R\[1\] " "Latch binary_search:inst\|R\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_search:inst\|y_Q.S4 " "Ports D and ENA on the latch are fed by the same signal binary_search:inst\|y_Q.S4" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671195936005 ""}  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671195936005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_search:inst\|L\[1\] " "Latch binary_search:inst\|L\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_search:inst\|y_Q.S4 " "Ports D and ENA on the latch are fed by the same signal binary_search:inst\|y_Q.S4" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671195936005 ""}  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671195936005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_search:inst\|R\[0\] " "Latch binary_search:inst\|R\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_search:inst\|y_Q.S4 " "Ports D and ENA on the latch are fed by the same signal binary_search:inst\|y_Q.S4" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671195936005 ""}  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671195936005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_search:inst\|L\[0\] " "Latch binary_search:inst\|L\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_search:inst\|y_Q.S4 " "Ports D and ENA on the latch are fed by the same signal binary_search:inst\|y_Q.S4" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671195936005 ""}  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671195936005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_search:inst\|m\[4\] " "Latch binary_search:inst\|m\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_search:inst\|y_Q.S2 " "Ports D and ENA on the latch are fed by the same signal binary_search:inst\|y_Q.S2" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671195936005 ""}  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671195936005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_search:inst\|m\[3\] " "Latch binary_search:inst\|m\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_search:inst\|y_Q.S2 " "Ports D and ENA on the latch are fed by the same signal binary_search:inst\|y_Q.S2" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671195936005 ""}  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671195936005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_search:inst\|m\[2\] " "Latch binary_search:inst\|m\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_search:inst\|y_Q.S2 " "Ports D and ENA on the latch are fed by the same signal binary_search:inst\|y_Q.S2" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671195936005 ""}  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671195936005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_search:inst\|m\[1\] " "Latch binary_search:inst\|m\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_search:inst\|y_Q.S2 " "Ports D and ENA on the latch are fed by the same signal binary_search:inst\|y_Q.S2" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671195936005 ""}  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671195936005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_search:inst\|m\[0\] " "Latch binary_search:inst\|m\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_search:inst\|y_Q.S2 " "Ports D and ENA on the latch are fed by the same signal binary_search:inst\|y_Q.S2" {  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671195936005 ""}  } { { "binary_search.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab11/binary_search.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671195936005 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671195936064 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671195936282 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671195936357 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671195936357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671195936377 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671195936377 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671195936377 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1671195936377 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671195936377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671195936389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 20:05:36 2022 " "Processing ended: Fri Dec 16 20:05:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671195936389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671195936389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671195936389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671195936389 ""}
