Classic Timing Analyzer report for LVDS_complete
Tue Mar 27 19:04:43 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'
  7. Clock Setup: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'
  8. Clock Hold: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'
  9. Clock Hold: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'
 10. tco
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+
; Type                                                                        ; Slack     ; Required Time                    ; Actual Time                      ; From                                              ; To                                                ; From Clock                                                   ; To Clock                                                     ; Failed Paths ;
+-----------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+
; Worst-case tco                                                              ; N/A       ; None                             ; 4.563 ns                         ; LVDS_tx:comp_LVDS_tx|tx0_out                      ; tx0                                               ; clock                                                        ; --                                                           ; 0            ;
; Clock Setup: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1' ; 2.914 ns  ; 175.01 MHz ( period = 5.714 ns ) ; 357.14 MHz ( period = 2.800 ns ) ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|tx2_out                      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0            ;
; Clock Setup: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0' ; 28.181 ns ; 25.00 MHz ( period = 40.000 ns ) ; 84.61 MHz ( period = 11.819 ns ) ; VGA_Timer:comp_VGA_Timer|column[7]                ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'  ; 0.445 ns  ; 25.00 MHz ( period = 40.000 ns ) ; N/A                              ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'  ; 0.445 ns  ; 175.01 MHz ( period = 5.714 ns ) ; N/A                              ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0            ;
; Total number of failed paths                                                ;           ;                                  ;                                  ;                                                   ;                                                   ;                                                              ;                                                              ; 0            ;
+-----------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                               ;
+--------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ;                    ; PLL output ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; clock    ; 1                     ; 2                   ; -2.419 ns ;              ;
; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ;                    ; PLL output ; 175.01 MHz       ; 0.000 ns      ; 0.000 ns     ; clock    ; 7                     ; 2                   ; -2.419 ns ;              ;
; clock                                                        ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                                                ; From Clock                                                   ; To Clock                                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 28.181 ns                               ; 84.61 MHz ( period = 11.819 ns )                    ; VGA_Timer:comp_VGA_Timer|column[7]     ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 11.580 ns               ;
; 28.766 ns                               ; 89.02 MHz ( period = 11.234 ns )                    ; VGA_Timer:comp_VGA_Timer|column[8]     ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 10.996 ns               ;
; 28.845 ns                               ; 89.65 MHz ( period = 11.155 ns )                    ; VGA_Timer:comp_VGA_Timer|column[9]     ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 10.917 ns               ;
; 30.217 ns                               ; 102.22 MHz ( period = 9.783 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 9.531 ns                ;
; 30.220 ns                               ; 102.25 MHz ( period = 9.780 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 9.528 ns                ;
; 30.495 ns                               ; 105.21 MHz ( period = 9.505 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[18] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 9.253 ns                ;
; 30.498 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[18] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 9.250 ns                ;
; 30.513 ns                               ; 105.41 MHz ( period = 9.487 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[19] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 9.235 ns                ;
; 30.516 ns                               ; 105.44 MHz ( period = 9.484 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[19] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 9.232 ns                ;
; 30.543 ns                               ; 105.74 MHz ( period = 9.457 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[30] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 9.205 ns                ;
; 30.546 ns                               ; 105.78 MHz ( period = 9.454 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[30] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 9.202 ns                ;
; 30.605 ns                               ; 106.44 MHz ( period = 9.395 ns )                    ; VGA_Timer:comp_VGA_Timer|column[6]     ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 9.156 ns                ;
; 30.620 ns                               ; 106.61 MHz ( period = 9.380 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[15] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 9.128 ns                ;
; 30.623 ns                               ; 106.64 MHz ( period = 9.377 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[15] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 9.125 ns                ;
; 30.625 ns                               ; 106.67 MHz ( period = 9.375 ns )                    ; VGA_Timer:comp_VGA_Timer|column[7]     ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 9.136 ns                ;
; 30.640 ns                               ; 106.84 MHz ( period = 9.360 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[20] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 9.108 ns                ;
; 30.643 ns                               ; 106.87 MHz ( period = 9.357 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[20] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 9.105 ns                ;
; 30.707 ns                               ; 107.61 MHz ( period = 9.293 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[26] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 9.041 ns                ;
; 30.710 ns                               ; 107.64 MHz ( period = 9.290 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[26] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 9.038 ns                ;
; 30.756 ns                               ; 108.18 MHz ( period = 9.244 ns )                    ; VGA_Timer:comp_VGA_Timer|column[2]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.990 ns                ;
; 30.758 ns                               ; 108.20 MHz ( period = 9.242 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[16] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 8.990 ns                ;
; 30.759 ns                               ; 108.21 MHz ( period = 9.241 ns )                    ; VGA_Timer:comp_VGA_Timer|column[2]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.987 ns                ;
; 30.761 ns                               ; 108.24 MHz ( period = 9.239 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[16] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 8.987 ns                ;
; 30.768 ns                               ; 108.32 MHz ( period = 9.232 ns )                    ; VGA_Timer:comp_VGA_Timer|column[4]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.978 ns                ;
; 30.770 ns                               ; 108.34 MHz ( period = 9.230 ns )                    ; VGA_Timer:comp_VGA_Timer|column[7]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.976 ns                ;
; 30.771 ns                               ; 108.35 MHz ( period = 9.229 ns )                    ; VGA_Timer:comp_VGA_Timer|column[4]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.975 ns                ;
; 30.773 ns                               ; 108.38 MHz ( period = 9.227 ns )                    ; VGA_Timer:comp_VGA_Timer|column[7]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.973 ns                ;
; 30.787 ns                               ; 108.54 MHz ( period = 9.213 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[17] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 8.961 ns                ;
; 30.790 ns                               ; 108.58 MHz ( period = 9.210 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[17] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 8.958 ns                ;
; 30.812 ns                               ; 108.84 MHz ( period = 9.188 ns )                    ; VGA_Timer:comp_VGA_Timer|column[9]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 8.935 ns                ;
; 30.815 ns                               ; 108.87 MHz ( period = 9.185 ns )                    ; VGA_Timer:comp_VGA_Timer|column[9]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 8.932 ns                ;
; 30.861 ns                               ; 109.42 MHz ( period = 9.139 ns )                    ; VGA_Timer:comp_VGA_Timer|column[5]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.885 ns                ;
; 30.864 ns                               ; 109.46 MHz ( period = 9.136 ns )                    ; VGA_Timer:comp_VGA_Timer|column[5]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.882 ns                ;
; 30.904 ns                               ; 109.94 MHz ( period = 9.096 ns )                    ; VGA_Timer:comp_VGA_Timer|column[0]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.842 ns                ;
; 30.943 ns                               ; 110.41 MHz ( period = 9.057 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[14] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.803 ns                ;
; 30.946 ns                               ; 110.45 MHz ( period = 9.054 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[14] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.800 ns                ;
; 30.979 ns                               ; 110.85 MHz ( period = 9.021 ns )                    ; VGA_Timer:comp_VGA_Timer|column[3]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.767 ns                ;
; 30.980 ns                               ; 110.86 MHz ( period = 9.020 ns )                    ; VGA_Timer:comp_VGA_Timer|column[1]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.766 ns                ;
; 30.981 ns                               ; 110.88 MHz ( period = 9.019 ns )                    ; VGA_Timer:comp_VGA_Timer|column[6]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.765 ns                ;
; 30.982 ns                               ; 110.89 MHz ( period = 9.018 ns )                    ; VGA_Timer:comp_VGA_Timer|column[3]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.764 ns                ;
; 30.984 ns                               ; 110.91 MHz ( period = 9.016 ns )                    ; VGA_Timer:comp_VGA_Timer|column[6]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.762 ns                ;
; 30.992 ns                               ; 111.01 MHz ( period = 9.008 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[27] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 8.756 ns                ;
; 30.995 ns                               ; 111.05 MHz ( period = 9.005 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[27] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 8.753 ns                ;
; 30.999 ns                               ; 111.10 MHz ( period = 9.001 ns )                    ; VGA_Timer:comp_VGA_Timer|column[1]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.747 ns                ;
; 31.002 ns                               ; 111.14 MHz ( period = 8.998 ns )                    ; VGA_Timer:comp_VGA_Timer|column[1]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.744 ns                ;
; 31.023 ns                               ; 111.40 MHz ( period = 8.977 ns )                    ; VGA_Timer:comp_VGA_Timer|column[2]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.723 ns                ;
; 31.041 ns                               ; 111.62 MHz ( period = 8.959 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[1]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 8.720 ns                ;
; 31.044 ns                               ; 111.66 MHz ( period = 8.956 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[1]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 8.717 ns                ;
; 31.067 ns                               ; 111.94 MHz ( period = 8.933 ns )                    ; VGA_Timer:comp_VGA_Timer|column[0]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.679 ns                ;
; 31.068 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; VGA_Timer:comp_VGA_Timer|column[5]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.678 ns                ;
; 31.122 ns                               ; 112.64 MHz ( period = 8.878 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[28] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 8.626 ns                ;
; 31.125 ns                               ; 112.68 MHz ( period = 8.875 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[28] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 8.623 ns                ;
; 31.135 ns                               ; 112.80 MHz ( period = 8.865 ns )                    ; VGA_Timer:comp_VGA_Timer|column[8]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 8.612 ns                ;
; 31.139 ns                               ; 112.85 MHz ( period = 8.861 ns )                    ; VGA_Timer:comp_VGA_Timer|column[3]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.607 ns                ;
; 31.164 ns                               ; 113.17 MHz ( period = 8.836 ns )                    ; VGA_Timer:comp_VGA_Timer|column[8]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 8.583 ns                ;
; 31.167 ns                               ; 113.21 MHz ( period = 8.833 ns )                    ; VGA_Timer:comp_VGA_Timer|column[8]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 8.580 ns                ;
; 31.183 ns                               ; 113.42 MHz ( period = 8.817 ns )                    ; VGA_Timer:comp_VGA_Timer|column[4]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.563 ns                ;
; 31.208 ns                               ; 113.74 MHz ( period = 8.792 ns )                    ; VGA_Timer:comp_VGA_Timer|column[9]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 8.539 ns                ;
; 31.210 ns                               ; 113.77 MHz ( period = 8.790 ns )                    ; VGA_Timer:comp_VGA_Timer|column[8]     ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 8.552 ns                ;
; 31.264 ns                               ; 114.47 MHz ( period = 8.736 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[25] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 8.484 ns                ;
; 31.267 ns                               ; 114.51 MHz ( period = 8.733 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[25] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 8.481 ns                ;
; 31.289 ns                               ; 114.80 MHz ( period = 8.711 ns )                    ; VGA_Timer:comp_VGA_Timer|column[9]     ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 8.473 ns                ;
; 31.351 ns                               ; 115.62 MHz ( period = 8.649 ns )                    ; VGA_Timer:comp_VGA_Timer|column[0]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.395 ns                ;
; 31.360 ns                               ; 115.74 MHz ( period = 8.640 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[23] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 8.388 ns                ;
; 31.363 ns                               ; 115.78 MHz ( period = 8.637 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[23] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 8.385 ns                ;
; 31.372 ns                               ; 115.90 MHz ( period = 8.628 ns )                    ; VGA_Timer:comp_VGA_Timer|column[6]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.374 ns                ;
; 31.513 ns                               ; 117.83 MHz ( period = 8.487 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[13] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.233 ns                ;
; 31.516 ns                               ; 117.87 MHz ( period = 8.484 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[13] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.230 ns                ;
; 31.518 ns                               ; 117.90 MHz ( period = 8.482 ns )                    ; VGA_Timer:comp_VGA_Timer|column[7]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.228 ns                ;
; 31.528 ns                               ; 118.04 MHz ( period = 8.472 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[10] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.218 ns                ;
; 31.548 ns                               ; 118.32 MHz ( period = 8.452 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[3]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 8.222 ns                ;
; 31.551 ns                               ; 118.36 MHz ( period = 8.449 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[3]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 8.219 ns                ;
; 31.556 ns                               ; 118.43 MHz ( period = 8.444 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[15] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 8.205 ns                ;
; 31.570 ns                               ; 118.62 MHz ( period = 8.430 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[0]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 8.200 ns                ;
; 31.573 ns                               ; 118.67 MHz ( period = 8.427 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[0]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 8.197 ns                ;
; 31.634 ns                               ; 119.53 MHz ( period = 8.366 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[15] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 8.127 ns                ;
; 31.638 ns                               ; 119.59 MHz ( period = 8.362 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[22] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 8.110 ns                ;
; 31.641 ns                               ; 119.63 MHz ( period = 8.359 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[22] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 8.107 ns                ;
; 31.649 ns                               ; 119.75 MHz ( period = 8.351 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[11] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.097 ns                ;
; 31.671 ns                               ; 120.06 MHz ( period = 8.329 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[24] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 8.077 ns                ;
; 31.674 ns                               ; 120.11 MHz ( period = 8.326 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[24] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 8.074 ns                ;
; 31.691 ns                               ; 120.35 MHz ( period = 8.309 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[10] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.055 ns                ;
; 31.694 ns                               ; 120.39 MHz ( period = 8.306 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[12] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 8.052 ns                ;
; 31.695 ns                               ; 120.41 MHz ( period = 8.305 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[28] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 8.066 ns                ;
; 31.771 ns                               ; 121.52 MHz ( period = 8.229 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[2]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 7.999 ns                ;
; 31.773 ns                               ; 121.55 MHz ( period = 8.227 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[28] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.988 ns                ;
; 31.774 ns                               ; 121.57 MHz ( period = 8.226 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[2]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 7.996 ns                ;
; 31.804 ns                               ; 122.01 MHz ( period = 8.196 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[21] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 7.944 ns                ;
; 31.807 ns                               ; 122.06 MHz ( period = 8.193 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[21] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 7.941 ns                ;
; 31.812 ns                               ; 122.13 MHz ( period = 8.188 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[11] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 7.934 ns                ;
; 31.840 ns                               ; 122.55 MHz ( period = 8.160 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[12] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 7.906 ns                ;
; 31.843 ns                               ; 122.59 MHz ( period = 8.157 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[12] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 7.903 ns                ;
; 31.864 ns                               ; 122.91 MHz ( period = 8.136 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[10] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 7.882 ns                ;
; 31.933 ns                               ; 123.96 MHz ( period = 8.067 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[4]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 7.837 ns                ;
; 31.936 ns                               ; 124.01 MHz ( period = 8.064 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[4]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 7.834 ns                ;
; 31.954 ns                               ; 124.29 MHz ( period = 8.046 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[20] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.807 ns                ;
; 31.991 ns                               ; 124.86 MHz ( period = 8.009 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[22] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.770 ns                ;
; 32.013 ns                               ; 125.20 MHz ( period = 7.987 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[5]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 7.757 ns                ;
; 32.016 ns                               ; 125.25 MHz ( period = 7.984 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[5]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 7.754 ns                ;
; 32.032 ns                               ; 125.50 MHz ( period = 7.968 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[23] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.729 ns                ;
; 32.032 ns                               ; 125.50 MHz ( period = 7.968 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[20] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.729 ns                ;
; 32.033 ns                               ; 125.52 MHz ( period = 7.967 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[13] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 7.713 ns                ;
; 32.044 ns                               ; 125.69 MHz ( period = 7.956 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[6]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 7.726 ns                ;
; 32.047 ns                               ; 125.74 MHz ( period = 7.953 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[6]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 7.723 ns                ;
; 32.053 ns                               ; 125.83 MHz ( period = 7.947 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[16] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.708 ns                ;
; 32.069 ns                               ; 126.09 MHz ( period = 7.931 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[22] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.692 ns                ;
; 32.094 ns                               ; 126.49 MHz ( period = 7.906 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[14] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 7.652 ns                ;
; 32.110 ns                               ; 126.74 MHz ( period = 7.890 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[23] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.651 ns                ;
; 32.129 ns                               ; 127.05 MHz ( period = 7.871 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[21] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.632 ns                ;
; 32.131 ns                               ; 127.08 MHz ( period = 7.869 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[16] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.630 ns                ;
; 32.148 ns                               ; 127.36 MHz ( period = 7.852 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[11] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 7.598 ns                ;
; 32.152 ns                               ; 127.42 MHz ( period = 7.848 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[14] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.609 ns                ;
; 32.155 ns                               ; 127.47 MHz ( period = 7.845 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[14] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.606 ns                ;
; 32.189 ns                               ; 128.02 MHz ( period = 7.811 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[25] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.572 ns                ;
; 32.207 ns                               ; 128.32 MHz ( period = 7.793 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[21] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.554 ns                ;
; 32.252 ns                               ; 129.07 MHz ( period = 7.748 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[19] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.509 ns                ;
; 32.252 ns                               ; 129.07 MHz ( period = 7.748 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[11] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.509 ns                ;
; 32.255 ns                               ; 129.12 MHz ( period = 7.745 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[11] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.506 ns                ;
; 32.267 ns                               ; 129.32 MHz ( period = 7.733 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[25] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.494 ns                ;
; 32.271 ns                               ; 129.38 MHz ( period = 7.729 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[17] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.490 ns                ;
; 32.271 ns                               ; 129.38 MHz ( period = 7.729 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[7]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 7.499 ns                ;
; 32.274 ns                               ; 129.43 MHz ( period = 7.726 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[7]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 7.496 ns                ;
; 32.285 ns                               ; 129.62 MHz ( period = 7.715 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[15] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 7.463 ns                ;
; 32.286 ns                               ; 129.63 MHz ( period = 7.714 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[18] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.475 ns                ;
; 32.324 ns                               ; 130.28 MHz ( period = 7.676 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[12] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.437 ns                ;
; 32.327 ns                               ; 130.33 MHz ( period = 7.673 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[12] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.434 ns                ;
; 32.330 ns                               ; 130.38 MHz ( period = 7.670 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[19] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.431 ns                ;
; 32.349 ns                               ; 130.70 MHz ( period = 7.651 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[17] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.412 ns                ;
; 32.358 ns                               ; 130.86 MHz ( period = 7.642 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[16] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 7.390 ns                ;
; 32.364 ns                               ; 130.96 MHz ( period = 7.636 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[18] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.397 ns                ;
; 32.370 ns                               ; 131.06 MHz ( period = 7.630 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[8]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 7.400 ns                ;
; 32.373 ns                               ; 131.11 MHz ( period = 7.627 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[8]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 7.397 ns                ;
; 32.406 ns                               ; 131.68 MHz ( period = 7.594 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[13] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.355 ns                ;
; 32.409 ns                               ; 131.73 MHz ( period = 7.591 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[13] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.352 ns                ;
; 32.423 ns                               ; 131.98 MHz ( period = 7.577 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[9]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 7.347 ns                ;
; 32.426 ns                               ; 132.03 MHz ( period = 7.574 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[9]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 7.344 ns                ;
; 32.437 ns                               ; 132.22 MHz ( period = 7.563 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[17] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 7.311 ns                ;
; 32.447 ns                               ; 132.40 MHz ( period = 7.553 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[27] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.314 ns                ;
; 32.452 ns                               ; 132.49 MHz ( period = 7.548 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[26] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.309 ns                ;
; 32.476 ns                               ; 132.91 MHz ( period = 7.524 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[18] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 7.272 ns                ;
; 32.525 ns                               ; 133.78 MHz ( period = 7.475 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[27] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.236 ns                ;
; 32.530 ns                               ; 133.87 MHz ( period = 7.470 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[26] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.231 ns                ;
; 32.582 ns                               ; 134.81 MHz ( period = 7.418 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 7.166 ns                ;
; 32.596 ns                               ; 135.06 MHz ( period = 7.404 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[19] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 7.152 ns                ;
; 32.636 ns                               ; 135.80 MHz ( period = 7.364 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[20] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 7.112 ns                ;
; 32.650 ns                               ; 136.05 MHz ( period = 7.350 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[29] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.111 ns                ;
; 32.716 ns                               ; 137.29 MHz ( period = 7.284 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[21] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 7.032 ns                ;
; 32.728 ns                               ; 137.51 MHz ( period = 7.272 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[29] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.033 ns                ;
; 32.729 ns                               ; 137.53 MHz ( period = 7.271 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[24] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 7.032 ns                ;
; 32.733 ns                               ; 137.61 MHz ( period = 7.267 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[10] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 7.037 ns                ;
; 32.736 ns                               ; 137.67 MHz ( period = 7.264 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[10] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 7.034 ns                ;
; 32.770 ns                               ; 138.31 MHz ( period = 7.230 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[30] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 6.991 ns                ;
; 32.807 ns                               ; 139.02 MHz ( period = 7.193 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[24] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 6.954 ns                ;
; 32.829 ns                               ; 139.45 MHz ( period = 7.171 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[22] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 6.919 ns                ;
; 32.848 ns                               ; 139.82 MHz ( period = 7.152 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[30] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 6.913 ns                ;
; 32.908 ns                               ; 141.00 MHz ( period = 7.092 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[30] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 6.840 ns                ;
; 32.971 ns                               ; 142.27 MHz ( period = 7.029 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[23] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 6.777 ns                ;
; 33.049 ns                               ; 143.86 MHz ( period = 6.951 ns )                    ; VGA_Timer:comp_VGA_Timer|column[6]     ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 6.712 ns                ;
; 33.072 ns                               ; 144.34 MHz ( period = 6.928 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[26] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 6.676 ns                ;
; 33.132 ns                               ; 145.60 MHz ( period = 6.868 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[24] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 6.616 ns                ;
; 33.357 ns                               ; 150.53 MHz ( period = 6.643 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[27] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 6.391 ns                ;
; 33.487 ns                               ; 153.54 MHz ( period = 6.513 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[28] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 6.261 ns                ;
; 33.516 ns                               ; 154.23 MHz ( period = 6.484 ns )                    ; VGA_Timer:comp_VGA_Timer|column[5]     ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 6.245 ns                ;
; 33.524 ns                               ; 154.42 MHz ( period = 6.476 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[25] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 6.224 ns                ;
; 33.600 ns                               ; 156.25 MHz ( period = 6.400 ns )                    ; VGA_Timer:comp_VGA_Timer|column[7]     ; VGA_Video_Generator:comp_VGA_Video_Generator|G[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 6.161 ns                ;
; 34.033 ns                               ; 167.59 MHz ( period = 5.967 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[1]  ; VGA_Timer:comp_VGA_Timer|counter_v[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 5.728 ns                ;
; 34.123 ns                               ; 170.15 MHz ( period = 5.877 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[2]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.616 ns                ;
; 34.125 ns                               ; 170.21 MHz ( period = 5.875 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[5]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.614 ns                ;
; 34.125 ns                               ; 170.21 MHz ( period = 5.875 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[9]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.614 ns                ;
; 34.134 ns                               ; 170.47 MHz ( period = 5.866 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[3]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.605 ns                ;
; 34.136 ns                               ; 170.53 MHz ( period = 5.864 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[4]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.603 ns                ;
; 34.140 ns                               ; 170.65 MHz ( period = 5.860 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[6]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.599 ns                ;
; 34.153 ns                               ; 171.03 MHz ( period = 5.847 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[7]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.586 ns                ;
; 34.154 ns                               ; 171.06 MHz ( period = 5.846 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[0]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.585 ns                ;
; 34.161 ns                               ; 171.26 MHz ( period = 5.839 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[8]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.578 ns                ;
; 34.166 ns                               ; 171.41 MHz ( period = 5.834 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[14]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 5.582 ns                ;
; 34.179 ns                               ; 171.79 MHz ( period = 5.821 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[13]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 5.569 ns                ;
; 34.185 ns                               ; 171.97 MHz ( period = 5.815 ns )                    ; VGA_Timer:comp_VGA_Timer|column[8]     ; VGA_Video_Generator:comp_VGA_Video_Generator|G[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 5.577 ns                ;
; 34.196 ns                               ; 172.29 MHz ( period = 5.804 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[21]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 5.552 ns                ;
; 34.197 ns                               ; 172.32 MHz ( period = 5.803 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[20]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 5.551 ns                ;
; 34.198 ns                               ; 172.35 MHz ( period = 5.802 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[11]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 5.550 ns                ;
; 34.199 ns                               ; 172.38 MHz ( period = 5.801 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 5.549 ns                ;
; 34.200 ns                               ; 172.41 MHz ( period = 5.800 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[16]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 5.548 ns                ;
; 34.203 ns                               ; 172.50 MHz ( period = 5.797 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[19]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 5.545 ns                ;
; 34.208 ns                               ; 172.65 MHz ( period = 5.792 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[18]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 5.540 ns                ;
; 34.210 ns                               ; 172.71 MHz ( period = 5.790 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|counter_v[12]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.748 ns                 ; 5.538 ns                ;
; 34.229 ns                               ; 173.28 MHz ( period = 5.771 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[1]  ; VGA_Timer:comp_VGA_Timer|counter_v[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 5.532 ns                ;
; 34.264 ns                               ; 174.34 MHz ( period = 5.736 ns )                    ; VGA_Timer:comp_VGA_Timer|column[9]     ; VGA_Video_Generator:comp_VGA_Video_Generator|G[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 5.498 ns                ;
; 34.319 ns                               ; 176.03 MHz ( period = 5.681 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[1]  ; VGA_Timer:comp_VGA_Timer|counter_v[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 5.442 ns                ;
; 34.347 ns                               ; 176.90 MHz ( period = 5.653 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[1]  ; VGA_Timer:comp_VGA_Timer|counter_v[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 5.414 ns                ;
; 34.383 ns                               ; 178.03 MHz ( period = 5.617 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[1]  ; VGA_Timer:comp_VGA_Timer|counter_v[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 5.378 ns                ;
; 34.401 ns                               ; 178.60 MHz ( period = 5.599 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[18] ; VGA_Timer:comp_VGA_Timer|counter_v[2]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.338 ns                ;
; 34.403 ns                               ; 178.67 MHz ( period = 5.597 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[18] ; VGA_Timer:comp_VGA_Timer|counter_v[5]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.336 ns                ;
; 34.403 ns                               ; 178.67 MHz ( period = 5.597 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[18] ; VGA_Timer:comp_VGA_Timer|counter_v[9]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.336 ns                ;
; 34.412 ns                               ; 178.95 MHz ( period = 5.588 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[18] ; VGA_Timer:comp_VGA_Timer|counter_v[3]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.327 ns                ;
; 34.414 ns                               ; 179.02 MHz ( period = 5.586 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[18] ; VGA_Timer:comp_VGA_Timer|counter_v[4]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.325 ns                ;
; 34.418 ns                               ; 179.15 MHz ( period = 5.582 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[18] ; VGA_Timer:comp_VGA_Timer|counter_v[6]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.321 ns                ;
; 34.419 ns                               ; 179.18 MHz ( period = 5.581 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[19] ; VGA_Timer:comp_VGA_Timer|counter_v[2]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.320 ns                ;
; 34.421 ns                               ; 179.24 MHz ( period = 5.579 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[19] ; VGA_Timer:comp_VGA_Timer|counter_v[5]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.318 ns                ;
; 34.421 ns                               ; 179.24 MHz ( period = 5.579 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[19] ; VGA_Timer:comp_VGA_Timer|counter_v[9]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.739 ns                 ; 5.318 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                                   ;                                                              ;                                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                        ;
+----------+-----------------------------------------------+---------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack    ; Actual fmax (period)                          ; From                                              ; To                                ; From Clock                                                   ; To Clock                                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+----------+-----------------------------------------------+---------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 2.914 ns ; 357.14 MHz ( period = 2.800 ns )              ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 2.561 ns                ;
; 3.342 ns ; 421.59 MHz ( period = 2.372 ns )              ; LVDS_Coder:comp_LVDS_Coder|tx2[4]                 ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 2.133 ns                ;
; 3.379 ns ; 428.27 MHz ( period = 2.335 ns )              ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 2.096 ns                ;
; 3.460 ns ; 443.66 MHz ( period = 2.254 ns )              ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 2.015 ns                ;
; 3.509 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx2[6]                 ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.966 ns                ;
; 3.526 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.949 ns                ;
; 3.526 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.949 ns                ;
; 3.526 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.949 ns                ;
; 3.526 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.949 ns                ;
; 3.560 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.915 ns                ;
; 3.716 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.759 ns                ;
; 3.853 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.622 ns                ;
; 3.853 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.622 ns                ;
; 3.853 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.622 ns                ;
; 3.882 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx3[0]                 ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.593 ns                ;
; 3.993 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx3[4]                 ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.482 ns                ;
; 4.059 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx0[6]                 ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.416 ns                ;
; 4.085 ns ; None                                          ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; LVDS_Coder:comp_LVDS_Coder|tx3[4] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.460 ns                  ; 1.375 ns                ;
; 4.104 ns ; None                                          ; VGA_Video_Generator:comp_VGA_Video_Generator|G[0] ; LVDS_Coder:comp_LVDS_Coder|tx0[6] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.460 ns                  ; 1.356 ns                ;
; 4.249 ns ; None                                          ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0] ; LVDS_Coder:comp_LVDS_Coder|tx3[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.460 ns                  ; 1.211 ns                ;
; 4.408 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|counter[2]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.067 ns                ;
; 4.432 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx0[6]                 ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.043 ns                ;
; 4.464 ns ; None                                          ; VGA_Timer:comp_VGA_Timer|video_on                 ; LVDS_Coder:comp_LVDS_Coder|tx2[6] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.011 ns                ;
; 4.473 ns ; None                                          ; VGA_Timer:comp_VGA_Timer|vsync                    ; LVDS_Coder:comp_LVDS_Coder|tx2[5] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.002 ns                ;
; 4.492 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx3[4]                 ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.983 ns                ;
; 4.498 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx3[4]                 ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.977 ns                ;
; 4.549 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx2[5]                 ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.926 ns                ;
; 4.586 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|counter[2]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.889 ns                ;
; 4.605 ns ; None                                          ; VGA_Timer:comp_VGA_Timer|hsync                    ; LVDS_Coder:comp_LVDS_Coder|tx2[4] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.870 ns                ;
; 4.796 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|counter[1]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.679 ns                ;
; 4.817 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx0[6]                 ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.658 ns                ;
; 4.844 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx3[0]                 ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.631 ns                ;
; 5.021 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|counter[1]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.454 ns                ;
; 5.021 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|counter[2]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.454 ns                ;
; 5.021 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|counter[0]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.454 ns                ;
+----------+-----------------------------------------------+---------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                                ; From Clock                                                   ; To Clock                                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.445 ns                                ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2]   ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0]   ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Video_Generator:comp_VGA_Video_Generator|G[0]   ; VGA_Video_Generator:comp_VGA_Video_Generator|G[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[3]               ; VGA_Timer:comp_VGA_Timer|counter_v[3]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[5]               ; VGA_Timer:comp_VGA_Timer|counter_v[5]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[6]               ; VGA_Timer:comp_VGA_Timer|counter_v[6]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[4]               ; VGA_Timer:comp_VGA_Timer|counter_v[4]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[16]              ; VGA_Timer:comp_VGA_Timer|counter_v[16]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[15]              ; VGA_Timer:comp_VGA_Timer|counter_v[15]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[18]              ; VGA_Timer:comp_VGA_Timer|counter_v[18]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[17]              ; VGA_Timer:comp_VGA_Timer|counter_v[17]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[28]              ; VGA_Timer:comp_VGA_Timer|counter_v[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[30]              ; VGA_Timer:comp_VGA_Timer|counter_v[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[29]              ; VGA_Timer:comp_VGA_Timer|counter_v[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[27]              ; VGA_Timer:comp_VGA_Timer|counter_v[27]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[19]              ; VGA_Timer:comp_VGA_Timer|counter_v[19]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[21]              ; VGA_Timer:comp_VGA_Timer|counter_v[21]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[22]              ; VGA_Timer:comp_VGA_Timer|counter_v[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[20]              ; VGA_Timer:comp_VGA_Timer|counter_v[20]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[24]              ; VGA_Timer:comp_VGA_Timer|counter_v[24]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[23]              ; VGA_Timer:comp_VGA_Timer|counter_v[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[26]              ; VGA_Timer:comp_VGA_Timer|counter_v[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[25]              ; VGA_Timer:comp_VGA_Timer|counter_v[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[2]               ; VGA_Timer:comp_VGA_Timer|counter_v[2]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[1]               ; VGA_Timer:comp_VGA_Timer|counter_v[1]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[11]              ; VGA_Timer:comp_VGA_Timer|counter_v[11]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[13]              ; VGA_Timer:comp_VGA_Timer|counter_v[13]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[14]              ; VGA_Timer:comp_VGA_Timer|counter_v[14]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[12]              ; VGA_Timer:comp_VGA_Timer|counter_v[12]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[8]               ; VGA_Timer:comp_VGA_Timer|counter_v[8]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[10]              ; VGA_Timer:comp_VGA_Timer|counter_v[10]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[9]               ; VGA_Timer:comp_VGA_Timer|counter_v[9]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[7]               ; VGA_Timer:comp_VGA_Timer|counter_v[7]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[0]               ; VGA_Timer:comp_VGA_Timer|counter_v[0]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.629 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[30]              ; VGA_Timer:comp_VGA_Timer|counter_h[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.638 ns                 ;
; 0.968 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[15]              ; VGA_Timer:comp_VGA_Timer|counter_h[15]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.972 ns                                ; VGA_Timer:comp_VGA_Timer|column[0]                  ; VGA_Timer:comp_VGA_Timer|column[0]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.975 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[16]              ; VGA_Timer:comp_VGA_Timer|counter_h[16]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.984 ns                 ;
; 0.976 ns                                ; VGA_Timer:comp_VGA_Timer|column[1]                  ; VGA_Timer:comp_VGA_Timer|column[1]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[24]              ; VGA_Timer:comp_VGA_Timer|counter_h[24]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[17]              ; VGA_Timer:comp_VGA_Timer|counter_h[17]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[13]              ; VGA_Timer:comp_VGA_Timer|counter_h[13]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[14]              ; VGA_Timer:comp_VGA_Timer|counter_h[14]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[28]              ; VGA_Timer:comp_VGA_Timer|counter_h[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[26]              ; VGA_Timer:comp_VGA_Timer|counter_h[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[29]              ; VGA_Timer:comp_VGA_Timer|counter_h[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[22]              ; VGA_Timer:comp_VGA_Timer|counter_h[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[19]              ; VGA_Timer:comp_VGA_Timer|counter_h[19]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|column[3]                  ; VGA_Timer:comp_VGA_Timer|column[3]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|column[6]                  ; VGA_Timer:comp_VGA_Timer|column[6]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 1.011 ns                                ; VGA_Timer:comp_VGA_Timer|column[7]                  ; VGA_Timer:comp_VGA_Timer|column[7]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.020 ns                 ;
; 1.012 ns                                ; VGA_Timer:comp_VGA_Timer|column[2]                  ; VGA_Timer:comp_VGA_Timer|column[2]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.021 ns                 ;
; 1.012 ns                                ; VGA_Timer:comp_VGA_Timer|column[4]                  ; VGA_Timer:comp_VGA_Timer|column[4]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.021 ns                 ;
; 1.015 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[23]              ; VGA_Timer:comp_VGA_Timer|counter_h[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.024 ns                 ;
; 1.016 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[25]              ; VGA_Timer:comp_VGA_Timer|counter_h[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[27]              ; VGA_Timer:comp_VGA_Timer|counter_h[27]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[21]              ; VGA_Timer:comp_VGA_Timer|counter_h[21]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[20]              ; VGA_Timer:comp_VGA_Timer|counter_h[20]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[18]              ; VGA_Timer:comp_VGA_Timer|counter_h[18]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.201 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[11]              ; VGA_Timer:comp_VGA_Timer|counter_h[11]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.210 ns                 ;
; 1.235 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[12]              ; VGA_Timer:comp_VGA_Timer|counter_h[12]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.244 ns                 ;
; 1.241 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[10]              ; VGA_Timer:comp_VGA_Timer|counter_h[10]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.250 ns                 ;
; 1.392 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[1]               ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.401 ns                 ;
; 1.400 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[15]              ; VGA_Timer:comp_VGA_Timer|counter_h[16]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.409 ns                 ;
; 1.404 ns                                ; VGA_Timer:comp_VGA_Timer|column[0]                  ; VGA_Timer:comp_VGA_Timer|column[1]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.413 ns                 ;
; 1.407 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[16]              ; VGA_Timer:comp_VGA_Timer|counter_h[17]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.416 ns                 ;
; 1.408 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[24]              ; VGA_Timer:comp_VGA_Timer|counter_h[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.417 ns                 ;
; 1.408 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[17]              ; VGA_Timer:comp_VGA_Timer|counter_h[18]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.417 ns                 ;
; 1.408 ns                                ; VGA_Timer:comp_VGA_Timer|column[1]                  ; VGA_Timer:comp_VGA_Timer|column[2]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.417 ns                 ;
; 1.409 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[13]              ; VGA_Timer:comp_VGA_Timer|counter_h[14]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[26]              ; VGA_Timer:comp_VGA_Timer|counter_h[27]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[29]              ; VGA_Timer:comp_VGA_Timer|counter_h[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[28]              ; VGA_Timer:comp_VGA_Timer|counter_h[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[19]              ; VGA_Timer:comp_VGA_Timer|counter_h[20]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; VGA_Timer:comp_VGA_Timer|column[3]                  ; VGA_Timer:comp_VGA_Timer|column[4]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.445 ns                                ; VGA_Timer:comp_VGA_Timer|column[2]                  ; VGA_Timer:comp_VGA_Timer|column[3]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.454 ns                 ;
; 1.448 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[23]              ; VGA_Timer:comp_VGA_Timer|counter_h[24]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.457 ns                 ;
; 1.449 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[27]              ; VGA_Timer:comp_VGA_Timer|counter_h[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[25]              ; VGA_Timer:comp_VGA_Timer|counter_h[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[20]              ; VGA_Timer:comp_VGA_Timer|counter_h[21]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[21]              ; VGA_Timer:comp_VGA_Timer|counter_h[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[18]              ; VGA_Timer:comp_VGA_Timer|counter_h[19]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.480 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[15]              ; VGA_Timer:comp_VGA_Timer|counter_h[17]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.489 ns                 ;
; 1.484 ns                                ; VGA_Timer:comp_VGA_Timer|column[0]                  ; VGA_Timer:comp_VGA_Timer|column[2]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.493 ns                 ;
; 1.487 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[16]              ; VGA_Timer:comp_VGA_Timer|counter_h[18]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.496 ns                 ;
; 1.488 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[24]              ; VGA_Timer:comp_VGA_Timer|counter_h[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.497 ns                 ;
; 1.488 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[17]              ; VGA_Timer:comp_VGA_Timer|counter_h[19]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.497 ns                 ;
; 1.488 ns                                ; VGA_Timer:comp_VGA_Timer|column[1]                  ; VGA_Timer:comp_VGA_Timer|column[3]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.497 ns                 ;
; 1.489 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[26]              ; VGA_Timer:comp_VGA_Timer|counter_h[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.498 ns                 ;
; 1.489 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[28]              ; VGA_Timer:comp_VGA_Timer|counter_h[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.498 ns                 ;
; 1.489 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[19]              ; VGA_Timer:comp_VGA_Timer|counter_h[21]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.498 ns                 ;
; 1.510 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[22]              ; VGA_Timer:comp_VGA_Timer|counter_h[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.519 ns                 ;
; 1.510 ns                                ; VGA_Timer:comp_VGA_Timer|column[6]                  ; VGA_Timer:comp_VGA_Timer|column[7]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.519 ns                 ;
; 1.511 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[14]              ; VGA_Timer:comp_VGA_Timer|counter_h[15]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.518 ns                 ;
; 1.525 ns                                ; VGA_Timer:comp_VGA_Timer|column[2]                  ; VGA_Timer:comp_VGA_Timer|column[4]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.534 ns                 ;
; 1.525 ns                                ; VGA_Timer:comp_VGA_Timer|column[4]                  ; VGA_Timer:comp_VGA_Timer|column[6]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.534 ns                 ;
; 1.528 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[23]              ; VGA_Timer:comp_VGA_Timer|counter_h[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.537 ns                 ;
; 1.529 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[25]              ; VGA_Timer:comp_VGA_Timer|counter_h[27]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.529 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[27]              ; VGA_Timer:comp_VGA_Timer|counter_h[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.529 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[20]              ; VGA_Timer:comp_VGA_Timer|counter_h[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.529 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[18]              ; VGA_Timer:comp_VGA_Timer|counter_h[20]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.560 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[15]              ; VGA_Timer:comp_VGA_Timer|counter_h[18]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.569 ns                 ;
; 1.564 ns                                ; VGA_Timer:comp_VGA_Timer|column[0]                  ; VGA_Timer:comp_VGA_Timer|column[3]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.573 ns                 ;
; 1.567 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[16]              ; VGA_Timer:comp_VGA_Timer|counter_h[19]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.576 ns                 ;
; 1.568 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[24]              ; VGA_Timer:comp_VGA_Timer|counter_h[27]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.577 ns                 ;
; 1.568 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[17]              ; VGA_Timer:comp_VGA_Timer|counter_h[20]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.577 ns                 ;
; 1.568 ns                                ; VGA_Timer:comp_VGA_Timer|column[1]                  ; VGA_Timer:comp_VGA_Timer|column[4]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.577 ns                 ;
; 1.569 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[26]              ; VGA_Timer:comp_VGA_Timer|counter_h[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.578 ns                 ;
; 1.569 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[19]              ; VGA_Timer:comp_VGA_Timer|counter_h[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.578 ns                 ;
; 1.569 ns                                ; VGA_Timer:comp_VGA_Timer|column[3]                  ; VGA_Timer:comp_VGA_Timer|column[6]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.578 ns                 ;
; 1.572 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[13]              ; VGA_Timer:comp_VGA_Timer|counter_h[15]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.579 ns                 ;
; 1.590 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[22]              ; VGA_Timer:comp_VGA_Timer|counter_h[24]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.599 ns                 ;
; 1.591 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[14]              ; VGA_Timer:comp_VGA_Timer|counter_h[16]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.598 ns                 ;
; 1.601 ns                                ; VGA_Timer:comp_VGA_Timer|video_on                   ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 1.625 ns                 ;
; 1.604 ns                                ; VGA_Timer:comp_VGA_Timer|column[7]                  ; VGA_Timer:comp_VGA_Timer|counter_h[10]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.613 ns                 ;
; 1.605 ns                                ; VGA_Timer:comp_VGA_Timer|video_on                   ; VGA_Video_Generator:comp_VGA_Video_Generator|G[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 1.629 ns                 ;
; 1.608 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[23]              ; VGA_Timer:comp_VGA_Timer|counter_h[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.617 ns                 ;
; 1.609 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[25]              ; VGA_Timer:comp_VGA_Timer|counter_h[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.618 ns                 ;
; 1.609 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[27]              ; VGA_Timer:comp_VGA_Timer|counter_h[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.618 ns                 ;
; 1.609 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[18]              ; VGA_Timer:comp_VGA_Timer|counter_h[21]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.618 ns                 ;
; 1.623 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[21]              ; VGA_Timer:comp_VGA_Timer|counter_h[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.632 ns                 ;
; 1.633 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[11]              ; VGA_Timer:comp_VGA_Timer|counter_h[12]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.642 ns                 ;
; 1.640 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[15]              ; VGA_Timer:comp_VGA_Timer|counter_h[19]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.649 ns                 ;
; 1.640 ns                                ; VGA_Timer:comp_VGA_Timer|column[5]                  ; VGA_Timer:comp_VGA_Timer|column[6]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.649 ns                 ;
; 1.644 ns                                ; VGA_Timer:comp_VGA_Timer|column[0]                  ; VGA_Timer:comp_VGA_Timer|column[4]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.653 ns                 ;
; 1.647 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[16]              ; VGA_Timer:comp_VGA_Timer|counter_h[20]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.656 ns                 ;
; 1.648 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[24]              ; VGA_Timer:comp_VGA_Timer|counter_h[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.657 ns                 ;
; 1.648 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[17]              ; VGA_Timer:comp_VGA_Timer|counter_h[21]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.657 ns                 ;
; 1.649 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[26]              ; VGA_Timer:comp_VGA_Timer|counter_h[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.658 ns                 ;
; 1.652 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[13]              ; VGA_Timer:comp_VGA_Timer|counter_h[16]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.659 ns                 ;
; 1.668 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[12]              ; VGA_Timer:comp_VGA_Timer|counter_h[13]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.677 ns                 ;
; 1.670 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[22]              ; VGA_Timer:comp_VGA_Timer|counter_h[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.679 ns                 ;
; 1.671 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[14]              ; VGA_Timer:comp_VGA_Timer|counter_h[17]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.678 ns                 ;
; 1.674 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[10]              ; VGA_Timer:comp_VGA_Timer|counter_h[11]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.683 ns                 ;
; 1.684 ns                                ; VGA_Timer:comp_VGA_Timer|column[7]                  ; VGA_Timer:comp_VGA_Timer|counter_h[11]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.693 ns                 ;
; 1.685 ns                                ; VGA_Timer:comp_VGA_Timer|column[2]                  ; VGA_Timer:comp_VGA_Timer|column[6]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.694 ns                 ;
; 1.688 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[23]              ; VGA_Timer:comp_VGA_Timer|counter_h[27]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.697 ns                 ;
; 1.689 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[25]              ; VGA_Timer:comp_VGA_Timer|counter_h[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.698 ns                 ;
; 1.689 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[18]              ; VGA_Timer:comp_VGA_Timer|counter_h[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.698 ns                 ;
; 1.699 ns                                ; VGA_Timer:comp_VGA_Timer|column[4]                  ; VGA_Timer:comp_VGA_Timer|column[7]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.708 ns                 ;
; 1.703 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[21]              ; VGA_Timer:comp_VGA_Timer|counter_h[24]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.712 ns                 ;
; 1.703 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[20]              ; VGA_Timer:comp_VGA_Timer|counter_h[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.712 ns                 ;
; 1.713 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[11]              ; VGA_Timer:comp_VGA_Timer|counter_h[13]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.722 ns                 ;
; 1.720 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[15]              ; VGA_Timer:comp_VGA_Timer|counter_h[20]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.729 ns                 ;
; 1.727 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[16]              ; VGA_Timer:comp_VGA_Timer|counter_h[21]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.736 ns                 ;
; 1.728 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[24]              ; VGA_Timer:comp_VGA_Timer|counter_h[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.737 ns                 ;
; 1.728 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[17]              ; VGA_Timer:comp_VGA_Timer|counter_h[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.737 ns                 ;
; 1.728 ns                                ; VGA_Timer:comp_VGA_Timer|column[1]                  ; VGA_Timer:comp_VGA_Timer|column[6]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.737 ns                 ;
; 1.732 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[13]              ; VGA_Timer:comp_VGA_Timer|counter_h[17]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.739 ns                 ;
; 1.743 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[19]              ; VGA_Timer:comp_VGA_Timer|counter_h[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.752 ns                 ;
; 1.743 ns                                ; VGA_Timer:comp_VGA_Timer|column[3]                  ; VGA_Timer:comp_VGA_Timer|column[7]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.752 ns                 ;
; 1.748 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[12]              ; VGA_Timer:comp_VGA_Timer|counter_h[14]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.757 ns                 ;
; 1.750 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[22]              ; VGA_Timer:comp_VGA_Timer|counter_h[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.759 ns                 ;
; 1.750 ns                                ; VGA_Timer:comp_VGA_Timer|column[6]                  ; VGA_Timer:comp_VGA_Timer|counter_h[10]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.759 ns                 ;
; 1.751 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[14]              ; VGA_Timer:comp_VGA_Timer|counter_h[18]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.758 ns                 ;
; 1.753 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[3]               ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.771 ns                 ;
; 1.754 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[10]              ; VGA_Timer:comp_VGA_Timer|counter_h[12]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.763 ns                 ;
; 1.764 ns                                ; VGA_Timer:comp_VGA_Timer|column[7]                  ; VGA_Timer:comp_VGA_Timer|counter_h[12]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.773 ns                 ;
; 1.768 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[23]              ; VGA_Timer:comp_VGA_Timer|counter_h[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.777 ns                 ;
; 1.769 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[25]              ; VGA_Timer:comp_VGA_Timer|counter_h[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.778 ns                 ;
; 1.783 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[21]              ; VGA_Timer:comp_VGA_Timer|counter_h[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.792 ns                 ;
; 1.783 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[20]              ; VGA_Timer:comp_VGA_Timer|counter_h[24]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.792 ns                 ;
; 1.793 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[11]              ; VGA_Timer:comp_VGA_Timer|counter_h[14]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.802 ns                 ;
; 1.800 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[15]              ; VGA_Timer:comp_VGA_Timer|counter_h[21]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.809 ns                 ;
; 1.804 ns                                ; VGA_Timer:comp_VGA_Timer|column[0]                  ; VGA_Timer:comp_VGA_Timer|column[6]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.813 ns                 ;
; 1.807 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[16]              ; VGA_Timer:comp_VGA_Timer|counter_h[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.816 ns                 ;
; 1.808 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[24]              ; VGA_Timer:comp_VGA_Timer|counter_h[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.817 ns                 ;
; 1.812 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[13]              ; VGA_Timer:comp_VGA_Timer|counter_h[18]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.819 ns                 ;
; 1.814 ns                                ; VGA_Timer:comp_VGA_Timer|column[5]                  ; VGA_Timer:comp_VGA_Timer|column[7]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.823 ns                 ;
; 1.823 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[19]              ; VGA_Timer:comp_VGA_Timer|counter_h[24]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.832 ns                 ;
; 1.829 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[2]               ; VGA_Timer:comp_VGA_Timer|counter_v[3]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.838 ns                 ;
; 1.830 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[22]              ; VGA_Timer:comp_VGA_Timer|counter_h[27]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.839 ns                 ;
; 1.830 ns                                ; VGA_Timer:comp_VGA_Timer|column[6]                  ; VGA_Timer:comp_VGA_Timer|counter_h[11]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.839 ns                 ;
; 1.831 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[14]              ; VGA_Timer:comp_VGA_Timer|counter_h[19]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.838 ns                 ;
; 1.833 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[2]               ; VGA_Timer:comp_VGA_Timer|counter_v[9]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.842 ns                 ;
; 1.834 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[10]              ; VGA_Timer:comp_VGA_Timer|counter_h[13]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.843 ns                 ;
; 1.844 ns                                ; VGA_Timer:comp_VGA_Timer|column[7]                  ; VGA_Timer:comp_VGA_Timer|counter_h[13]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.853 ns                 ;
; 1.848 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[23]              ; VGA_Timer:comp_VGA_Timer|counter_h[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.857 ns                 ;
; 1.859 ns                                ; VGA_Timer:comp_VGA_Timer|column[2]                  ; VGA_Timer:comp_VGA_Timer|column[7]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.868 ns                 ;
; 1.863 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[20]              ; VGA_Timer:comp_VGA_Timer|counter_h[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.872 ns                 ;
; 1.863 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[21]              ; VGA_Timer:comp_VGA_Timer|counter_h[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.872 ns                 ;
; 1.863 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[18]              ; VGA_Timer:comp_VGA_Timer|counter_h[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.872 ns                 ;
; 1.876 ns                                ; VGA_Timer:comp_VGA_Timer|video_on                   ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 1.900 ns                 ;
; 1.880 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[15]              ; VGA_Timer:comp_VGA_Timer|counter_h[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.889 ns                 ;
; 1.892 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[13]              ; VGA_Timer:comp_VGA_Timer|counter_h[19]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.899 ns                 ;
; 1.902 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[17]              ; VGA_Timer:comp_VGA_Timer|counter_h[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.911 ns                 ;
; 1.902 ns                                ; VGA_Timer:comp_VGA_Timer|column[1]                  ; VGA_Timer:comp_VGA_Timer|column[7]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.911 ns                 ;
; 1.903 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[19]              ; VGA_Timer:comp_VGA_Timer|counter_h[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.912 ns                 ;
; 1.910 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[22]              ; VGA_Timer:comp_VGA_Timer|counter_h[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.919 ns                 ;
; 1.910 ns                                ; VGA_Timer:comp_VGA_Timer|column[6]                  ; VGA_Timer:comp_VGA_Timer|counter_h[12]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.919 ns                 ;
; 1.911 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[12]              ; VGA_Timer:comp_VGA_Timer|counter_h[15]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.918 ns                 ;
; 1.911 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[14]              ; VGA_Timer:comp_VGA_Timer|counter_h[20]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.918 ns                 ;
; 1.914 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[10]              ; VGA_Timer:comp_VGA_Timer|counter_h[14]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.923 ns                 ;
; 1.914 ns                                ; VGA_Timer:comp_VGA_Timer|column[9]                  ; VGA_Timer:comp_VGA_Timer|counter_h[10]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.924 ns                 ;
; 1.924 ns                                ; VGA_Timer:comp_VGA_Timer|column[7]                  ; VGA_Timer:comp_VGA_Timer|counter_h[14]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.933 ns                 ;
; 1.928 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[23]              ; VGA_Timer:comp_VGA_Timer|counter_h[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.937 ns                 ;
; 1.928 ns                                ; VGA_Timer:comp_VGA_Timer|column[5]                  ; VGA_Timer:comp_VGA_Timer|column[5]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.937 ns                 ;
; 1.939 ns                                ; VGA_Timer:comp_VGA_Timer|column[4]                  ; VGA_Timer:comp_VGA_Timer|counter_h[10]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.948 ns                 ;
; 1.943 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[21]              ; VGA_Timer:comp_VGA_Timer|counter_h[27]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.952 ns                 ;
; 1.943 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[20]              ; VGA_Timer:comp_VGA_Timer|counter_h[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.952 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                   ;                                                              ;                                                              ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                               ;
+---------------+---------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                              ; To                                ; From Clock                                                   ; To Clock                                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+---------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.445 ns      ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|counter[1]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|counter[2]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|counter[0]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.622 ns      ; LVDS_Coder:comp_LVDS_Coder|tx3[0]                 ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.631 ns                 ;
; 0.649 ns      ; LVDS_Coder:comp_LVDS_Coder|tx0[6]                 ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.658 ns                 ;
; 0.670 ns      ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|counter[1]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.679 ns                 ;
; 0.800 ns      ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.809 ns                 ;
; 0.802 ns      ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.811 ns                 ;
; 0.861 ns      ; VGA_Timer:comp_VGA_Timer|hsync                    ; LVDS_Coder:comp_LVDS_Coder|tx2[4] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.870 ns                 ;
; 0.880 ns      ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|counter[2]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.889 ns                 ;
; 0.917 ns      ; LVDS_Coder:comp_LVDS_Coder|tx2[5]                 ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.926 ns                 ;
; 0.968 ns      ; LVDS_Coder:comp_LVDS_Coder|tx3[4]                 ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.974 ns      ; LVDS_Coder:comp_LVDS_Coder|tx3[4]                 ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.983 ns                 ;
; 0.993 ns      ; VGA_Timer:comp_VGA_Timer|vsync                    ; LVDS_Coder:comp_LVDS_Coder|tx2[5] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.002 ns                 ;
; 0.998 ns      ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.007 ns                 ;
; 1.001 ns      ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.010 ns                 ;
; 1.002 ns      ; VGA_Timer:comp_VGA_Timer|video_on                 ; LVDS_Coder:comp_LVDS_Coder|tx2[6] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.011 ns                 ;
; 1.034 ns      ; LVDS_Coder:comp_LVDS_Coder|tx0[6]                 ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.043 ns                 ;
; 1.058 ns      ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|counter[2]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.067 ns                 ;
; 1.217 ns      ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0] ; LVDS_Coder:comp_LVDS_Coder|tx3[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.006 ns                  ; 1.211 ns                 ;
; 1.297 ns      ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.306 ns                 ;
; 1.350 ns      ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.359 ns                 ;
; 1.362 ns      ; VGA_Video_Generator:comp_VGA_Video_Generator|G[0] ; LVDS_Coder:comp_LVDS_Coder|tx0[6] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.006 ns                  ; 1.356 ns                 ;
; 1.381 ns      ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; LVDS_Coder:comp_LVDS_Coder|tx3[4] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.006 ns                  ; 1.375 ns                 ;
; 1.407 ns      ; LVDS_Coder:comp_LVDS_Coder|tx0[6]                 ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.416 ns                 ;
; 1.464 ns      ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.473 ns                 ;
; 1.473 ns      ; LVDS_Coder:comp_LVDS_Coder|tx3[4]                 ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.482 ns                 ;
; 1.532 ns      ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.541 ns                 ;
; 1.584 ns      ; LVDS_Coder:comp_LVDS_Coder|tx3[0]                 ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.593 ns                 ;
; 1.613 ns      ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.622 ns                 ;
; 1.660 ns      ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.669 ns                 ;
; 1.750 ns      ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.759 ns                 ;
; 1.850 ns      ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.859 ns                 ;
; 1.957 ns      ; LVDS_Coder:comp_LVDS_Coder|tx2[6]                 ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.966 ns                 ;
; 2.124 ns      ; LVDS_Coder:comp_LVDS_Coder|tx2[4]                 ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 2.133 ns                 ;
+---------------+---------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                        ;
+-------+--------------+------------+--------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                         ; To         ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 4.563 ns   ; LVDS_tx:comp_LVDS_tx|tx0_out                                 ; tx0        ; clock      ;
; N/A   ; None         ; 4.561 ns   ; LVDS_tx:comp_LVDS_tx|tx3_out                                 ; tx3        ; clock      ;
; N/A   ; None         ; 4.557 ns   ; LVDS_tx:comp_LVDS_tx|tx2_out                                 ; tx2        ; clock      ;
; N/A   ; None         ; 4.557 ns   ; LVDS_tx:comp_LVDS_tx|tx1_out                                 ; tx1        ; clock      ;
; N/A   ; None         ; 2.696 ns   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; txc        ; clock      ;
; N/A   ; None         ; 1.072 ns   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; debug_port ; clock      ;
+-------+--------------+------------+--------------------------------------------------------------+------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 27 19:04:43 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LVDS_complete -c LVDS_complete --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 28.181 ns for clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" between source register "VGA_Timer:comp_VGA_Timer|column[7]" and destination register "VGA_Video_Generator:comp_VGA_Video_Generator|B[2]"
    Info: Fmax is 84.61 MHz (period= 11.819 ns)
    Info: + Largest register to register requirement is 39.761 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 37.581 ns
                Info: Clock period of Destination clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" to destination register is 2.526 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.526 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|B[2]'
                Info: Total cell delay = 0.602 ns ( 23.83 % )
                Info: Total interconnect delay = 1.924 ns ( 76.17 % )
            Info: - Longest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" to source register is 2.526 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.526 ns; Loc. = LCFF_X23_Y12_N17; Fanout = 7; REG Node = 'VGA_Timer:comp_VGA_Timer|column[7]'
                Info: Total cell delay = 0.602 ns ( 23.83 % )
                Info: Total interconnect delay = 1.924 ns ( 76.17 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 11.580 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N17; Fanout = 7; REG Node = 'VGA_Timer:comp_VGA_Timer|column[7]'
        Info: 2: + IC(0.872 ns) + CELL(0.495 ns) = 1.367 ns; Loc. = LCCOMB_X21_Y12_N0; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.447 ns; Loc. = LCCOMB_X21_Y12_N2; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.527 ns; Loc. = LCCOMB_X21_Y12_N4; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~5'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 1.985 ns; Loc. = LCCOMB_X21_Y12_N6; Fanout = 15; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~6'
        Info: 6: + IC(0.846 ns) + CELL(0.319 ns) = 3.150 ns; Loc. = LCCOMB_X24_Y12_N28; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~51'
        Info: 7: + IC(0.802 ns) + CELL(0.495 ns) = 4.447 ns; Loc. = LCCOMB_X21_Y12_N22; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~3'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.527 ns; Loc. = LCCOMB_X21_Y12_N24; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~5'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.607 ns; Loc. = LCCOMB_X21_Y12_N26; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~7'
        Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 5.065 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 13; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~8'
        Info: 11: + IC(0.883 ns) + CELL(0.322 ns) = 6.270 ns; Loc. = LCCOMB_X24_Y12_N6; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~42'
        Info: 12: + IC(0.840 ns) + CELL(0.620 ns) = 7.730 ns; Loc. = LCCOMB_X25_Y12_N14; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~5'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 7.810 ns; Loc. = LCCOMB_X25_Y12_N16; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~7'
        Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 8.268 ns; Loc. = LCCOMB_X25_Y12_N18; Fanout = 9; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~8'
        Info: 15: + IC(0.593 ns) + CELL(0.178 ns) = 9.039 ns; Loc. = LCCOMB_X24_Y12_N14; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~214'
        Info: 16: + IC(0.498 ns) + CELL(0.517 ns) = 10.054 ns; Loc. = LCCOMB_X25_Y12_N2; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~3'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 10.134 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~5'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 10.214 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~7'
        Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 10.672 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~8'
        Info: 20: + IC(0.291 ns) + CELL(0.521 ns) = 11.484 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|B~9'
        Info: 21: + IC(0.000 ns) + CELL(0.096 ns) = 11.580 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|B[2]'
        Info: Total cell delay = 5.955 ns ( 51.42 % )
        Info: Total interconnect delay = 5.625 ns ( 48.58 % )
Info: Slack time is 2.914 ns for clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" between source register "LVDS_tx:comp_LVDS_tx|counter[1]" and destination register "LVDS_tx:comp_LVDS_tx|tx2_out"
    Info: Fmax is 357.14 MHz (period= 2.8 ns)
    Info: + Largest register to register requirement is 5.475 ns
        Info: + Setup relationship between source and destination is 5.714 ns
            Info: + Latch edge is 3.295 ns
                Info: Clock period of Destination clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" is 5.714 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" is 5.714 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" to destination register is 2.511 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X24_Y8_N21; Fanout = 1; REG Node = 'LVDS_tx:comp_LVDS_tx|tx2_out'
                Info: Total cell delay = 0.602 ns ( 23.97 % )
                Info: Total interconnect delay = 1.909 ns ( 76.03 % )
            Info: - Longest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" to source register is 2.511 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx|counter[1]'
                Info: Total cell delay = 0.602 ns ( 23.97 % )
                Info: Total interconnect delay = 1.909 ns ( 76.03 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 2.561 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx|counter[1]'
        Info: 2: + IC(0.408 ns) + CELL(0.545 ns) = 0.953 ns; Loc. = LCCOMB_X24_Y8_N16; Fanout = 1; COMB Node = 'LVDS_tx:comp_LVDS_tx|Mux2~1'
        Info: 3: + IC(0.519 ns) + CELL(0.521 ns) = 1.993 ns; Loc. = LCCOMB_X24_Y8_N28; Fanout = 1; COMB Node = 'LVDS_tx:comp_LVDS_tx|Mux2~2'
        Info: 4: + IC(0.294 ns) + CELL(0.178 ns) = 2.465 ns; Loc. = LCCOMB_X24_Y8_N20; Fanout = 1; COMB Node = 'LVDS_tx:comp_LVDS_tx|Mux2~3'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.561 ns; Loc. = LCFF_X24_Y8_N21; Fanout = 1; REG Node = 'LVDS_tx:comp_LVDS_tx|tx2_out'
        Info: Total cell delay = 1.340 ns ( 52.32 % )
        Info: Total interconnect delay = 1.221 ns ( 47.68 % )
Info: No valid register-to-register data paths exist for clock "clock"
Info: Minimum slack time is 445 ps for clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" between source register "VGA_Video_Generator:comp_VGA_Video_Generator|B[2]" and destination register "VGA_Video_Generator:comp_VGA_Video_Generator|B[2]"
    Info: + Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|B[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|B~9'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|B[2]'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.419 ns
                Info: Clock period of Destination clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" to destination register is 2.526 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.526 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|B[2]'
                Info: Total cell delay = 0.602 ns ( 23.83 % )
                Info: Total interconnect delay = 1.924 ns ( 76.17 % )
            Info: - Shortest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" to source register is 2.526 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.526 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|B[2]'
                Info: Total cell delay = 0.602 ns ( 23.83 % )
                Info: Total interconnect delay = 1.924 ns ( 76.17 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: Minimum slack time is 445 ps for clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" between source register "LVDS_tx:comp_LVDS_tx|counter[1]" and destination register "LVDS_tx:comp_LVDS_tx|counter[1]"
    Info: + Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx|counter[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X24_Y8_N24; Fanout = 1; COMB Node = 'LVDS_tx:comp_LVDS_tx|counter[1]~4'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx|counter[1]'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.419 ns
                Info: Clock period of Destination clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" is 5.714 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" is 5.714 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" to destination register is 2.511 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx|counter[1]'
                Info: Total cell delay = 0.602 ns ( 23.97 % )
                Info: Total interconnect delay = 1.909 ns ( 76.03 % )
            Info: - Shortest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" to source register is 2.511 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx|counter[1]'
                Info: Total cell delay = 0.602 ns ( 23.97 % )
                Info: Total interconnect delay = 1.909 ns ( 76.03 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: tco from clock "clock" to destination pin "tx0" through register "LVDS_tx:comp_LVDS_tx|tx0_out" is 4.563 ns
    Info: + Offset between input clock "clock" and output clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" is -2.419 ns
    Info: + Longest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" to source register is 2.511 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'
        Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 1; REG Node = 'LVDS_tx:comp_LVDS_tx|tx0_out'
        Info: Total cell delay = 0.602 ns ( 23.97 % )
        Info: Total interconnect delay = 1.909 ns ( 76.03 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.194 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 1; REG Node = 'LVDS_tx:comp_LVDS_tx|tx0_out'
        Info: 2: + IC(1.188 ns) + CELL(3.006 ns) = 4.194 ns; Loc. = PIN_AA11; Fanout = 0; PIN Node = 'tx0'
        Info: Total cell delay = 3.006 ns ( 71.67 % )
        Info: Total interconnect delay = 1.188 ns ( 28.33 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 249 megabytes
    Info: Processing ended: Tue Mar 27 19:04:43 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


