{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709822354194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709822354194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 22:39:14 2024 " "Processing started: Thu Mar 07 22:39:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709822354194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709822354194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUL4 -c MUL4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MUL4 -c MUL4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709822354194 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1709822354492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/4bit_clgadder/fourbits_clgadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/4bit_clgadder/fourbits_clgadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourbits_CLGadder " "Found entity 1: fourbits_CLGadder" {  } { { "../4bit_CLGadder/fourbits_CLGadder.v" "" { Text "C:/altera/13.1/4bit_CLGadder/fourbits_CLGadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709822354532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709822354532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/4bit_clgadder/clg_half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/4bit_clgadder/clg_half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLG_half_adder " "Found entity 1: CLG_half_adder" {  } { { "../4bit_CLGadder/CLG_half_adder.v" "" { Text "C:/altera/13.1/4bit_CLGadder/CLG_half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709822354534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709822354534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/4bit_clgadder/clg_full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/4bit_clgadder/clg_full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLG_full_adder " "Found entity 1: CLG_full_adder" {  } { { "../4bit_CLGadder/CLG_full_adder.v" "" { Text "C:/altera/13.1/4bit_CLGadder/CLG_full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709822354536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709822354536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/4bit_clgadder/carry_lookahead_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/4bit_clgadder/carry_lookahead_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_generator " "Found entity 1: carry_lookahead_generator" {  } { { "../4bit_CLGadder/carry_lookahead_generator.v" "" { Text "C:/altera/13.1/4bit_CLGadder/carry_lookahead_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709822354537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709822354537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "m1 M1 MUL4.v(5) " "Verilog HDL Declaration information at MUL4.v(5): object \"m1\" differs only in case from object \"M1\" in the same scope" {  } { { "MUL4.v" "" { Text "C:/altera/13.1/MUL4/MUL4.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709822354540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "m2 M2 MUL4.v(5) " "Verilog HDL Declaration information at MUL4.v(5): object \"m2\" differs only in case from object \"M2\" in the same scope" {  } { { "MUL4.v" "" { Text "C:/altera/13.1/MUL4/MUL4.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709822354541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "m3 M3 MUL4.v(5) " "Verilog HDL Declaration information at MUL4.v(5): object \"m3\" differs only in case from object \"M3\" in the same scope" {  } { { "MUL4.v" "" { Text "C:/altera/13.1/MUL4/MUL4.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709822354541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "m4 M4 MUL4.v(5) " "Verilog HDL Declaration information at MUL4.v(5): object \"m4\" differs only in case from object \"M4\" in the same scope" {  } { { "MUL4.v" "" { Text "C:/altera/13.1/MUL4/MUL4.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709822354541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul4.v 1 1 " "Found 1 design units, including 1 entities, in source file mul4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL4 " "Found entity 1: MUL4" {  } { { "MUL4.v" "" { Text "C:/altera/13.1/MUL4/MUL4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709822354541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709822354541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_unit " "Found entity 1: MUL_unit" {  } { { "MUL_unit.v" "" { Text "C:/altera/13.1/MUL4/MUL_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709822354543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709822354543 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MUL4 " "Elaborating entity \"MUL4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709822354567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_unit MUL_unit:M1 " "Elaborating entity \"MUL_unit\" for hierarchy \"MUL_unit:M1\"" {  } { { "MUL4.v" "M1" { Text "C:/altera/13.1/MUL4/MUL4.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709822354575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbits_CLGadder fourbits_CLGadder:fd1 " "Elaborating entity \"fourbits_CLGadder\" for hierarchy \"fourbits_CLGadder:fd1\"" {  } { { "MUL4.v" "fd1" { Text "C:/altera/13.1/MUL4/MUL4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709822354582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_lookahead_generator fourbits_CLGadder:fd1\|carry_lookahead_generator:CLG " "Elaborating entity \"carry_lookahead_generator\" for hierarchy \"fourbits_CLGadder:fd1\|carry_lookahead_generator:CLG\"" {  } { { "../4bit_CLGadder/fourbits_CLGadder.v" "CLG" { Text "C:/altera/13.1/4bit_CLGadder/fourbits_CLGadder.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709822354584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLG_full_adder fourbits_CLGadder:fd1\|CLG_full_adder:fd1 " "Elaborating entity \"CLG_full_adder\" for hierarchy \"fourbits_CLGadder:fd1\|CLG_full_adder:fd1\"" {  } { { "../4bit_CLGadder/fourbits_CLGadder.v" "fd1" { Text "C:/altera/13.1/4bit_CLGadder/fourbits_CLGadder.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709822354586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLG_half_adder fourbits_CLGadder:fd1\|CLG_full_adder:fd1\|CLG_half_adder:hd1 " "Elaborating entity \"CLG_half_adder\" for hierarchy \"fourbits_CLGadder:fd1\|CLG_full_adder:fd1\|CLG_half_adder:hd1\"" {  } { { "../4bit_CLGadder/CLG_full_adder.v" "hd1" { Text "C:/altera/13.1/4bit_CLGadder/CLG_full_adder.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709822354587 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709822355076 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/MUL4/output_files/MUL4.map.smsg " "Generated suppressed messages file C:/altera/13.1/MUL4/output_files/MUL4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1709822355243 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709822355319 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709822355319 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709822355346 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709822355346 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709822355346 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709822355346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709822355365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 22:39:15 2024 " "Processing ended: Thu Mar 07 22:39:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709822355365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709822355365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709822355365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709822355365 ""}
