Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date             : Wed Feb  4 19:18:25 2026
| Host             : localhost.localdomain running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command          : report_power -file /home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/imp_result/route_power.rpt
| Design           : STARC_VERA1_FPGA
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.756        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.581        |
| Device Static (W)        | 0.175        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 81.9         |
| Junction Temperature (C) | 28.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.196 |       37 |       --- |             --- |
| Slice Logic              |     0.107 |   201421 |       --- |             --- |
|   LUT as Logic           |     0.099 |   107423 |    203800 |           52.71 |
|   CARRY4                 |     0.006 |     6651 |     50950 |           13.05 |
|   Register               |     0.002 |    64916 |    407600 |           15.93 |
|   LUT as Distributed RAM |    <0.001 |      940 |     64000 |            1.47 |
|   F7/F8 Muxes            |    <0.001 |     2511 |    203800 |            1.23 |
|   LUT as Shift Register  |    <0.001 |      357 |     64000 |            0.56 |
|   Others                 |    <0.001 |     1202 |       --- |             --- |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
| Signals                  |     0.149 |   163201 |       --- |             --- |
| Block RAM                |     0.032 |       28 |       445 |            6.29 |
| MMCM                     |     0.203 |        2 |        10 |           20.00 |
| PLL                      |     0.092 |        1 |        10 |           10.00 |
| DSPs                     |     0.004 |        4 |       840 |            0.48 |
| I/O                      |     0.529 |       86 |       500 |           17.20 |
| PHASER                   |     0.269 |       28 |       --- |             --- |
| Static Power             |     0.175 |          |           |                 |
| Total                    |     1.756 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.639 |       0.561 |      0.078 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.411 |       0.382 |      0.029 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.221 |       0.220 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                                | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_100000000_xilinx_clock_pll_0                                                                                                                          | i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_100000000_xilinx_clock_pll_0                                                                                                                                                                          |            10.0 |
| clk_200000000_xilinx_clock_pll_0                                                                                                                          | i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0                                                                                                                                                                          |             5.0 |
| clk_pll_i                                                                                                                                                 | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                         |            10.0 |
| clkfbout_xilinx_clock_pll_0                                                                                                                               | i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkfbout_xilinx_clock_pll_0                                                                                                                                                                               |             5.0 |
| external_clk_0                                                                                                                                            | external_clk_0                                                                                                                                                                                                                                        |             5.0 |
| freq_refclk                                                                                                                                               | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                       |             1.2 |
| iserdes_clkdiv                                                                                                                                            | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv            |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv            |            10.0 |
| iserdes_clkdiv_2                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv            |            10.0 |
| iserdes_clkdiv_3                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv            |            10.0 |
| mem_refclk                                                                                                                                                | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                        |             2.5 |
| oserdes_clk                                                                                                                                               | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             2.5 |
| oserdes_clk_1                                                                                                                                             | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             2.5 |
| oserdes_clk_2                                                                                                                                             | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             2.5 |
| oserdes_clk_3                                                                                                                                             | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             2.5 |
| oserdes_clk_4                                                                                                                                             | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             2.5 |
| oserdes_clk_5                                                                                                                                             | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             2.5 |
| oserdes_clk_6                                                                                                                                             | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             2.5 |
| oserdes_clk_7                                                                                                                                             | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             2.5 |
| oserdes_clkdiv                                                                                                                                            | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |             5.0 |
| oserdes_clkdiv_1                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |             5.0 |
| oserdes_clkdiv_2                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |             5.0 |
| oserdes_clkdiv_3                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |             5.0 |
| oserdes_clkdiv_4                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |            10.0 |
| oserdes_clkdiv_5                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |            10.0 |
| oserdes_clkdiv_6                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |            10.0 |
| oserdes_clkdiv_7                                                                                                                                          | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |            10.0 |
| pjtag_rclk                                                                                                                                                | pjtag_rtck                                                                                                                                                                                                                                            |           100.0 |
| pll_clk3_out                                                                                                                                              | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                      |            10.0 |
| pll_clkfbout                                                                                                                                              | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                      |             5.0 |
| sync_pulse                                                                                                                                                | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                        |            40.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in_0 |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------+-----------+
| Name                                                       | Power (W) |
+------------------------------------------------------------+-----------+
| STARC_VERA1_FPGA                                           |     1.581 |
|   i_platform                                               |     1.580 |
|     i_pll0                                                 |     0.117 |
|       i_xilinx_clock_pll_0                                 |     0.117 |
|     i_rtl                                                  |     0.405 |
|       default_slave                                        |     0.004 |
|       external_peri_group                                  |     0.004 |
|       i_dca_neugemm00                                      |     0.138 |
|       i_dca_neugemm00_control_mmiox1_interface             |     0.012 |
|       i_dca_neugemm00_ma_mlsu                              |     0.006 |
|       i_dca_neugemm00_mb_mlsu                              |     0.005 |
|       i_dca_neugemm00_mc_mlsu                              |     0.017 |
|       i_inter_router_fifo00                                |     0.002 |
|       i_main_core                                          |     0.124 |
|       i_mnim_i_dca_neugemm00_ma_mlsu_noc_part              |     0.003 |
|       i_mnim_i_dca_neugemm00_mb_mlsu_noc_part              |     0.003 |
|       i_mnim_i_dca_neugemm00_mc_mlsu_noc_part              |     0.006 |
|       i_mnim_i_main_core_no_name                           |     0.003 |
|       i_mnim_platform_controller_master                    |     0.003 |
|       i_snim_common_peri_group_no_name                     |     0.005 |
|       i_snim_external_peri_group_no_name                   |     0.006 |
|       i_snim_i_dca_neugemm00_control_mmiox1_interface_mmio |     0.009 |
|       i_snim_i_system_ddr_no_name                          |     0.009 |
|       i_snim_i_system_sram_no_name                         |     0.007 |
|       i_snim_platform_controller_no_name                   |     0.006 |
|       i_system_router                                      |     0.004 |
|       i_user_router                                        |     0.003 |
|       platform_controller                                  |     0.024 |
|     i_system_ddr                                           |     1.055 |
|       u_xilinx_ddr3_ctrl_axi32                             |     1.055 |
|     i_system_sram                                          |     0.003 |
|       generate_cell[0].i_cell                              |     0.001 |
|       i_controller                                         |     0.002 |
+------------------------------------------------------------+-----------+


