#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 22 15:59:40 2020
# Process ID: 22456
# Current directory: D:/temp/xilinx/lesson3_0722/Lab_7_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21632 D:\temp\xilinx\lesson3_0722\Lab_7_1\Lab_7_1.xpr
# Log file: D:/temp/xilinx/lesson3_0722/Lab_7_1/vivado.log
# Journal file: D:/temp/xilinx/lesson3_0722/Lab_7_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/temp/xilinx/Lab_7_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/program/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 704.094 ; gain = 100.305
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Wed Jul 22 16:15:11 2020] Launched synth_1...
Run output will be captured here: D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s15ftgb196-1
Top: Lab_7_1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 815.391 ; gain = 94.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab_7_1' [D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/sources_1/new/Lab_7_1.v:2]
	Parameter start bound to: 2'b00 
	Parameter stop bound to: 2'b01 
	Parameter clear bound to: 2'b10 
	Parameter idle bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/sources_1/new/Lab_7_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Lab_7_1' (1#1) [D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/sources_1/new/Lab_7_1.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 838.426 ; gain = 117.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 838.426 ; gain = 117.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 838.426 ; gain = 117.188
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1099.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1130.816 ; gain = 409.578
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1130.816 ; gain = 409.754
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s15ftgb196-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1135.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Jul 22 16:16:21 2020] Launched synth_1...
Run output will be captured here: D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.runs/synth_1/runme.log
reset_run synth_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s15ftgb196-1
Top: Lab_7_1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1548.188 ; gain = 13.813
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab_7_1' [D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/sources_1/new/Lab_7_1.v:2]
	Parameter start bound to: 2'b00 
	Parameter stop bound to: 2'b01 
	Parameter clear bound to: 2'b10 
	Parameter idle bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/sources_1/new/Lab_7_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Lab_7_1' (1#1) [D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/sources_1/new/Lab_7_1.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1573.906 ; gain = 39.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1573.988 ; gain = 39.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1573.988 ; gain = 39.613
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1683.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1683.426 ; gain = 149.051
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1683.426 ; gain = 149.051
set_property package_pin "" [get_ports [list  {state[0]}]]
place_ports clock H4
place_ports a A5
place_ports f A4
set_property package_pin "" [get_ports [list  {state[1]}]]
place_ports reset A10
place_ports g B3
set_property IOSTANDARD LVCMOS33 [get_ports [list {state[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clock]]
set_property IOSTANDARD LVCMOS33 [get_ports [list f]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {state[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list g]]
set_property PULLTYPE NONE [get_ports [list {state[0]}]]
set_property PULLTYPE PULLDOWN [get_ports [list f]]
set_property PULLTYPE PULLDOWN [get_ports [list g]]
file mkdir D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/constrs_1/new
close [ open D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/constrs_1/new/system.xdc w ]
add_files -fileset constrs_1 D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/constrs_1/new/system.xdc
set_property target_constrs_file D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/constrs_1/new/system.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1713.559 ; gain = 0.000
set_property SLEW SLOW [get_ports [list g]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1717.367 ; gain = 0.000
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jul 22 16:22:20 2020] Launched synth_1...
Run output will be captured here: D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.runs/synth_1/runme.log
[Wed Jul 22 16:22:20 2020] Launched impl_1...
Run output will be captured here: D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jul 22 16:23:18 2020] Launched synth_1...
Run output will be captured here: D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.runs/synth_1/runme.log
[Wed Jul 22 16:23:19 2020] Launched impl_1...
Run output will be captured here: D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jul 22 16:23:28 2020] Launched synth_1...
Run output will be captured here: D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.runs/synth_1/runme.log
[Wed Jul 22 16:23:28 2020] Launched impl_1...
Run output will be captured here: D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/constrs_1/new/system.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1787.422 ; gain = 67.734
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jul 22 16:24:04 2020] Launched impl_1...
Run output will be captured here: D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jul 22 16:25:01 2020] Launched impl_1...
Run output will be captured here: D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.runs/impl_1/runme.log
current_design synth_1
set_property package_pin "" [get_ports [list  {state[0]}]]
place_ports clock H4
place_ports a A5
place_ports f A4
place_ports reset A10
set_property IOSTANDARD LVCMOS33 [get_ports [list {state[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clock]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a]]
set_property IOSTANDARD LVCMOS33 [get_ports [list f]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {state[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list g]]
set_property OFFCHIP_TERM NONE [get_ports [list clock]]
set_property PULLTYPE NONE [get_ports [list clock]]
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/constrs_1/new/system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1998.820 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Jul 22 16:34:07 2020] Launched synth_1...
Run output will be captured here: D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 4
[Wed Jul 22 16:34:59 2020] Launched impl_1...
Run output will be captured here: D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s15ftgb196-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/constrs_1/new/system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2082.445 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2082.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2082.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clock' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
create_clock -period 10.000 -name clock -waveform {0.000 5.000} clock
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clock' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clock' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2281.004 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jul 22 16:50:04 2020] Launched synth_1...
Run output will be captured here: D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.runs/synth_1/runme.log
[Wed Jul 22 16:50:04 2020] Launched impl_1...
Run output will be captured here: D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jul 22 16:51:27 2020] Launched impl_1...
Run output will be captured here: D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.runs/impl_1/Lab_7_1.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.runs/impl_1/Lab_7_1.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
report_clock_interaction -delay_type min_max -significant_digits 3 -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
current_design synth_1
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/constrs_1/new/system.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5}[get_ports clock]' found in constraint file. [D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/constrs_1/new/system.xdc:16]
Finished Parsing XDC File [D:/temp/xilinx/lesson3_0722/Lab_7_1/Lab_7_1.srcs/constrs_1/new/system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3380.430 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 22 17:00:44 2020...
