INFO: [VRFC 10-163] Analyzing VHDL file "D:/MW/RTT/VVD/S/S_7/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new/SOL_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SOL_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MW/RTT/VVD/S/S_7/repo/SOL_ctrl/SOL_ctrl.srcs/sim_1/new/SOL_ctrl_TESTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SOL_ctrl_TESTER'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MW/RTT/VVD/S/S_7/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new/SOL_ctrl_fake.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SOL_ctrl_fake'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MW/RTT/VVD/S/S_7/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new/SOL_ctrl_real.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SOL_ctrl_real'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MW/RTT/VVD/S/S_7/repo/SOL_ctrl/SOL_ctrl.srcs/sim_1/new/SOL_ctrl_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SOL_ctrl_TB'
