/*
 * 
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * SOC ARAD INTERRUPT
 */
 
#ifdef _ERR_MSG_MODULE_NAME
  #error "_ERR_MSG_MODULE_NAME redefined"
#endif

#define _ERR_MSG_MODULE_NAME BSL_SOC_INTR



#include <shared/bsl.h>
#include <soc/dcmn/error.h>

#include <soc/cm.h>
#include <soc/error.h>
#include <soc/intr.h>
#include <soc/dpp/drv.h>
#include <soc/chip.h>
#include <soc/defs.h>

#include <soc/dpp/ARAD/arad_interrupts.h>
#include <soc/dpp/ARAD/arad_defs.h>

#define ARAD_INTERRUPTS_NUM_OF_DRC_INTERRUPTS (ARAD_INT_DRCB_OPPDATAERRINT - ARAD_INT_DRCA_OPPDATAERRINT)

CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_blk_invalid = {INVALIDr, INVALIDr, 0, {-1}};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_cfc_interruptregister =  {CFC_INTERRUPT_REGISTERr, CFC_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_CFC_SPIOOBRX0LOCKERR, ARAD_INT_CFC_SPIOOBRX1LOCKERR, ARAD_INT_CFC_SPIOOBRX0OUTOFFRM, ARAD_INT_CFC_SPIOOBRX1OUTOFFRM, ARAD_INT_CFC_SPIOOBRX0DIP2ALARM, ARAD_INT_CFC_SPIOOBRX1DIP2ALARM, ARAD_INT_CFC_SPIOOBRX0FRMERR, ARAD_INT_CFC_SPIOOBRX1FRMERR, ARAD_INT_CFC_SPIOOBRX0DIP2ERR, ARAD_INT_CFC_SPIOOBRX1DIP2ERR, ARAD_INT_CFC_SPIOOBRX0WDERR, ARAD_INT_CFC_SPIOOBRX1WDERR, ARAD_INT_CFC_ILKN0OOBRXCRCERR, ARAD_INT_CFC_ILKN1OOBRXCRCERR, ARAD_INT_CFC_ILKN0OOBRXOVERFLOW, ARAD_INT_CFC_ILKN1OOBRXOVERFLOW, ARAD_INT_CFC_ILKN0OOBRXIFSTATERR, ARAD_INT_CFC_ILKN1OOBRXIFSTATERR, ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR, ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR, -1, -1, ARAD_INT_CFC_HCFCOOBRX0HEADERERR, ARAD_INT_CFC_HCFCOOBRX1HEADERERR, ARAD_INT_CFC_HCFCOOBRX0CRCERR, ARAD_INT_CFC_HCFCOOBRX1CRCERR, ARAD_INT_CFC_PARITYERRINT, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
#ifdef BCM_88660_A0 
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_crps_interruptregister_aradplus =  {CRPS_INTERRUPT_REGISTERr, CRPS_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_CRPS_CRPS0CNTOVF, ARAD_INT_CRPS_CRPS0INVLDPTRACC, ARAD_INT_CRPS_CRPS0PREREADFIFOFULL, ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY, ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING, ARAD_INT_CRPS_CRPS1CNTOVF, ARAD_INT_CRPS_CRPS1INVLDPTRACC, ARAD_INT_CRPS_CRPS1PREREADFIFOFULL, ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY, ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING, ARAD_INT_CRPS_CRPS2CNTOVF, ARAD_INT_CRPS_CRPS2INVLDPTRACC, ARAD_INT_CRPS_CRPS2PREREADFIFOFULL, ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY, ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING, ARAD_INT_CRPS_CRPS3CNTOVF, ARAD_INT_CRPS_CRPS3INVLDPTRACC, ARAD_INT_CRPS_CRPS3PREREADFIFOFULL, ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY, ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING, ARAD_INT_CRPS_SRCINVLIDACCESS, ARAD_INT_CRPS_SRCCMDWASFILTERED, ARAD_INT_CRPS_PARERRINTERRUPT, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
#endif 
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_crps_interruptregister =  {CRPS_INTERRUPT_REGISTERr, CRPS_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_CRPS_CRPS0CNTOVF, ARAD_INT_CRPS_CRPS0INVLDPTRACC, ARAD_INT_CRPS_CRPS0PREREADFIFOFULL, ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY, ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING, ARAD_INT_CRPS_CRPS1CNTOVF, ARAD_INT_CRPS_CRPS1INVLDPTRACC, ARAD_INT_CRPS_CRPS1PREREADFIFOFULL, ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY, ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING, ARAD_INT_CRPS_CRPS2CNTOVF, ARAD_INT_CRPS_CRPS2INVLDPTRACC, ARAD_INT_CRPS_CRPS2PREREADFIFOFULL, ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY, ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING, ARAD_INT_CRPS_CRPS3CNTOVF, ARAD_INT_CRPS_CRPS3INVLDPTRACC, ARAD_INT_CRPS_CRPS3PREREADFIFOFULL, ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY, ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING, ARAD_INT_CRPS_SRCINVLIDACCESS, ARAD_INT_CRPS_PARERRINTERRUPT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};

CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_crps_parerrinterruptregister =  {CRPS_PAR_ERR_INTERRUPT_REGISTERr, CRPS_PAR_ERR_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_CRPS_PARITYERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_crps_srcinvlidaccessinterruptregister =  {CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTERr, CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_MASKr, 0, {ARAD_INT_CRPS_EPNIAINVLDADACC, ARAD_INT_CRPS_EPNIBINVLDADACC, ARAD_INT_CRPS_EGQINVLDADACC, ARAD_INT_CRPS_IRPPAINVLDADACC, ARAD_INT_CRPS_IRPPBINVLDADACC, ARAD_INT_CRPS_IQMAINVLDADACC, ARAD_INT_CRPS_IQMBINVLDADACC, ARAD_INT_CRPS_IQMCINVLDADACC, ARAD_INT_CRPS_IQMDINVLDADACC, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
#ifdef BCM_88660_A0 
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_crps_srccmdwasfilteredinterruptregister = {CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTERr, CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_MASKr, 0, {ARAD_INT_CRPS_EPNIAOFFSETWASFILT, ARAD_INT_CRPS_EPNIBOFFSETWASFILT, ARAD_INT_CRPS_EGQOFFSETWASFILT, ARAD_INT_CRPS_IRPPAOFFSETWASFILT, ARAD_INT_CRPS_IRPPBOFFSETWASFILT, ARAD_INT_CRPS_IQMAOFFSETWASFILT, ARAD_INT_CRPS_IQMBOFFSETWASFILT, ARAD_INT_CRPS_IQMCOFFSETWASFILT, ARAD_INT_CRPS_IQMDOFFSETWASFILT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
#endif 
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_drca_interruptregister =  {DRCA_INTERRUPT_REGISTERr, DRCA_INTERRUPT_MASK_REGISTERr, 0, {-1, -1, -1, -1, ARAD_INT_DRCA_OPPDATAERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_drca_interruptregister_ardon =  {DRCA_INTERRUPT_REGISTERr, DRCA_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_DRCA_CQFOVERFLOW, ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW, ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW, ARAD_INT_DRCA_RDCRCFIFOOVERFLOW, ARAD_INT_DRCA_WRCRCFIFOOVERFLOW, ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW, ARAD_INT_DRCA_DRAMWRCRCERR, ARAD_INT_DRCA_DRAMRDCRCERR, ARAD_INT_DRCA_DRAMCMDPARITYERR, ARAD_INT_DRCA_DWFOVERFLOW, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_drcb_interruptregister =  {DRCB_INTERRUPT_REGISTERr, DRCB_INTERRUPT_MASK_REGISTERr, 0, {-1, -1, -1, -1, ARAD_INT_DRCB_OPPDATAERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_drcb_interruptregister_ardon =  {DRCB_INTERRUPT_REGISTERr, DRCB_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_DRCB_CQFOVERFLOW, ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW, ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW, ARAD_INT_DRCB_RDCRCFIFOOVERFLOW, ARAD_INT_DRCB_WRCRCFIFOOVERFLOW, ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW, ARAD_INT_DRCB_DRAMWRCRCERR, ARAD_INT_DRCB_DRAMRDCRCERR, ARAD_INT_DRCB_DRAMCMDPARITYERR, ARAD_INT_DRCB_DWFOVERFLOW, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_drcc_interruptregister =  {DRCC_INTERRUPT_REGISTERr, DRCC_INTERRUPT_MASK_REGISTERr, 0, {-1, -1, -1, -1, ARAD_INT_DRCC_OPPDATAERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_drcc_interruptregister_ardon =  {DRCC_INTERRUPT_REGISTERr, DRCC_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_DRCC_CQFOVERFLOW, ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW, ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW, ARAD_INT_DRCC_RDCRCFIFOOVERFLOW, ARAD_INT_DRCC_WRCRCFIFOOVERFLOW, ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW, ARAD_INT_DRCC_DRAMWRCRCERR, ARAD_INT_DRCC_DRAMRDCRCERR, ARAD_INT_DRCC_DRAMCMDPARITYERR, ARAD_INT_DRCC_DWFOVERFLOW, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_drcd_interruptregister =  {DRCD_INTERRUPT_REGISTERr, DRCD_INTERRUPT_MASK_REGISTERr, 0, {-1, -1, -1, -1, ARAD_INT_DRCD_OPPDATAERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_drcd_interruptregister_ardon =  {DRCD_INTERRUPT_REGISTERr, DRCD_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_DRCD_CQFOVERFLOW, ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW, ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW, ARAD_INT_DRCD_RDCRCFIFOOVERFLOW, ARAD_INT_DRCD_WRCRCFIFOOVERFLOW, ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW, ARAD_INT_DRCD_DRAMWRCRCERR, ARAD_INT_DRCD_DRAMRDCRCERR, ARAD_INT_DRCD_DRAMCMDPARITYERR, ARAD_INT_DRCD_DWFOVERFLOW, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_drce_interruptregister =  {DRCE_INTERRUPT_REGISTERr, DRCE_INTERRUPT_MASK_REGISTERr, 0, {-1, -1, -1, -1, ARAD_INT_DRCE_OPPDATAERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_drcf_interruptregister =  {DRCF_INTERRUPT_REGISTERr, DRCF_INTERRUPT_MASK_REGISTERr, 0, {-1, -1, -1, -1, ARAD_INT_DRCF_OPPDATAERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_drcg_interruptregister =  {DRCG_INTERRUPT_REGISTERr, DRCG_INTERRUPT_MASK_REGISTERr, 0, {-1, -1, -1, -1, ARAD_INT_DRCG_OPPDATAERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_drch_interruptregister =  {DRCH_INTERRUPT_REGISTERr, DRCH_INTERRUPT_MASK_REGISTERr, 0, {-1, -1, -1, -1, ARAD_INT_DRCH_OPPDATAERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_egq_eccinterruptregister =  {EGQ_ECC_INTERRUPT_REGISTERr, EGQ_ECC_INTERRUPT_REGISTER_MASKr, 0, {ARAD_INT_EGQ_PARITYERRINT, ARAD_INT_EGQ_ECC_1BERRINT, ARAD_INT_EGQ_ECC_2BERRINT, ARAD_INT_EGQ_DBFECC_1BERRINT, ARAD_INT_EGQ_DBFECC_2BERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_egq_erppdiscardintreg =  {EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr, EGQ_ERPP_DISCARD_INT_REG_MASKr, 0, {ARAD_INT_EGQ_BOUNCEBACKINT, ARAD_INT_EGQ_INVALIDOTMINT, ARAD_INT_EGQ_DSSSTACKINGINT, ARAD_INT_EGQ_EXCLUDESRCINT, ARAD_INT_EGQ_LAGMULTICASTINT, ARAD_INT_EGQ_VLANMEMBERSHIPINT, ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT, ARAD_INT_EGQ_SRCEQUALDESTINT, ARAD_INT_EGQ_UNKNOWNDAINT, ARAD_INT_EGQ_SPLITHORIZONINT, ARAD_INT_EGQ_PRIVATEVLANINT, ARAD_INT_EGQ_TTLSCOPEINT, ARAD_INT_EGQ_MTUVIOLATIONINT, ARAD_INT_EGQ_TRILLTTLZEROINT, ARAD_INT_EGQ_TRILLSAMEINTERFACEINT, ARAD_INT_EGQ_CNMINTERCEPTINT, ARAD_INT_EGQ_IPV4VERSIONERRORINT, ARAD_INT_EGQ_IPV6VERSIONERRORINT, ARAD_INT_EGQ_IPV4CHECKSUMERRORINT, ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT, ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT, ARAD_INT_EGQ_IPV4TTLEQUALSONEINT, ARAD_INT_EGQ_IPV6TTLEQUALSONEINT, ARAD_INT_EGQ_IPV4OPTIONSINT, ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT, ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT, ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT, ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT, ARAD_INT_EGQ_IPV4SIPISMCINT, ARAD_INT_EGQ_IPV6SIPISMCINT, ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT, ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_egq_erppdiscardintreg2 =  {EGQ_ERPP_DISCARD_INTERRUPT_REGISTER_2r, EGQ_ERPP_DISCARD_INT_REG_MASK_2r, 0, {ARAD_INT_EGQ_IPV6LOOPBACKINT, ARAD_INT_EGQ_IPV6HOPBYHOPINT, ARAD_INT_EGQ_IPV6LINKLOCALDSTINT, ARAD_INT_EGQ_IPV6SITELOCALDSTINT, ARAD_INT_EGQ_IPV6LINKLOCALSRCINT, ARAD_INT_EGQ_IPV6SITELOCALSRCINT, ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT, ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT, ARAD_INT_EGQ_IPV6DIPISMCINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_egq_interruptregister =  {EGQ_INTERRUPT_REGISTERr, EGQ_INTERRUPT_MASK_REGISTERr, 0, {-1, ARAD_INT_EGQ_VLANEMPTYINT, ARAD_INT_EGQ_DROPPEDUCPDINT, ARAD_INT_EGQ_DROPPEDUCDBINT, ARAD_INT_EGQ_UCPKTPORTFF, ARAD_INT_EGQ_DELETEFIFOFULL, ARAD_INT_EGQ_ERPPDISCARDINTVEC, ARAD_INT_EGQ_PKTREASINTVEC, ARAD_INT_EGQ_ERRORECC, ARAD_INT_EGQ_ERPPDISCARDINTVEC2, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
#ifdef BCM_88660_A0 
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_egq_packetreassemblyintreg_aradplus =  {EGQ_PKT_REAS_INT_REGr, EGQ_PKT_REAS_INT_REG_MASKr, 0, {ARAD_INT_EGQ_VSCPKTSIZEERR, ARAD_INT_EGQ_VSCMISSINGSOPERR, ARAD_INT_EGQ_VSCFRAGNUMERR, ARAD_INT_EGQ_VSCPKTCRCERR, ARAD_INT_EGQ_VSCSOPINTRMOPERR, ARAD_INT_EGQ_VSCFIX129ERR, ARAD_INT_EGQ_VSCEOPSIZEERR, ARAD_INT_EGQ_VSC256UCPKTSIZEERR, ARAD_INT_EGQ_VSC256UCMISSINGSOPERR, ARAD_INT_EGQ_VSC256UCFRAGNUMERR, ARAD_INT_EGQ_VSC256UCPKTCRCERR, ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR, ARAD_INT_EGQ_VSC256UCEOPERR, ARAD_INT_EGQ_VSC256UCCELLSIZEERR, ARAD_INT_EGQ_VSC256MCPKTSIZEERR, ARAD_INT_EGQ_VSC256MCMISSINGSOPERR, ARAD_INT_EGQ_VSC256MCFRAGNUMERR, ARAD_INT_EGQ_VSC256MCPKTCRCERR, ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR, ARAD_INT_EGQ_VSC256MCEOPERR, ARAD_INT_EGQ_VSC256MCCELLSIZEERR, ARAD_INT_EGQ_CSRPKTSIZEERR, ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR, ARAD_INT_EGQ_CSRMISSINGEOPERR, ARAD_INT_EGQ_CSRSOPANDEOPERR, ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID, ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID, ARAD_INT_EGQ_RCMUCERR, ARAD_INT_EGQ_RCMMCERR, ARAD_INT_EGQ_PRPSOPINMOP, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
#endif 
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_egq_packetreassemblyintreg =  {EGQ_PKT_REAS_INT_REGr, EGQ_PKT_REAS_INT_REG_MASKr, 0, {ARAD_INT_EGQ_VSCPKTSIZEERR, ARAD_INT_EGQ_VSCMISSINGSOPERR, ARAD_INT_EGQ_VSCFRAGNUMERR, ARAD_INT_EGQ_VSCPKTCRCERR, ARAD_INT_EGQ_VSCSOPINTRMOPERR, ARAD_INT_EGQ_VSCFIX129ERR, ARAD_INT_EGQ_VSCEOPSIZEERR, ARAD_INT_EGQ_VSC256UCPKTSIZEERR, ARAD_INT_EGQ_VSC256UCMISSINGSOPERR, ARAD_INT_EGQ_VSC256UCFRAGNUMERR, ARAD_INT_EGQ_VSC256UCPKTCRCERR, ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR, ARAD_INT_EGQ_VSC256UCEOPERR, ARAD_INT_EGQ_VSC256UCCELLSIZEERR, ARAD_INT_EGQ_VSC256MCPKTSIZEERR, ARAD_INT_EGQ_VSC256MCMISSINGSOPERR, ARAD_INT_EGQ_VSC256MCFRAGNUMERR, ARAD_INT_EGQ_VSC256MCPKTCRCERR, ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR, ARAD_INT_EGQ_VSC256MCEOPERR, ARAD_INT_EGQ_VSC256MCCELLSIZEERR, ARAD_INT_EGQ_CSRPKTSIZEERR, ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR, ARAD_INT_EGQ_CSRMISSINGEOPERR, ARAD_INT_EGQ_CSRSOPANDEOPERR, ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID, ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID, ARAD_INT_EGQ_RCMUCERR, ARAD_INT_EGQ_RCMMCERR, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_epni_eccinterruptregister =  {EPNI_ECC_INTERRUPT_REGISTERr, EPNI_ECC_INTERRUPT_REGISTER_MASKr, 0, {ARAD_INT_EPNI_PARITYERRINT, ARAD_INT_EPNI_ECC_1BERRINT, ARAD_INT_EPNI_ECC_2BERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_epni_eseminterruptregisterone =  {EDB_ESEM_INTERRUPT_REGISTER_ONEr, EPNI_ESEM_INTERRUPT_MASK_REGISTER_ONEr, 0, {ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL, ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY, ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY, ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT, ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING, ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID, ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_epni_interruptregister =  {EPNI_INTERRUPT_REGISTERr, EPNI_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_EPNI_MIRROVFINT, ARAD_INT_EPNI_ESEMINTERRUPTONE, ARAD_INT_EPNI_PPINTVEC, ARAD_INT_EPNI_ERRORECC, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_epni_interruptregister_ardon =  {EPNI_INTERRUPT_REGISTERr, EPNI_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_EPNI_MIRROVFINT, -1, ARAD_INT_EPNI_PPINTVEC, ARAD_INT_EPNI_ERRORECC, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_epni_ppintreg =  {EPNI_PP_INT_REGr, EPNI_PP_INT_REG_MASKr, 0, {ARAD_INT_EPNI_EEITYPEERR, ARAD_INT_EPNI_PHPERR, ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR, ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR, ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP, ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR, ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP, ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR, ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP, ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR, ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP, ARAD_INT_EPNI_NEWDAERR, ARAD_INT_EPNI_VSIMEMBERSHIPDENY, ARAD_INT_EPNI_STPSTATEDENY, ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY, ARAD_INT_EPNI_EESACTIONDROPDENY, ARAD_INT_EPNI_MTUDENY, ARAD_INT_EPNI_EESLASTACTIONNOTAC, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fcr_interruptregister =  {FCR_INTERRUPT_REGISTERr, FCR_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_FCR_SRCDVCNGLINKEV, ARAD_INT_FCR_CPUCNTCELLFNE, ARAD_INT_FCR_LOCALROUTFSOVF, ARAD_INT_FCR_LOCALROUTRCOVF, ARAD_INT_FCR_REACHFIFOOVF, ARAD_INT_FCR_FLOWFIFOOVF, ARAD_INT_FCR_CREDITFIFOOVF, ARAD_INT_FCR_MACPARITYDROP, ARAD_INT_FCR_ECC_1BERRINT, ARAD_INT_FCR_ECC_2BERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fct_interruptregister =  {FCT_INTERRUPT_REGISTERr, FCT_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_FCT_UNRCHDESTEVENT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fdr_interruptregister =  {FDR_INTERRUPT_REGISTERr, FDR_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_FDR_INTREG1, ARAD_INT_FDR_INTREG2, ARAD_INT_FDR_INTREG3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fdr_interruptregister1 =  {FDR_INTERRUPT_REGISTER_1r, FDR_INTERRUPT_MASK_REGISTER_1r, 0, {ARAD_INT_FDR_PRMFDRADESCCNTOA, ARAD_INT_FDR_PRMFDRAUNEXPCELL, ARAD_INT_FDR_PRMIFMAFOA, ARAD_INT_FDR_PRMIFMBFOA, ARAD_INT_FDR_PRMCPUDATACELLFNEA0, ARAD_INT_FDR_PRMCPUDATACELLFNEA1, ARAD_INT_FDR_PRMALTOA, ARAD_INT_FDR_PRMFDRAOUTOFSYNC, -1, ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA, ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB, -1, -1, -1, -1, -1, ARAD_INT_FDR_PRMFDRADESCCNTOB, ARAD_INT_FDR_PRMFDRBUNEXPCELL, ARAD_INT_FDR_PRMIFMAFOB, ARAD_INT_FDR_PRMIFMBFOB, ARAD_INT_FDR_PRMCPUDATACELLFNEB0, ARAD_INT_FDR_PRMCPUDATACELLFNEB1, ARAD_INT_FDR_PRMALTOB, ARAD_INT_FDR_PRMFDRBOUTOFSYNC, -1, ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA, ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB, -1, -1, -1, ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fdr_interruptregister2 =  {FDR_INTERRUPT_REGISTER_2r, FDR_INTERRUPT_MASK_REGISTER_2r, 0, {ARAD_INT_FDR_SECFDRADESCCNTOA, ARAD_INT_FDR_SECFDRAUNEXPCELL, ARAD_INT_FDR_SECIFMAFOA, ARAD_INT_FDR_SECIFMBFOA, ARAD_INT_FDR_SECCPUDATACELLFNEA0, ARAD_INT_FDR_SECCPUDATACELLFNEA1, ARAD_INT_FDR_SECALTOA, ARAD_INT_FDR_SECFDRAOUTOFSYNC, -1, ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA, ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB, -1, -1, -1, -1, -1, ARAD_INT_FDR_SECFDRADESCCNTOB, ARAD_INT_FDR_SECFDRBUNEXPCELL, ARAD_INT_FDR_SECIFMAFOB, ARAD_INT_FDR_SECIFMBFOB, ARAD_INT_FDR_SECCPUDATACELLFNEB0, ARAD_INT_FDR_SECCPUDATACELLFNEB1, ARAD_INT_FDR_SECALTOB, ARAD_INT_FDR_SECFDRBOUTOFSYNC, -1, ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA, ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB, -1, -1, -1, ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fdr_interruptregister3 =  {FDR_INTERRUPT_REGISTER_3r, FDR_INTERRUPT_MASK_REGISTER_3r, 0, {ARAD_INT_FDR_PRMECC_1BERRINT, ARAD_INT_FDR_PRMECC_2BERRINT, ARAD_INT_FDR_SECECC_1BERRINT, ARAD_INT_FDR_SECECC_2BERRINT, ARAD_INT_FDR_INBANDFIFOFULL, ARAD_INT_FDR_FDRUNEXPERROR, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fdt_interruptregister =  {FDT_INTERRUPT_REGISTERr, FDT_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_FDT_UNRCHDESTEVT, ARAD_INT_FDT_ECC_1BERRINT, ARAD_INT_FDT_ECC_2BERRINT, ARAD_INT_FDT_PARITYERRINT, ARAD_INT_FDT_TDMCRCDROP, ARAD_INT_FDT_ILEGALIREPACKETSIZEINT, ARAD_INT_FDT_INBANDLASTREADCNTZEROINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fmac_interruptregister =  {FMAC_INTERRUPT_REGISTERr, FMAC_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_FMAC_INTREG1, ARAD_INT_FMAC_INTREG2, ARAD_INT_FMAC_INTREG3, ARAD_INT_FMAC_INTREG4, ARAD_INT_FMAC_INTREG5, ARAD_INT_FMAC_INTREG6, ARAD_INT_FMAC_INTREG7, ARAD_INT_FMAC_INTREG8, ARAD_INT_FMAC_INTREG9, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fmac_interruptregister1 =  {FMAC_INTERRUPT_REGISTER_1r, FMAC_INTERRUPT_MASK_REGISTER_1r, 0, {ARAD_INT_FMAC_RXCRCERRN_INT_0, ARAD_INT_FMAC_RXCRCERRN_INT_1, ARAD_INT_FMAC_RXCRCERRN_INT_2, ARAD_INT_FMAC_RXCRCERRN_INT_3, ARAD_INT_FMAC_WRONGSIZE_INT_0, ARAD_INT_FMAC_WRONGSIZE_INT_1, ARAD_INT_FMAC_WRONGSIZE_INT_2, ARAD_INT_FMAC_WRONGSIZE_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fmac_interruptregister2 =  {FMAC_INTERRUPT_REGISTER_2r, FMAC_INTERRUPT_MASK_REGISTER_2r, 0, {ARAD_INT_FMAC_LOS_INT_0, ARAD_INT_FMAC_LOS_INT_1, ARAD_INT_FMAC_LOS_INT_2, ARAD_INT_FMAC_LOS_INT_3, ARAD_INT_FMAC_RXLOSTOFSYNC_0, ARAD_INT_FMAC_RXLOSTOFSYNC_1, ARAD_INT_FMAC_RXLOSTOFSYNC_2, ARAD_INT_FMAC_RXLOSTOFSYNC_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fmac_interruptregister3 =  {FMAC_INTERRUPT_REGISTER_3r, FMAC_INTERRUPT_MASK_REGISTER_3r, 0, {ARAD_INT_FMAC_LNKLVLAGEN_INT_0, ARAD_INT_FMAC_LNKLVLAGEN_INT_1, ARAD_INT_FMAC_LNKLVLAGEN_INT_2, ARAD_INT_FMAC_LNKLVLAGEN_INT_3, ARAD_INT_FMAC_LNKLVLHALTN_INT_0, ARAD_INT_FMAC_LNKLVLHALTN_INT_1, ARAD_INT_FMAC_LNKLVLHALTN_INT_2, ARAD_INT_FMAC_LNKLVLHALTN_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fmac_interruptregister4 =  {FMAC_INTERRUPT_REGISTER_4r, FMAC_INTERRUPT_MASK_REGISTER_4r, 0, {ARAD_INT_FMAC_OOF_INT_0, ARAD_INT_FMAC_OOF_INT_1, ARAD_INT_FMAC_OOF_INT_2, ARAD_INT_FMAC_OOF_INT_3, ARAD_INT_FMAC_DECERR_INT_0, ARAD_INT_FMAC_DECERR_INT_1, ARAD_INT_FMAC_DECERR_INT_2, ARAD_INT_FMAC_DECERR_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fmac_interruptregister5 =  {FMAC_INTERRUPT_REGISTER_5r, FMAC_INTERRUPT_MASK_REGISTER_5r, 0, {ARAD_INT_FMAC_TRANSMITERR_INT_0, ARAD_INT_FMAC_TRANSMITERR_INT_1, ARAD_INT_FMAC_TRANSMITERR_INT_2, ARAD_INT_FMAC_TRANSMITERR_INT_3, ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0, ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1, ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2, ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fmac_interruptregister6 =  {FMAC_INTERRUPT_REGISTER_6r, FMAC_INTERRUPT_MASK_REGISTER_6r, 0, {ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0, ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1, ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2, ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fmac_interruptregister7 =  {FMAC_INTERRUPT_REGISTER_7r, FMAC_INTERRUPT_MASK_REGISTER_7r, 0, {ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0, ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1, ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2, ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fmac_interruptregister8 =  {FMAC_INTERRUPT_REGISTER_8r, FMAC_INTERRUPT_MASK_REGISTER_8r, 0, {ARAD_INT_FMAC_TXFDRCIFCRC_INT_0, ARAD_INT_FMAC_TXFDRCIFCRC_INT_1, ARAD_INT_FMAC_TXFDRCIFCRC_INT_2, ARAD_INT_FMAC_TXFDRCIFCRC_INT_3, ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0, ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1, ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2, ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3, ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0, ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1, ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2, ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fmac_interruptregister9 =  {FMAC_INTERRUPT_REGISTER_9r, FMAC_INTERRUPT_MASK_REGISTER_9r, 0, {ARAD_INT_FMAC_ECC_1BERRINT, ARAD_INT_FMAC_ECC_2BERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fsrd_interruptregister =  {FSRD_INTERRUPT_REGISTERr, FSRD_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_FSRD_INTREG0, ARAD_INT_FSRD_INTREG1, ARAD_INT_FSRD_INTREG2, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fsrd_quadinterruptregister0 =  {FSRD_QUAD_INTERRUPT_REGISTERr, FSRD_QUAD_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0, ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1, ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2, ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3, -1, -1, -1, -1, ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fsrd_quadinterruptregister1 =  {FSRD_QUAD_INTERRUPT_REGISTERr, FSRD_QUAD_INTERRUPT_MASK_REGISTERr, 1, {ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0, ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1, ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2, ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3, -1, -1, -1, -1, ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_fsrd_quadinterruptregister2 =  {FSRD_QUAD_INTERRUPT_REGISTERr, FSRD_QUAD_INTERRUPT_MASK_REGISTERr, 2, {ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0, ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1, ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2, ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3, -1, -1, -1, -1, ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_idr_eccinterruptregister =  {IDR_ECC_INTERRUPT_REGISTERr, IDR_ECC_INTERRUPT_REGISTER_MASKr, 0, {ARAD_INT_IDR_PARITYERRINT, ARAD_INT_IDR_ECC_1BERRINT, ARAD_INT_IDR_ECC_2BERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_idr_interruptregister =  {IDR_INTERRUPT_REGISTERr, IDR_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_IDR_ERRORECC, ARAD_INT_IDR_ERRORUNICASTRECYCLE, ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE, ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE, ARAD_INT_IDR_ERROROCBUNICASTRECYCLE, ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE, ARAD_INT_IDR_ERRORREASSEMBLY, ARAD_INT_IDR_ERRORTIMEOUT, ARAD_INT_IDR_MMUECC_1BERRINT, ARAD_INT_IDR_MMUECC_2BERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_idr_reassemblyinterruptregister =  {IDR_REASSEMBLY_INTERRUPT_REGISTERr, IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr, 0, {ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE, ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE, ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE, ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE, ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP, ARAD_INT_IDR_REASSEMBLYERRORNOPCB, ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB, ARAD_INT_IDR_REASSEMBLYERRORNODP, ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP, ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP, ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP, ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP, ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
#ifdef BCM_88660_A0
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ihb_interruptregister_aradplus =  {IHB_INTERRUPT_REGISTERr, IHB_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_IHB_RPFDESTNOTFECPTRINT, ARAD_INT_IHB_OAMBFDMISCONFIGINT, ARAD_INT_IHB_NIFPHYSICALERR, ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX, ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX, ARAD_INT_IHB_FLPFIFOFULL, ARAD_INT_IHB_FLPLOOKUPTIMEOUT, ARAD_INT_IHB_NIFRXFIFOOVF, ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT, ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT, ARAD_INT_IHB_FECENTRYACCESSEDINT, -1, -1, ARAD_INT_IHB_INVALIDDESTINATIONVALID, ARAD_INT_IHB_LOOKUPREPLYOVF, ARAD_INT_IHB_PARITYERRINT, ARAD_INT_IHB_ECC_1BERRINT, ARAD_INT_IHB_ECC_2BERRINT, ARAD_INT_IHB_OEMAINTERRUPTONE, ARAD_INT_IHB_OEMBINTERRUPTONE, ARAD_INT_IHB_BADCHANNELNUM, ARAD_INT_IHB_INFOOVF, ARAD_INT_IHB_BADLKPTYPE, ARAD_INT_IHB_BADLRNTYPE, ARAD_INT_IHB_TCAMPROTECTIONERROR, ARAD_INT_IHB_TCAMQUERYFAILUREVALID, ARAD_INT_IHB_NIFTXFIFOFULL, ARAD_INT_IHB_RXBROKENRECORD, ARAD_INT_IHB_CPUINFOREPLYVALID, ARAD_INT_IHB_CPUINFOREPLYERR, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
#endif 
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ihb_interruptregister =  {IHB_INTERRUPT_REGISTERr, IHB_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_IHB_RPFDESTNOTFECPTRINT, ARAD_INT_IHB_OAMBFDMISCONFIGINT, ARAD_INT_IHB_NIFPHYSICALERR, ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX, ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX, ARAD_INT_IHB_FLPFIFOFULL, ARAD_INT_IHB_FLPLOOKUPTIMEOUT, ARAD_INT_IHB_NIFRXFIFOOVF, ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT, ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT, ARAD_INT_IHB_FECENTRYACCESSEDINT, -1, -1, ARAD_INT_IHB_INVALIDDESTINATIONVALID, ARAD_INT_IHB_LOOKUPREPLYOVF, ARAD_INT_IHB_PARITYERRINT, ARAD_INT_IHB_ECC_1BERRINT, ARAD_INT_IHB_ECC_2BERRINT, ARAD_INT_IHB_OEMAINTERRUPTONE, ARAD_INT_IHB_OEMBINTERRUPTONE, ARAD_INT_IHB_BADCHANNELNUM, ARAD_INT_IHB_INFOOVF, ARAD_INT_IHB_BADLKPTYPE, ARAD_INT_IHB_BADLRNTYPE, ARAD_INT_IHB_TCAMPROTECTIONERROR, ARAD_INT_IHB_TCAMQUERYFAILUREVALID, ARAD_INT_IHB_NIFTXFIFOFULL, ARAD_INT_IHB_RXBROKENRECORD, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ihb_interruptregister_ardon =  {IHB_INTERRUPT_REGISTERr, IHB_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT, ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT, ARAD_INT_IHB_FECENTRYACCESSEDINT, -1, -1, ARAD_INT_IHB_INVALIDDESTINATIONVALID, ARAD_INT_CFC_PARITYERRINT, ARAD_INT_IHB_TCAMPROTECTIONERROR, ARAD_INT_IHB_TCAMQUERYFAILUREVALID, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1,-1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ihb_oemainterruptregisterone =  {PPDB_A_OEMA_INTERRUPT_REGISTER_ONEr, IHB_OEMA_INTERRUPT_MASK_REGISTER_ONEr, 0, {ARAD_INT_IHB_OEMAERRORCAMTABLEFULL, ARAD_INT_IHB_OEMAERRORTABLECOHERENCY, ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY, ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT, ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING, ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID, ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ihb_oembinterruptregisterone =  {PPDB_A_OEMB_INTERRUPT_REGISTER_ONEr, IHB_OEMB_INTERRUPT_MASK_REGISTER_ONEr, 0, {ARAD_INT_IHB_OEMBERRORCAMTABLEFULL, ARAD_INT_IHB_OEMBERRORTABLECOHERENCY, ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY, ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT, ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING, ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID, ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
#ifdef BCM_88660_A0
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ihp_interruptregister_aradplus =  {IHP_INTERRUPT_REGISTERr, IHP_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED, ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED, ARAD_INT_IHP_VTLIFBANKCONTENTION, ARAD_INT_IHP_TTLIFBANKCONTENTION, ARAD_INT_IHP_MPLSLABELTERMINATIONERROR, ARAD_INT_IHP_MACTINTERRUPTONE, ARAD_INT_IHP_MACTINTERRUPTTWO, ARAD_INT_IHP_MACTINTERRUPTTHREE, ARAD_INT_IHP_ISAINTERRUPTONE, ARAD_INT_IHP_ISBINTERRUPTONE, ARAD_INT_IHP_PARITYERRINT, ARAD_INT_IHP_ECC_1BERRINT, ARAD_INT_IHP_ECC_2BERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
#endif 
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ihp_interruptregister =  {IHP_INTERRUPT_REGISTERr, IHP_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED, ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED, ARAD_INT_IHP_VTLIFBANKCONTENTION, ARAD_INT_IHP_TTLIFBANKCONTENTION, ARAD_INT_IHP_MPLSLABELTERMINATIONERROR, ARAD_INT_IHP_MACTINTERRUPTONE, ARAD_INT_IHP_MACTINTERRUPTTWO, ARAD_INT_IHP_ISAINTERRUPTONE, ARAD_INT_IHP_ISBINTERRUPTONE, ARAD_INT_IHP_PARITYERRINT, ARAD_INT_IHP_ECC_1BERRINT, ARAD_INT_IHP_ECC_2BERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ihp_interruptregister_ardon =  {IHP_INTERRUPT_REGISTERr, IHP_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED, ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED, ARAD_INT_IHP_PARITYERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ihp_isainterruptregisterone =  {IHP_ISA_INTERRUPT_REGISTER_ONEr, IHP_ISA_INTERRUPT_MASK_REGISTER_ONEr, 0, {ARAD_INT_IHP_ISAERRORCAMTABLEFULL, ARAD_INT_IHP_ISAERRORTABLECOHERENCY, ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY, ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT, ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING, ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID, ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ihp_isbinterruptregisterone =  {IHP_ISB_INTERRUPT_REGISTER_ONEr, IHP_ISB_INTERRUPT_MASK_REGISTER_ONEr, 0, {ARAD_INT_IHP_ISBERRORCAMTABLEFULL, ARAD_INT_IHP_ISBERRORTABLECOHERENCY, ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY, ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT, ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING, ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID, ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
#ifdef BCM_88660_A0
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ihp_largeeminterruptregistertwo_aradplus =  {IHP_MACT_INTERRUPT_REGISTER_TWOr, IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr, 0, {ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC, ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING, ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST, ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC, ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER, ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF, ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT, ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED, ARAD_INT_IHP_MACTEVENTREADY, ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP, ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED, ARAD_INT_IHP_MACTREPLYREADY, ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP, ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP, ARAD_INT_IHP_MACTAGEREACHEDENDINDEX, ARAD_INT_IHP_MACTFLUREACHEDENDINDEX, ARAD_INT_IHP_MACTAMSGDROP, ARAD_INT_IHP_MACTFMSGDROP, ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION, ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE, ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW, -1, ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST, ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN, ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT, ARAD_INT_IHP_MACTLELERRDATAVALID, ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED, ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT, ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED, ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED, ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT, ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ihp_largeeminterruptregisterthree =  {IHP_MACT_INTERRUPT_REGISTER_THREEr, IHP_MACT_INTERRUPT_MASK_REGISTER_THREEr, 0, {ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED, ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED, ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
#endif 
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ihp_largeeminterruptregistertwo =  {IHP_MACT_INTERRUPT_REGISTER_TWOr, IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr, 0, {ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC, ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING, ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST, ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC, ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER, ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF, ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT, ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED, ARAD_INT_IHP_MACTEVENTREADY, ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP, ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED, ARAD_INT_IHP_MACTREPLYREADY, ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP, ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP, ARAD_INT_IHP_MACTAGEREACHEDENDINDEX, ARAD_INT_IHP_MACTFLUREACHEDENDINDEX, ARAD_INT_IHP_MACTAMSGDROP, ARAD_INT_IHP_MACTFMSGDROP, ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION, ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE, ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW, -1, ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST, ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN, ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT, ARAD_INT_IHP_MACTLELERRDATAVALID, ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED, ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT, ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED, ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ihp_mactinterruptregisterone =  {PPDB_B_LARGE_EM_INTERRUPT_REGISTER_ONEr, PPDB_B_LARGE_EM_INTERRUPT_MASK_REGISTER_ONEr, 0, {ARAD_INT_IHP_MACTERRORCAMTABLEFULL, ARAD_INT_IHP_MACTERRORTABLECOHERENCY, ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY, ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT, ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING, ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ips_interruptregister =  {IPS_INTERRUPT_REGISTERr, IPS_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_IPS_DQCQDEPTHOVF, ARAD_INT_IPS_EMPTYDQCQWRITE, ARAD_INT_IPS_QUEUEENTEREDDEL, ARAD_INT_IPS_CREDITLOST, ARAD_INT_IPS_CREDITOVERFLOW, ARAD_INT_IPS_DEQCOMMANDTIMEOUT, ARAD_INT_IPS_DQCQOVERFLOW, ARAD_INT_IPS_PUSHQUEUEACTIVE, ARAD_INT_IPS_ENQBLOCKOVERFLOW, ARAD_INT_IPS_PARITYERRINT, ARAD_INT_IPS_ECC_1BERRINT, ARAD_INT_IPS_ECC_2BERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ipt_eccerrinterruptregister =  {IPT_ECC_ERR_INTERRUPT_REGISTERr, IPT_ECC_ERR_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_IPT_ECC_1BERRINT, ARAD_INT_IPT_ECC_2BERRINT, ARAD_INT_IPT_PARITYERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
#ifdef BCM_88660_A0
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ipt_interruptregister_aradplus =  {IPT_INTERRUPT_REGISTERr, IPT_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_IPT_CRCERRPKT, ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL, ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY, ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP, ARAD_INT_IPT_CNMPACKETDELETED,  ARAD_INT_IPT_ECCERRINTERRUPT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
#endif 
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ipt_interruptregister =  {IPT_INTERRUPT_REGISTERr, IPT_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_IPT_CRCERRPKT, ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL, ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY, ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP, ARAD_INT_IPT_CNMPACKETDELETED, ARAD_INT_IPT_DTQSEMPTY, ARAD_INT_IPT_EGQEMPTY, ARAD_INT_IPT_BDQSEMPTY, ARAD_INT_IPT_MOPEMPTY, ARAD_INT_IPT_DTQSFULL, ARAD_INT_IPT_EGQFULL, ARAD_INT_IPT_BDQSFULL, ARAD_INT_IPT_MOPFULL, ARAD_INT_IPT_ECCERRINTERRUPT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_iqm_eccinterruptregister =  {IQM_ECC_INTERRUPT_REGISTERr, IQM_ECC_INTERRUPT_REGISTER_MASKr, 0, {ARAD_INT_IQM_PARITYERRINT, ARAD_INT_IQM_ECC_1BERRINT, ARAD_INT_IQM_ECC_2BERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_iqm_interruptregister =  {IQM_INTERRUPT_REGISTERr, IQM_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_IQM_FREEBDBOVF, ARAD_INT_IQM_FREEBDBUNF, -1, ARAD_INT_IQM_FULLUSCNTOVF, ARAD_INT_IQM_MINIUSCNTOVF, -1, -1, -1, -1, -1, ARAD_INT_IQM_PKTENQRSRCERR, ARAD_INT_IQM_PKTENQSNERR, ARAD_INT_IQM_PKTENQMCERR, -1, ARAD_INT_IQM_PKTENQQNVALIDERR, ARAD_INT_IQM_STINGRRPTOVF, ARAD_INT_IQM_STEGRRPTOVF, ARAD_INT_IQM_STENQRPTOVF, ARAD_INT_IQM_STDEQRPTOVF, ARAD_INT_IQM_QROLLOVER, ARAD_INT_IQM_VSQROLLOVER, ARAD_INT_IQM_DRAMDYNSIZEROLLOVER, ARAD_INT_IQM_CNMPKTRJCT, -1, ARAD_INT_IQM_ENQQNUMOVF, ARAD_INT_IQM_INGMC2ISPERR, ARAD_INT_IQM_DOUBLECDERR, ARAD_INT_IQM_FRUCDBROLLOVER, ARAD_INT_IQM_FRFLMCDBROLLOVER, ARAD_INT_IQM_FRMNMCDBROLLOVER, ARAD_INT_IQM_ECCINTRERR, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ire_eccinterruptregister =  {IRE_ECC_INTERRUPT_REGISTERr, IRE_ECC_INTERRUPT_REGISTER_MASKr, 0, {ARAD_INT_IRE_PARITYERRINT, ARAD_INT_IRE_ECC_1BERRINT, ARAD_INT_IRE_ECC_2BERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_ire_interruptregister =  {IRE_INTERRUPT_REGISTERr, IRE_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_IRE_ERRORECC, ARAD_INT_IRE_RCYERR_64BYTESPACK, ARAD_INT_IRE_RCYERRDATAARRIVED, ARAD_INT_IRE_RCYERRPACKETSIZE, ARAD_INT_IRE_CPUERRUNEXPECTEDSOP, ARAD_INT_IRE_CPUERRDATAARRIVED, ARAD_INT_IRE_OLPERRUNEXPECTEDSOP, ARAD_INT_IRE_OLPERRDATAARRIVED, ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP, ARAD_INT_IRE_OAMPERRDATAARRIVED, ARAD_INT_IRE_REGIERR_64BYTESPACK, ARAD_INT_IRE_REGIERRDATAARRIVED, ARAD_INT_IRE_REGIERRPACKETSIZE, ARAD_INT_IRE_NIFERR_64BYTESPACK, ARAD_INT_IRE_NIFERRDATAARRIVED, ARAD_INT_IRE_NIFERRPACKETSIZE, ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID, ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT, ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP, ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR, ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT, ARAD_INT_IRE_TDMERR, ARAD_INT_IRE_TDMSIZEERR, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_irr_eccinterruptregister =  {IRR_ECC_INTERRUPT_REGISTERr, IRR_ECC_INTERRUPT_REGISTER_MASKr, 0, {ARAD_INT_IRR_PARITYERRINT, ARAD_INT_IRR_ECC_1BERRINT, ARAD_INT_IRR_ECC_2BERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_irr_interruptregister =  {IRR_INTERRUPT_REGISTERr, IRR_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_IRR_ERRORECC, ARAD_INT_IRR_ERRMAXREPLICATION, ARAD_INT_IRR_ERRISMAXREPLICATION, ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ, ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ, ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ, ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC, ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC, ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC, ARAD_INT_IRR_ERRREPLICATIONEMPTY, ARAD_INT_IRR_ERRISREPLICATIONEMPTY, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_mmu_eccinterruptregister =  {MMU_ECC_INTERRUPT_REGISTERr, MMU_ECC_INTERRUPT_REGISTER_MASKr, 0, {-1, ARAD_INT_MMU_ECC_1BERRINT, ARAD_INT_MMU_ECC_2BERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_mmu_interruptregister =  {MMU_INTERRUPT_REGISTERr, MMU_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_MMU_ERRORECC, ARAD_INT_MMU_OCBOPPCRCERRINT, ARAD_INT_MMU_DRAMOPPCRCERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_nbi_eccinterruptregister =  {NBI_ECC_INTERRUPT_REGISTERr, NBI_ECC_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_NBI_PARITYERRINT, ARAD_INT_NBI_ECC_1BERRINT, ARAD_INT_NBI_ECC_2BERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_nbi_ilkninterruptregister =  {NBI_ILKN_INTERRUPT_REGISTERr, NBI_ILKN_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT, ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT, ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT, ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT, ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT, ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT, ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT, ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT, ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT, ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT, ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT, ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT, ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT, ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT, ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT, ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT, ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT, ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT, ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT, ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT, ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT, ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT, ARAD_INT_NBI_ILKNRXPARITYERRINT, ARAD_INT_NBI_ILKNTXPARITYERRINT, ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT, ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT, ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT, ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT, ARAD_INT_NBI_ILKNRX0RETRANSERRINT, ARAD_INT_NBI_ILKNRX1RETRANSERRINT, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_nbi_interruptregister =  {NBI_INTERRUPT_REGISTERr, NBI_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_NBI_ECCPARITYINT, ARAD_INT_NBI_TXFIFOOVERFLOWINT, ARAD_INT_NBI_RXFIFOOVERFLOWINT, ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT, ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT, ARAD_INT_NBI_ERRBITSFROMEGQINT, ARAD_INT_NBI_WRONGWORDFROMMALINT, ARAD_INT_NBI_WRONGEGQWORDINT, ARAD_INT_NBI_WRONGPORTFROMEGQINT, ARAD_INT_NBI_RXELKOVFINT, ARAD_INT_NBI_SYNCETH0INT, ARAD_INT_NBI_SYNCETH1INT, ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT, ARAD_INT_NBI_RXNUMTHROWNEOPSINT, ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT, ARAD_INT_NBI_STATINT, ARAD_INT_NBI_ILKNINT, ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT, ARAD_INT_NBI_LINKSTATUSCHANGEINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_nbi_interruptregister_ardon =  {NBI_INTERRUPT_REGISTERr, NBI_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_NBI_ECCPARITYINT, ARAD_INT_NBI_TXFIFOOVERFLOWINT, ARAD_INT_NBI_RXFIFOOVERFLOWINT, ARAD_INT_NBI_RXOVFERRINT, ARAD_INT_NBI_TXOVFERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_nbi_linkstatuschangeinterruptregister =  {NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr, NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26, ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_nbi_nbithrownburstscounters75pinterruptregister =  {NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr, NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT, ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_nbi_statcnt75pinterruptregister =  {NBI_STAT_CNT_75P_INTERRUPT_REGISTERr, NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_NBI_STATCNT75PINT_0, ARAD_INT_NBI_STATCNT75PINT_1, ARAD_INT_NBI_STATCNT75PINT_2, ARAD_INT_NBI_STATCNT75PINT_3, ARAD_INT_NBI_STATCNT75PINT_4, ARAD_INT_NBI_STATCNT75PINT_5, ARAD_INT_NBI_STATCNT75PINT_6, ARAD_INT_NBI_STATCNT75PINT_7, ARAD_INT_NBI_STATCNT75PINT_8, ARAD_INT_NBI_STATCNT75PINT_9, ARAD_INT_NBI_STATCNT75PINT_10, ARAD_INT_NBI_STATCNT75PINT_11, ARAD_INT_NBI_STATCNT75PINT_12, ARAD_INT_NBI_STATCNT75PINT_13, ARAD_INT_NBI_STATCNT75PINT_14, ARAD_INT_NBI_STATCNT75PINT_15, ARAD_INT_NBI_STATCNT75PINT_16, ARAD_INT_NBI_STATCNT75PINT_17, ARAD_INT_NBI_STATCNT75PINT_18, ARAD_INT_NBI_STATCNT75PINT_19, ARAD_INT_NBI_STATCNT75PINT_20, ARAD_INT_NBI_STATCNT75PINT_21, ARAD_INT_NBI_STATCNT75PINT_22, ARAD_INT_NBI_STATCNT75PINT_23, ARAD_INT_NBI_STATCNT75PINT_24, ARAD_INT_NBI_STATCNT75PINT_25, ARAD_INT_NBI_STATCNT75PINT_26, ARAD_INT_NBI_STATCNT75PINT_27, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_nbi_statinterruptregister =  {NBI_STAT_INTERRUPT_REGISTERr, NBI_STAT_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_NBI_STATREADERRINT, ARAD_INT_NBI_STATRXFRAMEERRINT, ARAD_INT_NBI_STATTXFRAMEERRINT, ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT, ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT, ARAD_INT_NBI_STATCNT75P, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_oamp_eccinterruptregister =  {OAMP_ECC_INTERRUPT_REGISTERr, OAMP_ECC_INTERRUPT_REGISTER_MASKr, 0, {ARAD_INT_OAMP_PARITYERRINT, ARAD_INT_OAMP_ECC_1BERRINT, ARAD_INT_OAMP_ECC_2BERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_oamp_interruptregister =  {OAMP_INTERRUPT_REGISTERr, OAMP_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_OAMP_RMAPEMINTERRUPTONE, ARAD_INT_OAMP_PENDINGEVENT, ARAD_INT_OAMP_ERRECC, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_oamp_rmapeminterruptregisterone =  {OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONEr, OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONEr, 0, {ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL, ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY, ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY, ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT, ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING, ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID, ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_olp_eccinterruptregister =  {OLP_ECC_INTERRUPT_REGISTERr, OLP_ECC_INTERRUPT_REGISTER_MASKr, 0, {ARAD_INT_OLP_PARITYERRINT, ARAD_INT_OLP_ECC_1BERRINT, ARAD_INT_OLP_ECC_2BERRINT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_olp_interruptregister =  {OLP_INTERRUPT_REGISTERr, OLP_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_OLP_ERRORECC, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_port_interruptregister = {PORT_INTR_STATUSr, PORT_INTR_ENABLEr, 0, {ARAD_INT_PORT_TXFIFO0_MEM_ERR, ARAD_INT_PORT_TXFIFO1_MEM_ERR, ARAD_INT_PORT_TXFIFO2_MEM_ERR, ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR, ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR, ARAD_INT_PORT_MIB_TSC0_MEM_ERR, ARAD_INT_PORT_MIB_TSC1_MEM_ERR, -1, -1, -1, ARAD_INT_PORT_MIB_RSC0_MEM_ERR, ARAD_INT_PORT_MIB_RSC1_MEM_ERR, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_rtp_interruptregister =  {RTP_INTERRUPT_REGISTERr, RTP_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_RTP_LINKMASKCHANGE, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_sch_ecc1berrinterruptregister =  {SCH_ECC_1B_ERR_INTERRUPT_REGISTERr, SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_SCH_DHDECCERRORFIXED, ARAD_INT_SCH_DCDECCERRORFIXED, ARAD_INT_SCH_FLHHRECCERRORFIXED, ARAD_INT_SCH_FLTHRECCERRORFIXED, ARAD_INT_SCH_FLHCLECCERRORFIXED, ARAD_INT_SCH_FLTCLECCERRORFIXED, ARAD_INT_SCH_FLHFQECCERRORFIXED, ARAD_INT_SCH_FLTFQECCERRORFIXED, ARAD_INT_SCH_FDMDECCERRORFIXED, ARAD_INT_SCH_SHDDECCERRORFIXED, ARAD_INT_SCH_FSMECCERRORFIXED, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_sch_ecc2berrinterruptregister =  {SCH_ECC_2B_ERR_INTERRUPT_REGISTERr, SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_SCH_DHDECCERROR, ARAD_INT_SCH_DCDECCERROR, ARAD_INT_SCH_FLHHRECCERROR, ARAD_INT_SCH_FLTHRECCERROR, ARAD_INT_SCH_FLHCLECCERROR, ARAD_INT_SCH_FLTCLECCERROR, ARAD_INT_SCH_FLHFQECCERROR, ARAD_INT_SCH_FLTFQECCERROR, ARAD_INT_SCH_FDMDECCERROR, ARAD_INT_SCH_SHDDECCERROR, ARAD_INT_SCH_FSMECCERROR, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_sch_interruptregister =  {SCH_INTERRUPT_REGISTERr, SCH_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_SCH_SMPBADMSG, -1, ARAD_INT_SCH_ACTFLOW_BADPARAMS, ARAD_INT_SCH_SHPFLOW_BADPARAMS, ARAD_INT_SCH_RESTARTFLOWEVENT, -1, ARAD_INT_SCH_SMPFULLLEVEL1, ARAD_INT_SCH_SMPFULLLEVEL2, -1, -1, -1, -1, -1, -1, ARAD_INT_SCH_FCTFIFOOVF, -1, -1, -1, -1, -1, ARAD_INT_SCH_ECCERRORFIXED, -1, -1, -1, ARAD_INT_SCH_ECCERROR, -1, -1, -1, ARAD_INT_SCH_PARITYERROR, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};
CONST STATIC soc_interrupt_tree_t arad_interrupt_tree_sch_parerrinterruptregister =  {SCH_PAR_ERR_INTERRUPT_REGISTERr, SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr, 0, {ARAD_INT_SCH_FDMSPARERROR, ARAD_INT_SCH_SHDSPARERROR, ARAD_INT_SCH_FQMPARERROR, ARAD_INT_SCH_FFMPARERROR, ARAD_INT_SCH_FGMPARERROR, ARAD_INT_SCH_FSFPARERROR, ARAD_INT_SCH_SHCPARERROR, ARAD_INT_SCH_SCCPARERROR, ARAD_INT_SCH_SCTPARERROR, ARAD_INT_SCH_DSMPARERROR, ARAD_INT_SCH_CAL0PARERROR, ARAD_INT_SCH_CAL1PARERROR, ARAD_INT_SCH_CAL2PARERROR, ARAD_INT_SCH_CAL3PARERROR, ARAD_INT_SCH_CAL4PARERROR, ARAD_INT_SCH_DRMPARERROR, ARAD_INT_SCH_CSSTPARERROR, ARAD_INT_SCH_CSDTPARERROR, ARAD_INT_SCH_PSSTPARERROR, ARAD_INT_SCH_PSDTPARERROR, ARAD_INT_SCH_PSWPARERROR, ARAD_INT_SCH_PSDDPARERROR, ARAD_INT_SCH_DPNPARERROR, ARAD_INT_SCH_TMCPARERROR, ARAD_INT_SCH_FIMPARERROR, ARAD_INT_SCH_SIMPARERROR, ARAD_INT_SCH_SEMPARERROR, -1, -1, -1, -1, -1 , -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1  }};


CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_FCR_CPUCNTCELLFNE_read_fifo = {
    FCR_CONTROL_CELL_FIFO_BUFFERr,
    1
};
CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_FCT_UNRCHDESTEVENT_read_fifo = {
    FCT_UNREACHABLE_DESTINATIONr,
    1
};
CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_FDT_UNRCHDESTEVT_read_fifo = {
    FDT_UNREACHABLE_DESTINATION_DISCARDEDr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_NBI_RXNUMTHROWNEOPSINT_read_fifo = {
    NBI_RX_NUM_THROWN_EOPS_COUNTERr,
    1
};


CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0r,
    1,
    0
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1r,
    1,
    0
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2r,
    1,
    0
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3r,
    1,
    0
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0r,
    1,
    1
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1r,
    1,
    1
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2r,
    1,
    1
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3r,
    1,
    1
};


CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0r,
    1,
    2
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1r,
    1,
    2
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2r,
    1,
    2
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3r,
    1,
    2
};


CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0r,
    1,
    3
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1r,
    1,
    3
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2r,
    1,
    3
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3r,
    1,
    3
};



CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0r,
    1,
    4
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1r,
    1,
    4
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2r,
    1,
    4
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3r,
    1,
    4
};


CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0r,
    1,
    5
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1r,
    1,
    5
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2r,
    1,
    5
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3r,
    1,
    5
};


CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0r,
    1,
    6
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1r,
    1,
    6
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2r,
    1,
    6
};

CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3r,
    1,
    6
};


CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_0r,
    1,
    0
};
CONST STATIC soc_interrupt_clear_array_index_t ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT_read_fifo = {
    NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_1r,
    1,
    0
};


CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IPS_EMPTYDQCQWRITE_read_fifo = {
    IPS_EMPTY_DQCQ_IDr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IPS_QUEUEENTEREDDEL_read_fifo = {
    IPS_DEL_QUEUE_NUMBERr,
    1
};
CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IPS_CREDITLOST_read_fifo = {
    IPS_LOST_CREDIT_QUEUE_NUMBERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IPS_CREDITOVERFLOW_read_fifo = {
    IPS_CREDIT_OVERFLOW_QUEUE_NUMr,
    1
};


CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IPS_DEQCOMMANDTIMEOUT_read_fifo = {
    IPS_DEQ_CMD_TIMEOUT_QUEUE_NUMr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IPS_DQCQOVERFLOW_read_fifo = {
    IPS_OVERFLOW_DQCQ_IDr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IPS_PUSHQUEUEACTIVE_read_fifo = {
    IPS_ACTIVE_PUSH_QUEUE_IDr,
    1                      
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IPS_ENQBLOCKOVERFLOW_read_fifo = {
    IPS_ENQ_BLOCK_OVERFLOW_QNUMr,
    1                         
};


CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_FDR_PRMCPUDATACELLFNEA0_read_fifo = {
    FDR_CPU_DATA_CELL_A_PRIMARYr,
    1                         
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_FDR_PRMCPUDATACELLFNEA1_read_fifo = {
    FDR_CPU_DATA_CELL_B_PRIMARYr,
    1
};
CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_FDR_PRMCPUDATACELLFNEB0_read_fifo = {
    FDR_CPU_DATA_CELL_D_PRIMARYr,
    1                         
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_FDR_PRMCPUDATACELLFNEB1_read_fifo = {
    FDR_CPU_DATA_CELL_C_PRIMARYr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_FDR_PRMFDRADESCCNTOA_read_fifo = {
    FDR_FDR_FIFO_DISCARD_COUNTER_A_PRIMARYr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_FDR_PRMFDRADESCCNTOB_read_fifo = {
    FDR_FDR_FIFO_DISCARD_COUNTER_B_PRIMARYr,
    1
};
CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_FDR_SECFDRADESCCNTOA_read_fifo = {
    FDR_FDR_FIFO_DISCARD_COUNTER_A_SECONDARYr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_FDR_SECFDRADESCCNTOB_read_fifo = {
    FDR_FDR_FIFO_DISCARD_COUNTER_B_SECONDARYr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_FDR_SECCPUDATACELLFNEA0_read_fifo = {
    FDR_REG_01B7r,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_FDR_SECCPUDATACELLFNEA1_read_fifo = {
    FDR_REG_01CAr,
    1
};
CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_FDR_SECCPUDATACELLFNEB0_read_fifo = {
    FDR_REG_01F0r,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_FDR_SECCPUDATACELLFNEB1_read_fifo = {
    FDR_REG_01DDr,
    1
};



CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED_read_fifo = {
    IHP_HEADER_STACK_EXCEED_PROGRAM_ADDRESSr,
    1
};


CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED_read_fifo = {
    IHP_PROGRAM_ILLEGEL_ADDRESSr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTERRORCAMTABLEFULL_read_fifo = {
    PPDB_B_LARGE_EM_ERROR_CAM_TABLE_FULL_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTERRORTABLECOHERENCY_read_fifo = {
    PPDB_B_LARGE_EM_ERROR_TABLE_COHERENCY_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY_read_fifo = {
    PPDB_B_LARGE_EM_ERROR_DELETE_UNKNOWN_KEY_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT_read_fifo = {
    PPDB_B_LARGE_EM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING_read_fifo = {
    PPDB_B_LARGE_EM_WARNING_INSERTED_EXISTING_COUNTERr,
    1
};  

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_ISAERRORCAMTABLEFULL_read_fifo = {
    IHP_ISA_ERROR_CAM_TABLE_FULL_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_ISAERRORTABLECOHERENCY_read_fifo = {
    IHP_ISA_ERROR_TABLE_COHERENCY_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY_read_fifo = {
    IHP_ISA_ERROR_DELETE_UNKNOWN_KEY_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT_read_fifo = {
    IHP_ISA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr,
    1
};                                                             
                                                        
CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING_read_fifo = {
    IHP_ISA_WARNING_INSERTED_EXISTING_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_ISBERRORCAMTABLEFULL_read_fifo = {
    IHP_ISB_ERROR_CAM_TABLE_FULL_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_ISBERRORTABLECOHERENCY_read_fifo = {
    IHP_ISB_ERROR_TABLE_COHERENCY_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY_read_fifo = {
    IHP_ISB_ERROR_DELETE_UNKNOWN_KEY_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT_read_fifo = {
    IHP_ISB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr,
    1
};                                                             
                                                        
CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING_read_fifo = {
    IHP_ISB_WARNING_INSERTED_EXISTING_COUNTERr,
    1
};  

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC_read_fifo = {
    PPDB_B_LARGE_EM_ERROR_LEARN_REQUEST_OVER_STATIC_COUNTERr,
    1
};  
       
CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING_read_fifo = {
    PPDB_B_LARGE_EM_WARNING_LEARN_OVER_EXISTING_COUNTERr,
    1
}; 
 
#ifdef BCM_88660_A0

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT_read_fifo = {
    IHP_MACT_EVENT_EXCEED_LIMIT_COUNTERSr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT_read_fifo = {
    IHP_MACT_EVENT_EXCEED_LIMIT_COUNTERSr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP_read_fifo = {
    IHP_MACT_EGRESS_OPPORTUNISTIC_FIFO_DROP_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED_read_fifo = {
    PPDB_B_LARGE_EM_MNGMNT_REQ_COUNTERS_Cr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED_read_fifo = {
    PPDB_B_LARGE_EM_MNGMNT_REQ_COUNTERS_Cr,
    1
};

#endif 

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST_read_fifo = {
    PPDB_B_LARGE_EM_ERROR_CHANGE_FAIL_NON_EXIST_COUNTERr,
    1
};              

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC_read_fifo = {
    PPDB_B_LARGE_EM_ERROR_CHANGE_REQUEST_OVER_STATIC_COUNTERr,
    1
};  

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER_read_fifo = {
    PPDB_B_LARGE_EM_WARNING_CHANGE_NON_EXIST_FROM_OTHER_COUNTERr,
    1
};  

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF_read_fifo = {
    PPDB_B_LARGE_EM_WARNING_CHANGE_NON_EXIST_FROM_SELF_COUNTERr,
    1
}; 

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP_read_fifo = {
    PPDB_B_LARGE_EM_EVENT_FIFO_EVENT_DROP_COUNTERSr,
    1
}; 

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP_read_fifo = {
    PPDB_B_LARGE_EM_REPLY_FIFO_REPLY_DROP_COUNTERSr,
    1
};                           

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST_read_fifo = {
    IHP_MACT_PB_TO_AR_TRANSLATION_ERR_REQUEST_COUNTERr,
    1
};                          

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN_read_fifo = {
    IHP_MACT_PB_TO_AR_TRANSLATION_ERR_LEARN_COUNTERr,
    1
};        

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT_read_fifo = {
    IHP_MACT_AR_TO_PB_TRANSLATION_ERR_EVENT_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHB_OEMAERRORCAMTABLEFULL_read_fifo = {
    IHB_OEMA_ERROR_CAM_TABLE_FULL_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHB_OEMAERRORTABLECOHERENCY_read_fifo = {
    IHB_OEMA_ERROR_TABLE_COHERENCY_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY_read_fifo = {
    IHB_OEMA_ERROR_DELETE_UNKNOWN_KEY_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT_read_fifo = {
    IHB_OEMA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr,
    1
};                                                             
                                                        
CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING_read_fifo = {
    IHB_OEMA_WARNING_INSERTED_EXISTING_COUNTERr,
    1
};  

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHB_OEMBERRORCAMTABLEFULL_read_fifo = {
    IHB_OEMB_ERROR_CAM_TABLE_FULL_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHB_OEMBERRORTABLECOHERENCY_read_fifo = {
    IHB_OEMB_ERROR_TABLE_COHERENCY_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY_read_fifo = {
    IHB_OEMB_ERROR_DELETE_UNKNOWN_KEY_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT_read_fifo = {
    IHB_OEMB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr,
    1
};                                                             
                                                        
CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING_read_fifo = {
    IHB_OEMB_WARNING_INSERTED_EXISTING_COUNTERr,
    1
};  

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL_read_fifo = {
    EPNI_ESEM_ERROR_CAM_TABLE_FULL_COUNTERr,
    1
};



CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY_read_fifo = {
     EPNI_ESEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY_read_fifo = {
    EPNI_ESEM_ERROR_TABLE_COHERENCY_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT_read_fifo = {
     EPNI_ESEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING_read_fifo = {
     EPNI_ESEM_WARNING_INSERTED_EXISTING_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID_read_fifo = {
     EDB_ESEM_MANAGEMENT_UNIT_FAILUREr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL_read_fifo = {
    OAMP_RMAPEM_ERROR_CAM_TABLE_FULL_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY_read_fifo = {
    OAMP_RMAPEM_ERROR_TABLE_COHERENCY_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY_read_fifo = {
    OAMP_RMAPEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT_read_fifo = {
    OAMP_RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr,
    1
};                                                             
                                                        
CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING_read_fifo = {
    OAMP_RMAPEM_WARNING_INSERTED_EXISTING_COUNTERr,
    1
}; 

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_SCH_SMPBADMSG_read_fifo = {
   SCH_INCORRECT_STATUS_MESSAGE___REGISTER_1r,
    1 
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_SCH_ACTFLOW_BADPARAMS_read_fifo = {
    SCH_ATTEMPT_TO_ACTIVATE_FLOW___SCHEDULER_WITH_BAD_PARAMETERSr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_SCH_RESTARTFLOWEVENT_read_fifo = {
    SCH_LAST_FLOW_RESTART_EVENTr,
    1
};

CONST STATIC soc_interrupt_clear_read_fifo_t ARAD_INT_SCH_SHPFLOW_BADPARAMS_read_fifo = {
    SCH_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERSr,
    1
};

CONST STATIC soc_interrupt_clear_reg_write_t ARAD_INT_PORT_TXFIFO0_MEM_ERR_reg_write = {
    PORT_TXFIFO_0_ECC_STATUSr,
    {0}
};

CONST STATIC soc_interrupt_clear_reg_write_t ARAD_INT_PORT_TXFIFO1_MEM_ERR_reg_write = {
    PORT_TXFIFO_1_ECC_STATUSr,
    {0}   
};

CONST STATIC soc_interrupt_clear_reg_write_t ARAD_INT_PORT_TXFIFO2_MEM_ERR_reg_write = {
    PORT_TXFIFO_2_ECC_STATUSr,
    {0}   
};

CONST STATIC soc_interrupt_clear_reg_write_t ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR_reg_write = {
    PORT_CDC_TXFIFO_ECC_STATUSr,
    {0}   
};

CONST STATIC soc_interrupt_clear_reg_write_t  ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR_reg_write = {
    PORT_CDC_RXFIFO_ECC_STATUSr,
    {0}   
};

CONST STATIC soc_interrupt_clear_reg_write_t  ARAD_INT_PORT_MIB_TSC0_MEM_ERR_reg_write = {
    PORT_MIB_TSC_0_ECC_STATUSr,
    {0}   
};

CONST STATIC soc_interrupt_clear_reg_write_t  ARAD_INT_PORT_MIB_TSC1_MEM_ERR_reg_write = {
    PORT_MIB_TSC_1_ECC_STATUSr,
    {0}   
};

CONST STATIC soc_interrupt_clear_reg_write_t  ARAD_INT_PORT_MIB_RSC0_MEM_ERR_reg_write = {
    PORT_MIB_RSC_0_ECC_STATUSr,
    {0}   
};

CONST STATIC soc_interrupt_clear_reg_write_t  ARAD_INT_PORT_MIB_RSC1_MEM_ERR_reg_write = {
    PORT_MIB_RSC_1_ECC_STATUSr,
    {0}  
};

int arad_interrupts_array_init(int unit)
{
    int intr_id;
    soc_interrupt_db_t *arad_interrupts;            
    soc_interrupt_tree_t *arad_interrupt_tree;
    SOCDNX_INIT_FUNC_DEFS;

    SOC_CONTROL(unit)->interrupts_info = sal_alloc(sizeof(soc_interrupt_t), "DPP: arad_interrupts");
    if (SOC_CONTROL(unit)->interrupts_info == NULL) {
        SOCDNX_EXIT_WITH_ERR(SOC_E_MEMORY, (_BSL_SOCDNX_MSG("failed to allocate arad_interrupts")));
    }
    arad_interrupts = sal_alloc((ARAD_INT_LAST + 1) * sizeof(soc_interrupt_db_t), "DPP: arad_interrupts allocation");
    if (arad_interrupts == NULL) {
        SOCDNX_EXIT_WITH_ERR(SOC_E_MEMORY, (_BSL_SOCDNX_MSG("failed to allocate arad_interrupts")));
    }
    arad_interrupt_tree = sal_alloc((SOC_ARAD_NOF_BLK) * sizeof(soc_interrupt_tree_t), "DPP: interrupts_info allocation");
    if (arad_interrupt_tree == NULL) {
        SOCDNX_EXIT_WITH_ERR(SOC_E_MEMORY, (_BSL_SOCDNX_MSG("failed to allocate arad_interrupts")));
    }

    sal_memset(SOC_CONTROL(unit)->interrupts_info, 0, sizeof(soc_interrupt_t));
    sal_memset(arad_interrupts, 0, (ARAD_INT_LAST + 1) * sizeof(soc_interrupt_db_t));
    sal_memset(arad_interrupt_tree, 0, SOC_ARAD_NOF_BLK * sizeof(soc_interrupt_tree_t));

    SOC_CONTROL(unit)->interrupts_info->interrupt_db_info = arad_interrupts;
    SOC_CONTROL(unit)->interrupts_info->interrupt_tree_info = arad_interrupt_tree;

        
    memcpy(&arad_interrupt_tree[0],  &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));
    memcpy(&arad_interrupt_tree[1],  &arad_interrupt_tree_cfc_interruptregister, sizeof(soc_interrupt_tree_t));
    memcpy(&arad_interrupt_tree[2],  &arad_interrupt_tree_egq_interruptregister, sizeof(soc_interrupt_tree_t));    
    if (SOC_IS_ARDON(unit)) {          
        memcpy(&arad_interrupt_tree[3],  &arad_interrupt_tree_epni_interruptregister_ardon, sizeof(soc_interrupt_tree_t));
    } else {
        memcpy(&arad_interrupt_tree[3],  &arad_interrupt_tree_epni_interruptregister, sizeof(soc_interrupt_tree_t));
    }
    memcpy(&arad_interrupt_tree[4],  &arad_interrupt_tree_fcr_interruptregister, sizeof(soc_interrupt_tree_t));
    memcpy(&arad_interrupt_tree[5],  &arad_interrupt_tree_fdr_interruptregister, sizeof(soc_interrupt_tree_t));        
    memcpy(&arad_interrupt_tree[6],  &arad_interrupt_tree_fdt_interruptregister, sizeof(soc_interrupt_tree_t));          
    memcpy(&arad_interrupt_tree[7],  &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));          
    memcpy(&arad_interrupt_tree[8],  &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));          
    memcpy(&arad_interrupt_tree[9],  &arad_interrupt_tree_rtp_interruptregister, sizeof(soc_interrupt_tree_t));          
    memcpy(&arad_interrupt_tree[10], &arad_interrupt_tree_fmac_interruptregister, sizeof(soc_interrupt_tree_t));         
    memcpy(&arad_interrupt_tree[11], &arad_interrupt_tree_fmac_interruptregister, sizeof(soc_interrupt_tree_t));        
    memcpy(&arad_interrupt_tree[12], &arad_interrupt_tree_fmac_interruptregister, sizeof(soc_interrupt_tree_t));        
    memcpy(&arad_interrupt_tree[13], &arad_interrupt_tree_fmac_interruptregister, sizeof(soc_interrupt_tree_t));        
    memcpy(&arad_interrupt_tree[14], &arad_interrupt_tree_fmac_interruptregister, sizeof(soc_interrupt_tree_t));        
    memcpy(&arad_interrupt_tree[15], &arad_interrupt_tree_fmac_interruptregister, sizeof(soc_interrupt_tree_t));
    memcpy(&arad_interrupt_tree[16], &arad_interrupt_tree_fmac_interruptregister, sizeof(soc_interrupt_tree_t));         
    memcpy(&arad_interrupt_tree[17], &arad_interrupt_tree_fmac_interruptregister, sizeof(soc_interrupt_tree_t));         
    memcpy(&arad_interrupt_tree[18], &arad_interrupt_tree_fmac_interruptregister, sizeof(soc_interrupt_tree_t));
    memcpy(&arad_interrupt_tree[19], &arad_interrupt_tree_fsrd_interruptregister, sizeof(soc_interrupt_tree_t)); 
    memcpy(&arad_interrupt_tree[20], &arad_interrupt_tree_fsrd_interruptregister, sizeof(soc_interrupt_tree_t)); 
    memcpy(&arad_interrupt_tree[21], &arad_interrupt_tree_fsrd_interruptregister, sizeof(soc_interrupt_tree_t)); 
    memcpy(&arad_interrupt_tree[22], &arad_interrupt_tree_mmu_interruptregister, sizeof(soc_interrupt_tree_t));
    memcpy(&arad_interrupt_tree[23], &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));
    memcpy(&arad_interrupt_tree[24], &arad_interrupt_tree_port_interruptregister, sizeof(soc_interrupt_tree_t));          
    memcpy(&arad_interrupt_tree[25], &arad_interrupt_tree_port_interruptregister, sizeof(soc_interrupt_tree_t));

    if(SOC_IS_ARDON(unit)) {
        memcpy(&arad_interrupt_tree[26], &arad_interrupt_tree_nbi_interruptregister_ardon, sizeof(soc_interrupt_tree_t)); 
    } else {    
        memcpy(&arad_interrupt_tree[26], &arad_interrupt_tree_nbi_interruptregister, sizeof(soc_interrupt_tree_t));        
    }
    memcpy(&arad_interrupt_tree[27], &arad_interrupt_tree_port_interruptregister, sizeof(soc_interrupt_tree_t));          
    memcpy(&arad_interrupt_tree[28], &arad_interrupt_tree_port_interruptregister, sizeof(soc_interrupt_tree_t));          
    memcpy(&arad_interrupt_tree[29], &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));          
    memcpy(&arad_interrupt_tree[30], &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));          
    memcpy(&arad_interrupt_tree[31], &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));         
    memcpy(&arad_interrupt_tree[32], &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));        
    memcpy(&arad_interrupt_tree[33], &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));        
    memcpy(&arad_interrupt_tree[34], &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t)); 
#ifdef BCM_88660_A0
    if (SOC_IS_ARADPLUS(unit)) {
        memcpy(&arad_interrupt_tree[35], &arad_interrupt_tree_crps_interruptregister_aradplus, sizeof(soc_interrupt_tree_t));
    } else 
#endif      
    {      
        memcpy(&arad_interrupt_tree[35], &arad_interrupt_tree_crps_interruptregister, sizeof(soc_interrupt_tree_t));        
    }
    memcpy(&arad_interrupt_tree[36], &arad_interrupt_tree_ips_interruptregister, sizeof(soc_interrupt_tree_t));
#ifdef BCM_88660_A0
    if (SOC_IS_ARADPLUS(unit)) {  
        memcpy(&arad_interrupt_tree[37], &arad_interrupt_tree_ipt_interruptregister_aradplus, sizeof(soc_interrupt_tree_t));     
    } else 
#endif      
    {    
        memcpy(&arad_interrupt_tree[37], &arad_interrupt_tree_ipt_interruptregister, sizeof(soc_interrupt_tree_t));         
    }
    memcpy(&arad_interrupt_tree[38], &arad_interrupt_tree_iqm_interruptregister, sizeof(soc_interrupt_tree_t));         
    memcpy(&arad_interrupt_tree[39], &arad_interrupt_tree_fct_interruptregister, sizeof(soc_interrupt_tree_t));
    if (SOC_IS_ARDON(unit)) {
        memcpy(&arad_interrupt_tree[40], &arad_interrupt_tree_drca_interruptregister_ardon, sizeof(soc_interrupt_tree_t));
        memcpy(&arad_interrupt_tree[41], &arad_interrupt_tree_drcb_interruptregister_ardon, sizeof(soc_interrupt_tree_t));
        memcpy(&arad_interrupt_tree[42], &arad_interrupt_tree_drcc_interruptregister_ardon, sizeof(soc_interrupt_tree_t));
        memcpy(&arad_interrupt_tree[43], &arad_interrupt_tree_drcd_interruptregister_ardon, sizeof(soc_interrupt_tree_t));
        memcpy(&arad_interrupt_tree[44],  &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));          
        memcpy(&arad_interrupt_tree[45],  &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t)); 
        memcpy(&arad_interrupt_tree[46],  &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));          
        memcpy(&arad_interrupt_tree[47],  &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t)); 
    } else {
        memcpy(&arad_interrupt_tree[40], &arad_interrupt_tree_drca_interruptregister, sizeof(soc_interrupt_tree_t));
        memcpy(&arad_interrupt_tree[41], &arad_interrupt_tree_drcb_interruptregister, sizeof(soc_interrupt_tree_t));
        memcpy(&arad_interrupt_tree[42], &arad_interrupt_tree_drcc_interruptregister, sizeof(soc_interrupt_tree_t));
        memcpy(&arad_interrupt_tree[43], &arad_interrupt_tree_drcd_interruptregister, sizeof(soc_interrupt_tree_t));
        memcpy(&arad_interrupt_tree[44], &arad_interrupt_tree_drce_interruptregister, sizeof(soc_interrupt_tree_t));
        memcpy(&arad_interrupt_tree[45], &arad_interrupt_tree_drcf_interruptregister, sizeof(soc_interrupt_tree_t));          
        memcpy(&arad_interrupt_tree[46], &arad_interrupt_tree_drcg_interruptregister, sizeof(soc_interrupt_tree_t));
        memcpy(&arad_interrupt_tree[47], &arad_interrupt_tree_drch_interruptregister, sizeof(soc_interrupt_tree_t));        
    }
    memcpy(&arad_interrupt_tree[48], &arad_interrupt_tree_olp_interruptregister, sizeof(soc_interrupt_tree_t));          
    memcpy(&arad_interrupt_tree[49], &arad_interrupt_tree_ire_interruptregister, sizeof(soc_interrupt_tree_t));          
    memcpy(&arad_interrupt_tree[50], &arad_interrupt_tree_idr_interruptregister, sizeof(soc_interrupt_tree_t));          
    memcpy(&arad_interrupt_tree[51], &arad_interrupt_tree_irr_interruptregister, sizeof(soc_interrupt_tree_t));          

    if(SOC_IS_ARDON(unit)){
       memcpy(&arad_interrupt_tree[52], &arad_interrupt_tree_ihp_interruptregister_ardon, sizeof(soc_interrupt_tree_t)); 
       memcpy(&arad_interrupt_tree[53], &arad_interrupt_tree_ihb_interruptregister_ardon, sizeof(soc_interrupt_tree_t));     
    } else
#ifdef BCM_88660_A0     
    if (SOC_IS_ARADPLUS(unit)) {
        memcpy(&arad_interrupt_tree[52], &arad_interrupt_tree_ihp_interruptregister_aradplus, sizeof(soc_interrupt_tree_t));  
        memcpy(&arad_interrupt_tree[53], &arad_interrupt_tree_ihb_interruptregister_aradplus, sizeof(soc_interrupt_tree_t));      
    } else
#endif 
    {
       memcpy(&arad_interrupt_tree[52], &arad_interrupt_tree_ihp_interruptregister, sizeof(soc_interrupt_tree_t)); 
       memcpy(&arad_interrupt_tree[53], &arad_interrupt_tree_ihb_interruptregister, sizeof(soc_interrupt_tree_t));        
    }
    memcpy(&arad_interrupt_tree[54], &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));        
    memcpy(&arad_interrupt_tree[55], &arad_interrupt_tree_sch_interruptregister, sizeof(soc_interrupt_tree_t));        
    memcpy(&arad_interrupt_tree[56], &arad_interrupt_tree_oamp_interruptregister, sizeof(soc_interrupt_tree_t));        
    memcpy(&arad_interrupt_tree[57], &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));
    memcpy(&arad_interrupt_tree[58], &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));         
    memcpy(&arad_interrupt_tree[59], &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));         
    memcpy(&arad_interrupt_tree[60], &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));
    memcpy(&arad_interrupt_tree[61], &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));
    memcpy(&arad_interrupt_tree[62], &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t)); 
    memcpy(&arad_interrupt_tree[63], &arad_interrupt_tree_blk_invalid, sizeof(soc_interrupt_tree_t));
    
    
               
     for (intr_id = 0; intr_id <= ARAD_INT_LAST; ++intr_id) {
         arad_interrupts[intr_id].id              = intr_id;
         arad_interrupts[intr_id].reg             = INVALIDr;
         arad_interrupts[intr_id].reg_test          = INVALIDr;
         arad_interrupts[intr_id].field           = INVALIDf;
         arad_interrupts[intr_id].mask_reg        = INVALIDr;
         arad_interrupts[intr_id].mask_field      = INVALIDf;  
         arad_interrupts[intr_id].cnt_reg      = INVALIDr;  
     }

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].name = "CFC_HcfcOobRx0CrcErr";
#endif
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].id              = ARAD_INT_CFC_HCFCOOBRX0CRCERR;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].field           = HCFC_OOB_RX_0_CRC_ERRf;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].mask_field      = HCFC_OOB_RX_0_CRC_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0CRCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].name = "CFC_HcfcOobRx0HeaderErr";
#endif
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].id              = ARAD_INT_CFC_HCFCOOBRX0HEADERERR;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].field           = HCFC_OOB_RX_0_HEADER_ERRf;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].mask_field      = HCFC_OOB_RX_0_HEADER_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_HCFCOOBRX0HEADERERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].name = "CFC_HcfcOobRx1CrcErr";
#endif
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].id              = ARAD_INT_CFC_HCFCOOBRX1CRCERR;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].field           = HCFC_OOB_RX_1_CRC_ERRf;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].mask_field      = HCFC_OOB_RX_1_CRC_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1CRCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].name = "CFC_HcfcOobRx1HeaderErr";
#endif
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].id              = ARAD_INT_CFC_HCFCOOBRX1HEADERERR;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].field           = HCFC_OOB_RX_1_HEADER_ERRf;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].mask_field      = HCFC_OOB_RX_1_HEADER_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_HCFCOOBRX1HEADERERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].name = "CFC_Ilkn0OobRxCrcErr";
#endif
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].id              = ARAD_INT_CFC_ILKN0OOBRXCRCERR;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].field           = ILKN_0_OOB_RX_CRC_ERRf;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].mask_field      = ILKN_0_OOB_RX_CRC_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXCRCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].name = "CFC_Ilkn0OobRxIfStatErr";
#endif
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].id              = ARAD_INT_CFC_ILKN0OOBRXIFSTATERR;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].field           = ILKN_0_OOB_RX_IF_STAT_ERRf;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].mask_field      = ILKN_0_OOB_RX_IF_STAT_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXIFSTATERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].name = "CFC_Ilkn0OobRxLanesStatErr";
#endif
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].id              = ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].field           = ILKN_0_OOB_RX_LANES_STAT_ERRf;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].mask_field      = ILKN_0_OOB_RX_LANES_STAT_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXLANESSTATERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].name = "CFC_Ilkn0OobRxOverflow";
#endif
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].id              = ARAD_INT_CFC_ILKN0OOBRXOVERFLOW;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].field           = ILKN_0_OOB_RX_OVERFLOWf;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].mask_field      = ILKN_0_OOB_RX_OVERFLOW_MASKf;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN0OOBRXOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].name = "CFC_Ilkn1OobRxCrcErr";
#endif
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].id              = ARAD_INT_CFC_ILKN1OOBRXCRCERR;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].field           = ILKN_1_OOB_RX_CRC_ERRf;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].mask_field      = ILKN_1_OOB_RX_CRC_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXCRCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].name = "CFC_Ilkn1OobRxIfStatErr";
#endif
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].id              = ARAD_INT_CFC_ILKN1OOBRXIFSTATERR;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].field           = ILKN_1_OOB_RX_IF_STAT_ERRf;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].mask_field      = ILKN_1_OOB_RX_IF_STAT_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXIFSTATERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].name = "CFC_Ilkn1OobRxLanesStatErr";
#endif
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].id              = ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].field           = ILKN_1_OOB_RX_LANES_STAT_ERRf;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].mask_field      = ILKN_1_OOB_RX_LANES_STAT_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXLANESSTATERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].name = "CFC_Ilkn1OobRxOverflow";
#endif
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].id              = ARAD_INT_CFC_ILKN1OOBRXOVERFLOW;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].field           = ILKN_1_OOB_RX_OVERFLOWf;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].mask_field      = ILKN_1_OOB_RX_OVERFLOW_MASKf;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_ILKN1OOBRXOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].name = "CFC_ParityErrInt";
#endif
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].id              = ARAD_INT_CFC_PARITYERRINT;
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].field           = PARITY_ERR_INTf;
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].mask_field      = PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].cnt_reg         = CFC_PARITY_ERR_CNTr;
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_PARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_PARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_PARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_PARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_PARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].name = "CFC_SpiOobRx0Dip2Alarm";
#endif
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].id              = ARAD_INT_CFC_SPIOOBRX0DIP2ALARM;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].field           = SPI_OOB_RX_0_DIP_2_ALARMf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].mask_field      = SPI_OOB_RX_0_DIP_2_ALARM_MASKf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ALARM].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].name = "CFC_SpiOobRx0Dip2Err";
#endif
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].id              = ARAD_INT_CFC_SPIOOBRX0DIP2ERR;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].field           = SPI_OOB_RX_0_DIP_2_ERRf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].mask_field      = SPI_OOB_RX_0_DIP_2_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0DIP2ERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].name = "CFC_SpiOobRx0FrmErr";
#endif
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].id              = ARAD_INT_CFC_SPIOOBRX0FRMERR;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].field           = SPI_OOB_RX_0_FRM_ERRf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].mask_field      = SPI_OOB_RX_0_FRM_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0FRMERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].name = "CFC_SpiOobRx0LockErr";
#endif
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].id              = ARAD_INT_CFC_SPIOOBRX0LOCKERR;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].field           = SPI_OOB_RX_0_LOCK_ERRf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].mask_field      = SPI_OOB_RX_0_LOCK_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0LOCKERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].name = "CFC_SpiOobRx0OutOfFrm";
#endif
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].id              = ARAD_INT_CFC_SPIOOBRX0OUTOFFRM;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].field           = SPI_OOB_RX_0_OUT_OF_FRMf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].mask_field      = SPI_OOB_RX_0_OUT_OF_FRM_MASKf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0OUTOFFRM].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].name = "CFC_SpiOobRx0WdErr";
#endif
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].id              = ARAD_INT_CFC_SPIOOBRX0WDERR;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].field           = SPI_OOB_RX_0_WD_ERRf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].mask_field      = SPI_OOB_RX_0_WD_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX0WDERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].name = "CFC_SpiOobRx1Dip2Alarm";
#endif
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].id              = ARAD_INT_CFC_SPIOOBRX1DIP2ALARM;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].field           = SPI_OOB_RX_1_DIP_2_ALARMf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].mask_field      = SPI_OOB_RX_1_DIP_2_ALARM_MASKf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ALARM].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].name = "CFC_SpiOobRx1Dip2Err";
#endif
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].id              = ARAD_INT_CFC_SPIOOBRX1DIP2ERR;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].field           = SPI_OOB_RX_1_DIP_2_ERRf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].mask_field      = SPI_OOB_RX_1_DIP_2_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1DIP2ERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].name = "CFC_SpiOobRx1FrmErr";
#endif
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].id              = ARAD_INT_CFC_SPIOOBRX1FRMERR;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].field           = SPI_OOB_RX_1_FRM_ERRf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].mask_field      = SPI_OOB_RX_1_FRM_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1FRMERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].name = "CFC_SpiOobRx1LockErr";
#endif
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].id              = ARAD_INT_CFC_SPIOOBRX1LOCKERR;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].field           = SPI_OOB_RX_1_LOCK_ERRf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].mask_field      = SPI_OOB_RX_1_LOCK_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1LOCKERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].name = "CFC_SpiOobRx1OutOfFrm";
#endif
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].id              = ARAD_INT_CFC_SPIOOBRX1OUTOFFRM;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].field           = SPI_OOB_RX_1_OUT_OF_FRMf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].mask_field      = SPI_OOB_RX_1_OUT_OF_FRM_MASKf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1OUTOFFRM].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].name = "CFC_SpiOobRx1WdErr";
#endif
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].id              = ARAD_INT_CFC_SPIOOBRX1WDERR;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].reg             = CFC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].reg_test        = CFC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].field           = SPI_OOB_RX_1_WD_ERRf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].mask_reg        = CFC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].mask_field      = SPI_OOB_RX_1_WD_ERR_MASKf;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CFC_SPIOOBRX1WDERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CFC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].name = "CRPSCrps0CntOvf";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].id              = ARAD_INT_CRPS_CRPS0CNTOVF;
    arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].field           = CRPS_0_CNT_OVFf;
    arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].mask_field      = CRPS_0_CNT_OVF_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0CNTOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].name = "CRPSCrps0DirectRdWhenWaiting";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].id              = ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING;
    arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].field           = CRPS_0_DIRECT_RD_WHEN_WAITINGf;
    arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].mask_field      = CRPS_0_DIRECT_RD_WHEN_WAITING_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0DIRECTRDWHENWAITING].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].name = "CRPSCrps0InvldPtrAcc";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].id              = ARAD_INT_CRPS_CRPS0INVLDPTRACC;
    arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].field           = CRPS_0_INVLD_PTR_ACCf;
    arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].mask_field      = CRPS_0_INVLD_PTR_ACC_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0INVLDPTRACC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].name = "CRPSCrps0PreReadFifoFull";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].id              = ARAD_INT_CRPS_CRPS0PREREADFIFOFULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].field           = CRPS_0_PRE_READ_FIFO_FULLf;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].mask_field      = CRPS_0_PRE_READ_FIFO_FULL_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFOFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].name = "CRPSCrps0PreReadFifoNotEmpty";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].id              = ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].field           = CRPS_0_PRE_READ_FIFO_NOT_EMPTYf;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].mask_field      = CRPS_0_PRE_READ_FIFO_NOT_EMPTY_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS0PREREADFIFONOTEMPTY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].name = "CRPSCrps1CntOvf";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].id              = ARAD_INT_CRPS_CRPS1CNTOVF;
    arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].field           = CRPS_1_CNT_OVFf;
    arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].mask_field      = CRPS_1_CNT_OVF_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1CNTOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].name = "CRPSCrps1DirectRdWhenWaiting";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].id              = ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING;
    arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].field           = CRPS_1_DIRECT_RD_WHEN_WAITINGf;
    arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].mask_field      = CRPS_1_DIRECT_RD_WHEN_WAITING_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1DIRECTRDWHENWAITING].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].name = "CRPSCrps1InvldPtrAcc";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].id              = ARAD_INT_CRPS_CRPS1INVLDPTRACC;
    arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].field           = CRPS_1_INVLD_PTR_ACCf;
    arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].mask_field      = CRPS_1_INVLD_PTR_ACC_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1INVLDPTRACC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].name = "CRPSCrps1PreReadFifoFull";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].id              = ARAD_INT_CRPS_CRPS1PREREADFIFOFULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].field           = CRPS_1_PRE_READ_FIFO_FULLf;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].mask_field      = CRPS_1_PRE_READ_FIFO_FULL_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFOFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].name = "CRPSCrps1PreReadFifoNotEmpty";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].id              = ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].field           = CRPS_1_PRE_READ_FIFO_NOT_EMPTYf;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].mask_field      = CRPS_1_PRE_READ_FIFO_NOT_EMPTY_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS1PREREADFIFONOTEMPTY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].name = "CRPSCrps2CntOvf";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].id              = ARAD_INT_CRPS_CRPS2CNTOVF;
    arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].field           = CRPS_2_CNT_OVFf;
    arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].mask_field      = CRPS_2_CNT_OVF_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2CNTOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].name = "CRPSCrps2DirectRdWhenWaiting";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].id              = ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING;
    arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].field           = CRPS_2_DIRECT_RD_WHEN_WAITINGf;
    arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].mask_field      = CRPS_2_DIRECT_RD_WHEN_WAITING_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2DIRECTRDWHENWAITING].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].name = "CRPSCrps2InvldPtrAcc";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].id              = ARAD_INT_CRPS_CRPS2INVLDPTRACC;
    arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].field           = CRPS_2_INVLD_PTR_ACCf;
    arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].mask_field      = CRPS_2_INVLD_PTR_ACC_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2INVLDPTRACC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].name = "CRPSCrps2PreReadFifoFull";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].id              = ARAD_INT_CRPS_CRPS2PREREADFIFOFULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].field           = CRPS_2_PRE_READ_FIFO_FULLf;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].mask_field      = CRPS_2_PRE_READ_FIFO_FULL_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFOFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].name = "CRPSCrps2PreReadFifoNotEmpty";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].id              = ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].field           = CRPS_2_PRE_READ_FIFO_NOT_EMPTYf;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].mask_field      = CRPS_2_PRE_READ_FIFO_NOT_EMPTY_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS2PREREADFIFONOTEMPTY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].name = "CRPSCrps3CntOvf";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].id              = ARAD_INT_CRPS_CRPS3CNTOVF;
    arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].field           = CRPS_3_CNT_OVFf;
    arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].mask_field      = CRPS_3_CNT_OVF_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3CNTOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].name = "CRPSCrps3DirectRdWhenWaiting";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].id              = ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING;
    arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].field           = CRPS_3_DIRECT_RD_WHEN_WAITINGf;
    arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].mask_field      = CRPS_3_DIRECT_RD_WHEN_WAITING_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3DIRECTRDWHENWAITING].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].name = "CRPSCrps3InvldPtrAcc";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].id              = ARAD_INT_CRPS_CRPS3INVLDPTRACC;
    arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].field           = CRPS_3_INVLD_PTR_ACCf;
    arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].mask_field      = CRPS_3_INVLD_PTR_ACC_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3INVLDPTRACC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].name = "CRPSCrps3PreReadFifoFull";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].id              = ARAD_INT_CRPS_CRPS3PREREADFIFOFULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].field           = CRPS_3_PRE_READ_FIFO_FULLf;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].mask_field      = CRPS_3_PRE_READ_FIFO_FULL_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFOFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].name = "CRPSCrps3PreReadFifoNotEmpty";
#endif
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].id              = ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].field           = CRPS_3_PRE_READ_FIFO_NOT_EMPTYf;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].mask_field      = CRPS_3_PRE_READ_FIFO_NOT_EMPTY_MASKf;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_CRPS3PREREADFIFONOTEMPTY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].name = "CRPSParErrInterrupt";
#endif
    arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].id              = ARAD_INT_CRPS_PARERRINTERRUPT;
    arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].field           = PAR_ERR_INTERRUPTf;
    arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].mask_field      = PAR_ERR_INTERRUPT_MASKf;
    arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].vector_id       = 1;
    arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].vector_info     = &arad_interrupt_tree_crps_parerrinterruptregister;
    arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_PARERRINTERRUPT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].name = "CRPSSrcInvlidAccess";
#endif
    arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].id              = ARAD_INT_CRPS_SRCINVLIDACCESS;
    arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].field           = SRC_INVLID_ACCESSf;
    arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].mask_field      = SRC_INVLID_ACCESS_MASKf;
    arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].vector_id       = 1;
    arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].vector_info     = &arad_interrupt_tree_crps_srcinvlidaccessinterruptregister;
    arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_SRCINVLIDACCESS].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));

#ifdef BCM_88660_A0
    if (SOC_IS_ARADPLUS(unit)) {
#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].name = "CRPSSrcCmdWasFiltered";
#endif
    arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].id              = ARAD_INT_CRPS_SRCCMDWASFILTERED;
    arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].reg             = CRPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].reg_test        = CRPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].field           = OFFSET_WAS_FILTEREDf;
    arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].mask_reg        = CRPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].mask_field      = OFFSET_WAS_FILTERED_MASKf;
    arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].vector_id       = 1;
    arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].vector_info     = &arad_interrupt_tree_crps_srccmdwasfilteredinterruptregister;
    arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_SRCCMDWASFILTERED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));

    } 
#endif 

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].name = "CRPSParityErrInt";
#endif
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].id              = ARAD_INT_CRPS_PARITYERRINT;
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].reg             = CRPS_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].reg_test        = CRPS_PAR_ERR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].field           = PARITY_ERR_INTf;
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].mask_reg        = CRPS_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].mask_field      = PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].cnt_reg         = CRPS_PARITY_ERR_CNTr;
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_PARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].name = "CRPSEgqInvldAdAcc";
#endif
    arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].id              = ARAD_INT_CRPS_EGQINVLDADACC;
    arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].reg             = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].reg_test        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].field           = EGQ_INVLD_AD_ACCf;
    arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].mask_reg        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].mask_field      = EGQ_INVLD_AD_ACC_MASKf;
    arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_EGQINVLDADACC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].name = "CRPSEpniAInvldAdAcc";
#endif
    arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].id              = ARAD_INT_CRPS_EPNIAINVLDADACC;
    arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].reg             = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].reg_test        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].field           = EPNI_A_INVLD_AD_ACCf;
    arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].mask_reg        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].mask_field      = EPNI_A_INVLD_AD_ACC_MASKf;
    arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_EPNIAINVLDADACC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].name = "CRPSEpniBInvldAdAcc";
#endif
    arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].id              = ARAD_INT_CRPS_EPNIBINVLDADACC;
    arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].reg             = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].reg_test        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].field           = EPNI_B_INVLD_AD_ACCf;
    arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].mask_reg        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].mask_field      = EPNI_B_INVLD_AD_ACC_MASKf;
    arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_EPNIBINVLDADACC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].name = "CRPSIqmAInvldAdAcc";
#endif
    arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].id              = ARAD_INT_CRPS_IQMAINVLDADACC;
    arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].reg             = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].reg_test        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].field           = IQM_A_INVLD_AD_ACCf;
    arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].mask_reg        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].mask_field      = IQM_A_INVLD_AD_ACC_MASKf;
    arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMAINVLDADACC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].name = "CRPSIqmBInvldAdAcc";
#endif
    arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].id              = ARAD_INT_CRPS_IQMBINVLDADACC;
    arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].reg             = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].reg_test        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].field           = IQM_B_INVLD_AD_ACCf;
    arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].mask_reg        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].mask_field      = IQM_B_INVLD_AD_ACC_MASKf;
    arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMBINVLDADACC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].name = "CRPSIqmCInvldAdAcc";
#endif
    arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].id              = ARAD_INT_CRPS_IQMCINVLDADACC;
    arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].reg             = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].reg_test        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].field           = IQM_C_INVLD_AD_ACCf;
    arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].mask_reg        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].mask_field      = IQM_C_INVLD_AD_ACC_MASKf;
    arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMCINVLDADACC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].name = "CRPSIqmDInvldAdAcc";
#endif
    arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].id              = ARAD_INT_CRPS_IQMDINVLDADACC;
    arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].reg             = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].reg_test        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].field           = IQM_D_INVLD_AD_ACCf;
    arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].mask_reg        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].mask_field      = IQM_D_INVLD_AD_ACC_MASKf;
    arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMDINVLDADACC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].name = "CRPSIrppAInvldAdAcc";
#endif
    arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].id              = ARAD_INT_CRPS_IRPPAINVLDADACC;
    arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].reg             = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].reg_test        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].field           = IRPP_A_INVLD_AD_ACCf;
    arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].mask_reg        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].mask_field      = IRPP_A_INVLD_AD_ACC_MASKf;
    arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IRPPAINVLDADACC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].name = "CRPSIrppBInvldAdAcc";
#endif
    arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].id              = ARAD_INT_CRPS_IRPPBINVLDADACC;
    arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].reg             = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].reg_test        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].reg_index       = 0;
    arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].field           = IRPP_B_INVLD_AD_ACCf;
    arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].mask_reg        = CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].mask_field      = IRPP_B_INVLD_AD_ACC_MASKf;
    arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].vector_id       = 0;
    arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_CRPS_IRPPBINVLDADACC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));

#ifdef BCM_88660_A0
    if (SOC_IS_ARADPLUS(unit)) {

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].name = "CRPS_EGQOffsetWasFILT";
#endif
        arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].id              = ARAD_INT_CRPS_EGQOFFSETWASFILT;
        arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].reg             = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].reg_test        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].reg_index       = 0;
        arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].field           = EGQ_OFFSET_WAS_FILTf;
        arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].mask_reg        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_MASKr;
        arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].mask_field      = EGQ_OFFSET_WAS_FILT_MASKf;
        arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].vector_id       = 0;
        arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_EGQOFFSETWASFILT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].name = "CRPS_EPNIAOffsetWasFILT";
#endif
        arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].id              = ARAD_INT_CRPS_EPNIAOFFSETWASFILT;
        arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].reg             = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].reg_test        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].reg_index       = 0;
        arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].field           = EPNI_A_OFFSET_WAS_FILTf;
        arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].mask_reg        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_MASKr;
        arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].mask_field      = EPNI_A_OFFSET_WAS_FILT_MASKf;
        arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].vector_id       = 0;
        arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_EPNIAOFFSETWASFILT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].name = "CRPS_EPNIBOffsetWasFILT";
#endif
        arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].id              = ARAD_INT_CRPS_EPNIBOFFSETWASFILT;
        arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].reg             = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].reg_test        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].reg_index       = 0;
        arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].field           = EPNI_B_OFFSET_WAS_FILTf;
        arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].mask_reg        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_MASKr;
        arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].mask_field      = EPNI_B_OFFSET_WAS_FILT_MASKf;
        arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].vector_id       = 0;
        arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_EPNIBOFFSETWASFILT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].name = "CRPS_IQMAOffsetWasFILT";
#endif
        arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].id              = ARAD_INT_CRPS_IQMAOFFSETWASFILT;
        arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].reg             = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].reg_test        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].reg_index       = 0;
        arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].field           = IQM_A_OFFSET_WAS_FILTf;
        arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].mask_reg        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_MASKr;
        arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].mask_field      = IQM_A_OFFSET_WAS_FILT_MASKf;
        arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].vector_id       = 0;
        arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMAOFFSETWASFILT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].name = "CRPS_IQMBOffsetWasFILT";
#endif
        arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].id              = ARAD_INT_CRPS_IQMBOFFSETWASFILT;
        arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].reg             = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].reg_test        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].reg_index       = 0;
        arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].field           = IQM_B_OFFSET_WAS_FILTf;
        arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].mask_reg        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_MASKr;
        arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].mask_field      = IQM_B_OFFSET_WAS_FILT_MASKf;
        arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].vector_id       = 0;
        arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMBOFFSETWASFILT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].name = "CRPS_IQMCOffsetWasFILT";
#endif
        arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].id              = ARAD_INT_CRPS_IQMCOFFSETWASFILT;
        arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].reg             = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].reg_test        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].reg_index       = 0;
        arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].field           = IQM_C_OFFSET_WAS_FILTf;
        arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].mask_reg        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_MASKr;
        arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].mask_field      = IQM_C_OFFSET_WAS_FILT_MASKf;
        arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].vector_id       = 0;
        arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMCOFFSETWASFILT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].name = "CRPS_IQMDOffsetWasFILT";
#endif
        arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].id              = ARAD_INT_CRPS_IQMDOFFSETWASFILT;
        arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].reg             = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].reg_test        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].reg_index       = 0;
        arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].field           = IQM_D_OFFSET_WAS_FILTf;
        arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].mask_reg        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_MASKr;
        arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].mask_field      = IQM_D_OFFSET_WAS_FILT_MASKf;
        arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].vector_id       = 0;
        arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IQMDOFFSETWASFILT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].name = "CRPS_IRPPAOffsetWasFILT";
#endif
        arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].id              = ARAD_INT_CRPS_IRPPAOFFSETWASFILT;
        arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].reg             = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].reg_test        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].reg_index       = 0;
        arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].field           = IRPP_A_OFFSET_WAS_FILTf;
        arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].mask_reg        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_MASKr;
        arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].mask_field      = IRPP_A_OFFSET_WAS_FILT_MASKf;
        arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].vector_id       = 0;
        arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IRPPAOFFSETWASFILT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].name = "CRPS_IRPPBOffsetWasFILT";
#endif
        arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].id              = ARAD_INT_CRPS_IRPPBOFFSETWASFILT;
        arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].reg             = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].reg_test        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].reg_index       = 0;
        arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].field           = IRPP_B_OFFSET_WAS_FILTf;
        arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].mask_reg        = CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_MASKr;
        arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].mask_field      = IRPP_B_OFFSET_WAS_FILT_MASKf;
        arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].vector_id       = 0;
        arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_CRPS_IRPPBOFFSETWASFILT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_CRPS * sizeof(uint32));

    } else 
#endif 


    if (SOC_IS_ARDON(unit)) {


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].name = "DRCACQFOverFlow";
#endif
        arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].reg             = DRCA_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].reg_test        = DRCA_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].mask_reg        = DRCA_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].id              = intr_id;       
        arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].field           = CQF_OVER_FLOWf;
        arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].mask_field      = CQF_OVER_FLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_CQFOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
       

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].name = "DRCAShaddowRdAddrFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].reg             = DRCA_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].reg_test        = DRCA_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].mask_reg        = DRCA_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].id              = ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].field           = SHADDOW_RD_ADDR_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].mask_field      = SHADDOW_RD_ADDR_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_SHADDOWRDADDRFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].name = "DRCAShaddowWrAddrFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].reg             = DRCA_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].reg_test        = DRCA_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].mask_reg        = DRCA_INTERRUPT_MASK_REGISTERr;    
        arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].id              = ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].field           = SHADDOW_WR_ADDR_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].mask_field      = SHADDOW_WR_ADDR_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_SHADDOWWRADDRFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].name = "DRCARdCrcFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].reg             = DRCA_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].reg_test        = DRCA_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].mask_reg        = DRCA_INTERRUPT_MASK_REGISTERr;        
        arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].id              = ARAD_INT_DRCA_RDCRCFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].field           = RD_CRC_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].mask_field      = RD_CRC_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_RDCRCFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].name = "DRCAWrCrcFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].reg             = DRCA_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].reg_test        = DRCA_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].mask_reg        = DRCA_INTERRUPT_MASK_REGISTERr;        
        arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].id              = ARAD_INT_DRCA_WRCRCFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].field           = WR_CRC_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].mask_field      = WR_CRC_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_WRCRCFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].name = "DRCARdRetransmitShallowFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].reg             = DRCA_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].reg_test        = DRCA_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].mask_reg        = DRCA_INTERRUPT_MASK_REGISTERr;   
        arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].id              = ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].field           = RD_RETRANSMIT_SHALLOW_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].mask_field      = RD_RETRANSMIT_SHALLOW_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].name = "DRCADramWrErrCrc";
#endif
        arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].reg             = DRCA_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].reg_test        = DRCA_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].mask_reg        = DRCA_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].id              = ARAD_INT_DRCA_DRAMWRCRCERR;       
        arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].field           = DRAM_WR_CRC_ERRf;
        arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].mask_field      = DRAM_WR_CRC_ERR_MASKf;
        arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_DRAMWRCRCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        
        
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].name = "DRCADramRdErrCrc";
#endif
        arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].reg             = DRCA_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].reg_test        = DRCA_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].mask_reg        = DRCA_INTERRUPT_MASK_REGISTERr;
			  arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].id              = ARAD_INT_DRCA_DRAMRDCRCERR;       
        arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].field           = DRAM_RD_CRC_ERRf;
        arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].mask_field      = DRAM_RD_CRC_ERR_MASKf;
        arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_DRAMRDCRCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
      

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].name = "DRCADramCmdParityErr";
#endif
        arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].reg             = DRCA_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].reg_test        = DRCA_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].mask_reg        = DRCA_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].id              = ARAD_INT_DRCA_DRAMCMDPARITYERR;       
        arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].field           = DRAM_CMD_PARITY_ERRf;
        arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].mask_field      = DRAM_CMD_PARITY_ERR_MASKf;
        arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_DRAMCMDPARITYERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].name = "DRCADwfOverFlow";
#endif
        arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].reg             = DRCA_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].reg_test        = DRCA_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].mask_reg        = DRCA_INTERRUPT_MASK_REGISTERr;    
        arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].id              = ARAD_INT_DRCA_DWFOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].field           = DWF_OVER_FLOWf;
        arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].mask_field      = DWF_OVER_FLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_DWFOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].name = "DRCBCQFOverFlow";
#endif
        arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].reg             = DRCB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].reg_test        = DRCB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].mask_reg        = DRCB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].id              = intr_id;       
        arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].field           = CQF_OVER_FLOWf;
        arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].mask_field      = CQF_OVER_FLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_CQFOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
       

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].name = "DRCBShaddowRdAddrFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].reg             = DRCB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].reg_test        = DRCB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].mask_reg        = DRCB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].id              = ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].field           = SHADDOW_RD_ADDR_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].mask_field      = SHADDOW_RD_ADDR_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_SHADDOWRDADDRFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].name = "DRCBShaddowWrAddrFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].reg             = DRCB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].reg_test        = DRCB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].mask_reg        = DRCB_INTERRUPT_MASK_REGISTERr;    
        arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].id              = ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].field           = SHADDOW_WR_ADDR_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].mask_field      = SHADDOW_WR_ADDR_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_SHADDOWWRADDRFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].name = "DRCBRdCrcFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].reg             = DRCB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].reg_test        = DRCB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].mask_reg        = DRCB_INTERRUPT_MASK_REGISTERr;        
        arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].id              = ARAD_INT_DRCB_RDCRCFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].field           = RD_CRC_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].mask_field      = RD_CRC_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_RDCRCFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].name = "DRCBWrCrcFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].reg             = DRCB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].reg_test        = DRCB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].mask_reg        = DRCB_INTERRUPT_MASK_REGISTERr;        
        arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].id              = ARAD_INT_DRCB_WRCRCFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].field           = WR_CRC_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].mask_field      = WR_CRC_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_WRCRCFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].name = "DRCBRdRetransmitShallowFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].reg             = DRCB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].reg_test        = DRCB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].mask_reg        = DRCB_INTERRUPT_MASK_REGISTERr;   
        arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].id              = ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].field           = RD_RETRANSMIT_SHALLOW_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].mask_field      = RD_RETRANSMIT_SHALLOW_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].name = "DRCBDramWrErrCrc";
#endif
        arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].reg             = DRCB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].reg_test        = DRCB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].mask_reg        = DRCB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].id              = ARAD_INT_DRCB_DRAMWRCRCERR;       
        arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].field           = DRAM_WR_CRC_ERRf;
        arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].mask_field      = DRAM_WR_CRC_ERR_MASKf;
        arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_DRAMWRCRCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        
        
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].name = "DRCBDramRdErrCrc";
#endif
        arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].reg             = DRCB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].reg_test        = DRCB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].mask_reg        = DRCB_INTERRUPT_MASK_REGISTERr;
			  arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].id              = ARAD_INT_DRCB_DRAMRDCRCERR;       
        arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].field           = DRAM_RD_CRC_ERRf;
        arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].mask_field      = DRAM_RD_CRC_ERR_MASKf;
        arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_DRAMRDCRCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
      

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].name = "DRCBDramCmdParityErr";
#endif
        arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].reg             = DRCB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].reg_test        = DRCB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].mask_reg        = DRCB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].id              = ARAD_INT_DRCB_DRAMCMDPARITYERR;       
        arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].field           = DRAM_CMD_PARITY_ERRf;
        arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].mask_field      = DRAM_CMD_PARITY_ERR_MASKf;
        arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_DRAMCMDPARITYERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].name = "DRCBDwfOverFlow";
#endif
        arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].reg             = DRCB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].reg_test        = DRCB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].mask_reg        = DRCB_INTERRUPT_MASK_REGISTERr;    
        arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].id              = ARAD_INT_DRCB_DWFOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].field           = DWF_OVER_FLOWf;
        arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].mask_field      = DWF_OVER_FLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_DWFOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].name = "DRCCCQFOverFlow";
#endif
        arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].reg             = DRCC_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].reg_test        = DRCC_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].mask_reg        = DRCC_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].id              = intr_id;       
        arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].field           = CQF_OVER_FLOWf;
        arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].mask_field      = CQF_OVER_FLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_CQFOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
       

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].name = "DRCCShaddowRdAddrFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].reg             = DRCC_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].reg_test        = DRCC_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].mask_reg        = DRCC_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].id              = ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].field           = SHADDOW_RD_ADDR_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].mask_field      = SHADDOW_RD_ADDR_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_SHADDOWRDADDRFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].name = "DRCCShaddowWrAddrFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].reg             = DRCC_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].reg_test        = DRCC_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].mask_reg        = DRCC_INTERRUPT_MASK_REGISTERr;    
        arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].id              = ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].field           = SHADDOW_WR_ADDR_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].mask_field      = SHADDOW_WR_ADDR_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_SHADDOWWRADDRFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].name = "DRCCRdCrcFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].reg             = DRCC_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].reg_test        = DRCC_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].mask_reg        = DRCC_INTERRUPT_MASK_REGISTERr;        
        arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].id              = ARAD_INT_DRCC_RDCRCFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].field           = RD_CRC_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].mask_field      = RD_CRC_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_RDCRCFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].name = "DRCCWrCrcFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].reg             = DRCC_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].reg_test        = DRCC_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].mask_reg        = DRCC_INTERRUPT_MASK_REGISTERr;        
        arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].id              = ARAD_INT_DRCC_WRCRCFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].field           = WR_CRC_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].mask_field      = WR_CRC_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_WRCRCFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].name = "DRCCRdRetransmitShallowFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].reg             = DRCC_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].reg_test        = DRCC_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].mask_reg        = DRCC_INTERRUPT_MASK_REGISTERr;   
        arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].id              = ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].field           = RD_RETRANSMIT_SHALLOW_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].mask_field      = RD_RETRANSMIT_SHALLOW_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].name = "DRCCDramWrErrCrc";
#endif
        arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].reg             = DRCC_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].reg_test        = DRCC_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].mask_reg        = DRCC_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].id              = ARAD_INT_DRCC_DRAMWRCRCERR;       
        arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].field           = DRAM_WR_CRC_ERRf;
        arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].mask_field      = DRAM_WR_CRC_ERR_MASKf;
        arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_DRAMWRCRCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        
        
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].name = "DRCCDramRdErrCrc";
#endif
        arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].reg             = DRCC_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].reg_test        = DRCC_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].mask_reg        = DRCC_INTERRUPT_MASK_REGISTERr;
			  arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].id              = ARAD_INT_DRCC_DRAMRDCRCERR;       
        arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].field           = DRAM_RD_CRC_ERRf;
        arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].mask_field      = DRAM_RD_CRC_ERR_MASKf;
        arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_DRAMRDCRCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
      

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].name = "DRCCDramCmdParityErr";
#endif
        arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].reg             = DRCC_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].reg_test        = DRCC_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].mask_reg        = DRCC_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].id              = ARAD_INT_DRCC_DRAMCMDPARITYERR;       
        arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].field           = DRAM_CMD_PARITY_ERRf;
        arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].mask_field      = DRAM_CMD_PARITY_ERR_MASKf;
        arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_DRAMCMDPARITYERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].name = "DRCCDwfOverFlow";
#endif
        arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].reg             = DRCC_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].reg_test        = DRCC_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].mask_reg        = DRCC_INTERRUPT_MASK_REGISTERr;    
        arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].id              = ARAD_INT_DRCC_DWFOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].field           = DWF_OVER_FLOWf;
        arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].mask_field      = DWF_OVER_FLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_DWFOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));

 
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].name = "DRCDCQFOverFlow";
#endif
        arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].reg             = DRCD_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].reg_test        = DRCD_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].mask_reg        = DRCD_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].id              = intr_id;       
        arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].field           = CQF_OVER_FLOWf;
        arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].mask_field      = CQF_OVER_FLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_CQFOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
       

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].name = "DRCDShaddowRdAddrFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].reg             = DRCD_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].reg_test        = DRCD_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].mask_reg        = DRCD_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].id              = ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].field           = SHADDOW_RD_ADDR_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].mask_field      = SHADDOW_RD_ADDR_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_SHADDOWRDADDRFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].name = "DRCDShaddowWrAddrFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].reg             = DRCD_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].reg_test        = DRCD_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].mask_reg        = DRCD_INTERRUPT_MASK_REGISTERr;    
        arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].id              = ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].field           = SHADDOW_WR_ADDR_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].mask_field      = SHADDOW_WR_ADDR_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_SHADDOWWRADDRFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].name = "DRCDRdCrcFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].reg             = DRCD_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].reg_test        = DRCD_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].mask_reg        = DRCD_INTERRUPT_MASK_REGISTERr;        
        arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].id              = ARAD_INT_DRCD_RDCRCFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].field           = RD_CRC_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].mask_field      = RD_CRC_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_RDCRCFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].name = "DRCDWrCrcFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].reg             = DRCD_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].reg_test        = DRCD_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].mask_reg        = DRCD_INTERRUPT_MASK_REGISTERr;        
        arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].id              = ARAD_INT_DRCD_WRCRCFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].field           = WR_CRC_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].mask_field      = WR_CRC_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_WRCRCFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].name = "DRCDRdRetransmitShallowFifoOverflow";
#endif
        arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].reg             = DRCD_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].reg_test        = DRCD_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].mask_reg        = DRCD_INTERRUPT_MASK_REGISTERr;   
        arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].id              = ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].field           = RD_RETRANSMIT_SHALLOW_FIFO_OVERFLOWf;
        arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].mask_field      = RD_RETRANSMIT_SHALLOW_FIFO_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_RDRETRANSMITSHALLOWFIFOOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].name = "DRCDDramWrErrCrc";
#endif
        arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].reg             = DRCD_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].reg_test        = DRCD_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].mask_reg        = DRCD_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].id              = ARAD_INT_DRCD_DRAMWRCRCERR;       
        arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].field           = DRAM_WR_CRC_ERRf;
        arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].mask_field      = DRAM_WR_CRC_ERR_MASKf;
        arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_DRAMWRCRCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        
        
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].name = "DRCDDramRdErrCrc";
#endif
        arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].reg             = DRCD_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].reg_test        = DRCD_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].mask_reg        = DRCD_INTERRUPT_MASK_REGISTERr;
			  arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].id              = ARAD_INT_DRCD_DRAMRDCRCERR;       
        arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].field           = DRAM_RD_CRC_ERRf;
        arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].mask_field      = DRAM_RD_CRC_ERR_MASKf;
        arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_DRAMRDCRCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
      

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].name = "DRCDDramCmdParityErr";
#endif
        arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].reg             = DRCD_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].reg_test        = DRCD_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].mask_reg        = DRCD_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].id              = ARAD_INT_DRCD_DRAMCMDPARITYERR;       
        arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].field           = DRAM_CMD_PARITY_ERRf;
        arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].mask_field      = DRAM_CMD_PARITY_ERR_MASKf;
        arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_DRAMCMDPARITYERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].name = "DRCDDwfOverFlow";
#endif
        arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].reg             = DRCD_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].reg_test        = DRCD_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].mask_reg        = DRCD_INTERRUPT_MASK_REGISTERr;    
        arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].id              = ARAD_INT_DRCD_DWFOVERFLOW;       
        arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].field           = DWF_OVER_FLOWf;
        arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].mask_field      = DWF_OVER_FLOW_MASKf;
        arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_DWFOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
 
    }
 
    if (!SOC_IS_ARDON(unit)) {

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].name = "DRCAOppDataErrInt";
#endif
        arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].id              = ARAD_INT_DRCA_OPPDATAERRINT;
        arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].reg             = DRCA_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].reg_test        = DRCA_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].field           = OPP_DATA_ERR_INTf;
        arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].mask_reg        = DRCA_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].mask_field      = OPP_DATA_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCA_OPPDATAERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCA * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].name = "DRCBOppDataErrInt";
#endif
        arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].id              = ARAD_INT_DRCB_OPPDATAERRINT;
        arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].reg             = DRCB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].reg_test        = DRCB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].field           = OPP_DATA_ERR_INTf;
        arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].mask_reg        = DRCB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].mask_field      = OPP_DATA_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCB_OPPDATAERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].name = "DRCCOppDataErrInt";
#endif
        arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].id              = ARAD_INT_DRCC_OPPDATAERRINT;
        arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].reg             = DRCC_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].reg_test        = DRCC_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].field           = OPP_DATA_ERR_INTf;
        arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].mask_reg        = DRCC_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].mask_field      = OPP_DATA_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCC_OPPDATAERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].name = "DRCDOppDataErrInt";
#endif
        arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].id              = ARAD_INT_DRCD_OPPDATAERRINT;
        arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].reg             = DRCD_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].reg_test        = DRCD_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].field           = OPP_DATA_ERR_INTf;
        arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].mask_reg        = DRCD_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].mask_field      = OPP_DATA_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCD_OPPDATAERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].name = "DRCEOppDataErrInt";
#endif
        arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].id              = ARAD_INT_DRCE_OPPDATAERRINT;
        arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].reg             = DRCE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].reg_test        = DRCE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].field           = OPP_DATA_ERR_INTf;
        arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].mask_reg        = DRCE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].mask_field      = OPP_DATA_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCE * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCE * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCE * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCE * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCE * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCE * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCE * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCE_OPPDATAERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].name = "DRCFOppDataErrInt";
#endif
        arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].id              = ARAD_INT_DRCF_OPPDATAERRINT;
        arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].reg             = DRCF_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].reg_test        = DRCF_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].field           = OPP_DATA_ERR_INTf;
        arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].mask_reg        = DRCF_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].mask_field      = OPP_DATA_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCF * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCF * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCF * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCF * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCF * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCF * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCF * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCF_OPPDATAERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCF * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].name = "DRCGOppDataErrInt";
#endif
        arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].id              = ARAD_INT_DRCG_OPPDATAERRINT;
        arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].reg             = DRCG_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].reg_test        = DRCG_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].field           = OPP_DATA_ERR_INTf;
        arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].mask_reg        = DRCG_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].mask_field      = OPP_DATA_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCG * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCG * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCG * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCG * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCG * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCG * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCG * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCG_OPPDATAERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCG * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].name = "DRCHOppDataErrInt";
#endif
        arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].id              = ARAD_INT_DRCH_OPPDATAERRINT;
        arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].reg             = DRCH_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].reg_test        = DRCH_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].field           = OPP_DATA_ERR_INTf;
        arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].mask_reg        = DRCH_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].mask_field      = OPP_DATA_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCH * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCH * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCH * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_DRCH * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_DRCH * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_DRCH * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_DRCH * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_DRCH_OPPDATAERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_DRCH * sizeof(uint32));

    }
    
#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].name = "EGQ_DbfEcc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].id              = ARAD_INT_EGQ_DBFECC_1BERRINT;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].reg             = EGQ_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].reg_test        = EGQ_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].field           = DBF_ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].mask_reg        = EGQ_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].mask_field      = DBF_ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].cnt_reg         = EGQ_ECC_1B_ERR_CNTr;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DBFECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].name = "EGQ_DbfEcc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].id              = ARAD_INT_EGQ_DBFECC_2BERRINT;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].reg             = EGQ_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].reg_test        = EGQ_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].field           = DBF_ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].mask_reg        = EGQ_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].mask_field      = DBF_ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].cnt_reg         = EGQ_ECC_2B_ERR_CNTr;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DBFECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].name = "EGQ_Ecc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].id              = ARAD_INT_EGQ_ECC_1BERRINT;
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].reg             = EGQ_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].reg_test        = EGQ_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].field           = ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].mask_reg        = EGQ_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].mask_field      = ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].cnt_reg         = EGQ_ECC_1B_ERR_CNTr;
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].name = "EGQ_Ecc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].id              = ARAD_INT_EGQ_ECC_2BERRINT;
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].reg             = EGQ_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].reg_test        = EGQ_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].field           = ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].mask_reg        = EGQ_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].mask_field      = ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].cnt_reg         = EGQ_ECC_2B_ERR_CNTr;
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].name = "EGQ_ParityErrInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].id              = ARAD_INT_EGQ_PARITYERRINT;
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].reg             = EGQ_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].reg_test        = EGQ_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].field           = PARITY_ERR_INTf;
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].mask_reg        = EGQ_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].mask_field      = PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].cnt_reg         = EGQ_PARITY_ERR_CNTr;
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_PARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].name = "EGQ_BounceBackInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].id              = ARAD_INT_EGQ_BOUNCEBACKINT;
    arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].field           = BOUNCE_BACK_INTf;
    arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].mask_field      = BOUNCE_BACK_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_BOUNCEBACKINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].name = "EGQ_CnmInterceptInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].id              = ARAD_INT_EGQ_CNMINTERCEPTINT;
    arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].field           = CNM_INTERCEPT_INTf;
    arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].mask_field      = CNM_INTERCEPT_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CNMINTERCEPTINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].name = "EGQ_DssStackingInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].id              = ARAD_INT_EGQ_DSSSTACKINGINT;
    arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].field           = DSS_STACKING_INTf;
    arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].mask_field      = DSS_STACKING_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DSSSTACKINGINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].name = "EGQ_ExcludeSrcInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].id              = ARAD_INT_EGQ_EXCLUDESRCINT;
    arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].field           = EXCLUDE_SRC_INTf;
    arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].mask_field      = EXCLUDE_SRC_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_EXCLUDESRCINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].name = "EGQ_InvalidOtmInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].id              = ARAD_INT_EGQ_INVALIDOTMINT;
    arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].field           = INVALID_OTM_INTf;
    arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].mask_field      = INVALID_OTM_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_INVALIDOTMINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].name = "EGQ_Ipv4ChecksumErrorInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].id              = ARAD_INT_EGQ_IPV4CHECKSUMERRORINT;
    arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].field           = IPV4_CHECKSUM_ERROR_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].mask_field      = IPV4_CHECKSUM_ERROR_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4CHECKSUMERRORINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].name = "EGQ_Ipv4DipEqualsZeroInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].id              = ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT;
    arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].field           = IPV4_DIP_EQUALS_ZERO_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].mask_field      = IPV4_DIP_EQUALS_ZERO_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4DIPEQUALSZEROINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].name = "EGQ_Ipv4HeaderLengthErrorInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].id              = ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT;
    arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].field           = IPV4_HEADER_LENGTH_ERROR_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].mask_field      = IPV4_HEADER_LENGTH_ERROR_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4HEADERLENGTHERRORINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].name = "EGQ_Ipv4OptionsInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].id              = ARAD_INT_EGQ_IPV4OPTIONSINT;
    arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].field           = IPV4_OPTIONS_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].mask_field      = IPV4_OPTIONS_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4OPTIONSINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].name = "EGQ_Ipv4SipEqualsDipInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].id              = ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].field           = IPV4_SIP_EQUALS_DIP_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].mask_field      = IPV4_SIP_EQUALS_DIP_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4SIPEQUALSDIPINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].name = "EGQ_Ipv4SipIsMcInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].id              = ARAD_INT_EGQ_IPV4SIPISMCINT;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].field           = IPV4_SIP_IS_MC_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].mask_field      = IPV4_SIP_IS_MC_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4SIPISMCINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].name = "EGQ_Ipv4TotalLengthErrorInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].id              = ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT;
    arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].field           = IPV4_TOTAL_LENGTH_ERROR_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].mask_field      = IPV4_TOTAL_LENGTH_ERROR_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4TOTALLENGTHERRORINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].name = "EGQ_Ipv4TtlEqualsOneInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].id              = ARAD_INT_EGQ_IPV4TTLEQUALSONEINT;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].field           = IPV4_TTL_EQUALS_ONE_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].mask_field      = IPV4_TTL_EQUALS_ONE_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSONEINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].name = "EGQ_Ipv4TtlEqualsZeroInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].id              = ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].field           = IPV4_TTL_EQUALS_ZERO_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].mask_field      = IPV4_TTL_EQUALS_ZERO_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4TTLEQUALSZEROINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].name = "EGQ_Ipv4VersionErrorInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].id              = ARAD_INT_EGQ_IPV4VERSIONERRORINT;
    arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].field           = IPV4_VERSION_ERROR_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].mask_field      = IPV4_VERSION_ERROR_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV4VERSIONERRORINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].name = "EGQ_Ipv6SipIsMcInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].id              = ARAD_INT_EGQ_IPV6SIPISMCINT;
    arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].field           = IPV6_SIP_IS_MC_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].mask_field      = IPV6_SIP_IS_MC_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6SIPISMCINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].name = "EGQ_Ipv6TtlEqualsOneInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].id              = ARAD_INT_EGQ_IPV6TTLEQUALSONEINT;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].field           = IPV6_TTL_EQUALS_ONE_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].mask_field      = IPV6_TTL_EQUALS_ONE_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSONEINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].name = "EGQ_Ipv6TtlEqualsZeroInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].id              = ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].field           = IPV6_TTL_EQUALS_ZERO_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].mask_field      = IPV6_TTL_EQUALS_ZERO_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6TTLEQUALSZEROINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].name = "EGQ_Ipv6UnspecifiedDstInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].id              = ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].field           = IPV6_UNSPECIFIED_DST_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].mask_field      = IPV6_UNSPECIFIED_DST_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDDSTINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].name = "EGQ_Ipv6UnspecifiedSrcInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].id              = ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].field           = IPV6_UNSPECIFIED_SRC_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].mask_field      = IPV6_UNSPECIFIED_SRC_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6UNSPECIFIEDSRCINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].name = "EGQ_Ipv6VersionErrorInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].id              = ARAD_INT_EGQ_IPV6VERSIONERRORINT;
    arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].field           = IPV6_VERSION_ERROR_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].mask_field      = IPV6_VERSION_ERROR_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6VERSIONERRORINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].name = "EGQ_LagMulticastInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].id              = ARAD_INT_EGQ_LAGMULTICASTINT;
    arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].field           = LAG_MULTICAST_INTf;
    arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].mask_field      = LAG_MULTICAST_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_LAGMULTICASTINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].name = "EGQ_MtuViolationInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].id              = ARAD_INT_EGQ_MTUVIOLATIONINT;
    arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].field           = MTU_VIOLATION_INTf;
    arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].mask_field      = MTU_VIOLATION_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_MTUVIOLATIONINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].name = "EGQ_PrivateVlanInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].id              = ARAD_INT_EGQ_PRIVATEVLANINT;
    arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].field           = PRIVATE_VLAN_INTf;
    arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].mask_field      = PRIVATE_VLAN_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_PRIVATEVLANINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].name = "EGQ_SplitHorizonInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].id              = ARAD_INT_EGQ_SPLITHORIZONINT;
    arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].field           = SPLIT_HORIZON_INTf;
    arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].mask_field      = SPLIT_HORIZON_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_SPLITHORIZONINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].name = "EGQ_SrcEqualDestInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].id              = ARAD_INT_EGQ_SRCEQUALDESTINT;
    arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].field           = SRC_EQUAL_DEST_INTf;
    arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].mask_field      = SRC_EQUAL_DEST_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_SRCEQUALDESTINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].name = "EGQ_TrillSameInterfaceInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].id              = ARAD_INT_EGQ_TRILLSAMEINTERFACEINT;
    arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].field           = TRILL_SAME_INTERFACE_INTf;
    arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].mask_field      = TRILL_SAME_INTERFACE_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_TRILLSAMEINTERFACEINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].name = "EGQ_TrillTtlZeroInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].id              = ARAD_INT_EGQ_TRILLTTLZEROINT;
    arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].field           = TRILL_TTL_ZERO_INTf;
    arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].mask_field      = TRILL_TTL_ZERO_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_TRILLTTLZEROINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].name = "EGQ_TtlScopeInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].id              = ARAD_INT_EGQ_TTLSCOPEINT;
    arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].field           = TTL_SCOPE_INTf;
    arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].mask_field      = TTL_SCOPE_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_TTLSCOPEINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].name = "EGQ_UnacceptableFrameTypeInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].id              = ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT;
    arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].field           = UNACCEPTABLE_FRAME_TYPE_INTf;
    arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].mask_field      = UNACCEPTABLE_FRAME_TYPE_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_UNACCEPTABLEFRAMETYPEINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].name = "EGQ_UnknownDaInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].id              = ARAD_INT_EGQ_UNKNOWNDAINT;
    arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].field           = UNKNOWN_DA_INTf;
    arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].mask_field      = UNKNOWN_DA_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_UNKNOWNDAINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].name = "EGQ_VlanMembershipInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].id              = ARAD_INT_EGQ_VLANMEMBERSHIPINT;
    arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].field           = VLAN_MEMBERSHIP_INTf;
    arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].mask_field      = VLAN_MEMBERSHIP_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VLANMEMBERSHIPINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].name = "EGQ_Ipv6DipIsMcInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].id              = ARAD_INT_EGQ_IPV6DIPISMCINT;
    arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_2_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].field           = IPV6_DIP_IS_MC_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASK_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].mask_field      = IPV6_DIP_IS_MC_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6DIPISMCINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].name = "EGQ_Ipv6HopByHopInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].id              = ARAD_INT_EGQ_IPV6HOPBYHOPINT;
    arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_2_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].field           = IPV6_HOP_BY_HOP_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASK_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].mask_field      = IPV6_HOP_BY_HOP_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6HOPBYHOPINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].name = "EGQ_Ipv6Ipv4CompatibleDstInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].id              = ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_2_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].field           = IPV6_IPV4_COMPATIBLE_DST_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASK_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].mask_field      = IPV6_IPV4_COMPATIBLE_DST_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6IPV4COMPATIBLEDSTINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].name = "EGQ_Ipv6Ipv4MappedDstInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].id              = ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_2_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].field           = IPV6_IPV4_MAPPED_DST_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASK_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].mask_field      = IPV6_IPV4_MAPPED_DST_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6IPV4MAPPEDDSTINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].name = "EGQ_Ipv6LinkLocalDstInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].id              = ARAD_INT_EGQ_IPV6LINKLOCALDSTINT;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_2_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].field           = IPV6_LINK_LOCAL_DST_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASK_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].mask_field      = IPV6_LINK_LOCAL_DST_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALDSTINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].name = "EGQ_Ipv6LinkLocalSrcInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].id              = ARAD_INT_EGQ_IPV6LINKLOCALSRCINT;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_2_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].field           = IPV6_LINK_LOCAL_SRC_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASK_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].mask_field      = IPV6_LINK_LOCAL_SRC_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6LINKLOCALSRCINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].name = "EGQ_Ipv6LoopbackInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].id              = ARAD_INT_EGQ_IPV6LOOPBACKINT;
    arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_2_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].field           = IPV6_LOOPBACK_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASK_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].mask_field      = IPV6_LOOPBACK_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6LOOPBACKINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].name = "EGQ_Ipv6SiteLocalDstInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].id              = ARAD_INT_EGQ_IPV6SITELOCALDSTINT;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_2_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].field           = IPV6_SITE_LOCAL_DST_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASK_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].mask_field      = IPV6_SITE_LOCAL_DST_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALDSTINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].name = "EGQ_Ipv6SiteLocalSrcInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].id              = ARAD_INT_EGQ_IPV6SITELOCALSRCINT;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].reg             = EGQ_ERPP_DISCARD_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].reg_test        = EGQ_ERPP_DISCARD_INT_REG_2_TESTr;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].field           = IPV6_SITE_LOCAL_SRC_INTf;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].mask_reg        = EGQ_ERPP_DISCARD_INT_REG_MASK_2r;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].mask_field      = IPV6_SITE_LOCAL_SRC_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_IPV6SITELOCALSRCINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].name = "EGQ_DeleteFifoFull";
#endif
    arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].id              = ARAD_INT_EGQ_DELETEFIFOFULL;
    arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].reg             = EGQ_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].reg_test        = EGQ_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].field           = DELETE_FIFO_FULLf;
    arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].mask_reg        = EGQ_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].mask_field      = DELETE_FIFO_FULL_MASKf;
    arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DELETEFIFOFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].name = "EGQ_DroppedUcDbInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].id              = ARAD_INT_EGQ_DROPPEDUCDBINT;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].reg             = EGQ_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].reg_test        = EGQ_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].field           = DROPPED_UC_DB_INTf;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].mask_reg        = EGQ_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].mask_field      = DROPPED_UC_DB_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DROPPEDUCDBINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].name = "EGQ_DroppedUcPdInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].id              = ARAD_INT_EGQ_DROPPEDUCPDINT;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].reg             = EGQ_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].reg_test        = EGQ_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].field           = DROPPED_UC_PD_INTf;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].mask_reg        = EGQ_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].mask_field      = DROPPED_UC_PD_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_DROPPEDUCPDINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].name = "EGQ_ErppDiscardIntVec";
#endif
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].id              = ARAD_INT_EGQ_ERPPDISCARDINTVEC;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].reg             = EGQ_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].reg_test        = EGQ_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].field           = ERPP_DISCARD_INT_VECf;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].mask_reg        = EGQ_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].mask_field      = ERPP_DISCARD_INT_VEC_MASKf;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].vector_id       = 1;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].vector_info     = &arad_interrupt_tree_egq_erppdiscardintreg;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].name = "EGQ_ErppDiscardIntVec2";
#endif
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].id              = ARAD_INT_EGQ_ERPPDISCARDINTVEC2;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].reg             = EGQ_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].reg_test        = EGQ_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].field           = ERPP_DISCARD_INT_VEC_2f;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].mask_reg        = EGQ_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].mask_field      = ERPP_DISCARD_INT_VEC_2_MASKf;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].vector_id       = 1;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].vector_info     = &arad_interrupt_tree_egq_erppdiscardintreg2;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ERPPDISCARDINTVEC2].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_ERRORECC].name = "EGQ_ErrorEcc";
#endif
    arad_interrupts[ARAD_INT_EGQ_ERRORECC].id              = ARAD_INT_EGQ_ERRORECC;
    arad_interrupts[ARAD_INT_EGQ_ERRORECC].reg             = EGQ_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_ERRORECC].reg_test        = EGQ_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EGQ_ERRORECC].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_ERRORECC].field           = ERROR_ECCf;
    arad_interrupts[ARAD_INT_EGQ_ERRORECC].mask_reg        = EGQ_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_ERRORECC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_ERRORECC].mask_field      = ERROR_ECC_MASKf;
    arad_interrupts[ARAD_INT_EGQ_ERRORECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_ERRORECC].vector_id       = 1;
    arad_interrupts[ARAD_INT_EGQ_ERRORECC].vector_info     = &arad_interrupt_tree_egq_eccinterruptregister;
    arad_interrupts[ARAD_INT_EGQ_ERRORECC].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_EGQ_ERRORECC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_ERRORECC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_ERRORECC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_ERRORECC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ERRORECC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ERRORECC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ERRORECC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_ERRORECC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].name = "EGQ_PktReasIntVec";
#endif
    arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].id              = ARAD_INT_EGQ_PKTREASINTVEC;
    arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].reg             = EGQ_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].reg_test        = EGQ_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].field           = PKT_REAS_INT_VECf;
    arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].mask_reg        = EGQ_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].mask_field      = PKT_REAS_INT_VEC_MASKf;
    arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].vector_id       = 1;    
#ifdef BCM_88660_A0
    if (SOC_IS_ARADPLUS(unit)) {
        arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].vector_info     = &arad_interrupt_tree_egq_packetreassemblyintreg_aradplus;
    } else
#endif  
    {     
        arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].vector_info     = &arad_interrupt_tree_egq_packetreassemblyintreg;
    }
    arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_PKTREASINTVEC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].name = "EGQ_UcPktPortFf";
#endif
    arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].id              = ARAD_INT_EGQ_UCPKTPORTFF;
    arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].reg             = EGQ_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].reg_test        = EGQ_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].field           = UC_PKT_PORT_FFf;
    arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].mask_reg        = EGQ_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].mask_field      = UC_PKT_PORT_FF_MASKf;
    arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_UCPKTPORTFF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].name = "EGQ_VlanEmptyInt";
#endif
    arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].id              = ARAD_INT_EGQ_VLANEMPTYINT;
    arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].reg             = EGQ_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].reg_test        = EGQ_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].field           = VLAN_EMPTY_INTf;
    arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].mask_reg        = EGQ_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].mask_field      = VLAN_EMPTY_INT_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VLANEMPTYINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].name = "EGQ_CsrMissingEopErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].id              = ARAD_INT_EGQ_CSRMISSINGEOPERR;
    arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].field           = CSR_MISSING_EOP_ERRf;
    arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].mask_field      = CSR_MISSING_EOP_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CSRMISSINGEOPERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].name = "EGQ_CsrPktSizeErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].id              = ARAD_INT_EGQ_CSRPKTSIZEERR;
    arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].field           = CSR_PKT_SIZE_ERRf;
    arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].mask_field      = CSR_PKT_SIZE_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CSRPKTSIZEERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].name = "EGQ_CsrSopAndEopErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].id              = ARAD_INT_EGQ_CSRSOPANDEOPERR;
    arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].field           = CSR_SOP_AND_EOP_ERRf;
    arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].mask_field      = CSR_SOP_AND_EOP_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CSRSOPANDEOPERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].name = "EGQ_CsrUnexpectedEopErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].id              = ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR;
    arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].field           = CSR_UNEXPECTED_EOP_ERRf;
    arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].mask_field      = CSR_UNEXPECTED_EOP_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_CSRUNEXPECTEDEOPERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].name = "EGQ_PrimaryFapdIdNotValid";
#endif
    arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].id              = ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID;
    arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].field           = PRIMARY_FAPD_ID_NOT_VALIDf;
    arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].mask_field      = PRIMARY_FAPD_ID_NOT_VALID_MASKf;
    arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_PRIMARYFAPDIDNOTVALID].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_RCMMCERR].name = "EGQ_RcmMcErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_RCMMCERR].id              = ARAD_INT_EGQ_RCMMCERR;
    arad_interrupts[ARAD_INT_EGQ_RCMMCERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_RCMMCERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_RCMMCERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_RCMMCERR].field           = RCM_MC_ERRf;
    arad_interrupts[ARAD_INT_EGQ_RCMMCERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_RCMMCERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_RCMMCERR].mask_field      = RCM_MC_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_RCMMCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_RCMMCERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_RCMMCERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_RCMMCERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_RCMMCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_RCMMCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_RCMMCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_RCMMCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_RCMMCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_RCMMCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_RCMMCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_RCMMCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_RCMUCERR].name = "EGQ_RcmUcErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_RCMUCERR].id              = ARAD_INT_EGQ_RCMUCERR;
    arad_interrupts[ARAD_INT_EGQ_RCMUCERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_RCMUCERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_RCMUCERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_RCMUCERR].field           = RCM_UC_ERRf;
    arad_interrupts[ARAD_INT_EGQ_RCMUCERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_RCMUCERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_RCMUCERR].mask_field      = RCM_UC_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_RCMUCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_RCMUCERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_RCMUCERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_RCMUCERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_RCMUCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_RCMUCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_RCMUCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_RCMUCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_RCMUCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_RCMUCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_RCMUCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_RCMUCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].name = "EGQ_SecondaryFapdIdNotValid";
#endif
    arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].id              = ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID;
    arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].field           = SECONDARY_FAPD_ID_NOT_VALIDf;
    arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].mask_field      = SECONDARY_FAPD_ID_NOT_VALID_MASKf;
    arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_SECONDARYFAPDIDNOTVALID].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].name = "EGQ_Vsc256McCellSizeErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].id              = ARAD_INT_EGQ_VSC256MCCELLSIZEERR;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].field           = VSC_256_MC_CELL_SIZE_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].mask_field      = VSC_256_MC_CELL_SIZE_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCCELLSIZEERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].name = "EGQ_Vsc256McEopErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].id              = ARAD_INT_EGQ_VSC256MCEOPERR;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].field           = VSC_256_MC_EOP_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].mask_field      = VSC_256_MC_EOP_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCEOPERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].name = "EGQ_Vsc256McFragNumErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].id              = ARAD_INT_EGQ_VSC256MCFRAGNUMERR;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].field           = VSC_256_MC_FRAG_NUM_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].mask_field      = VSC_256_MC_FRAG_NUM_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCFRAGNUMERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].name = "EGQ_Vsc256McMissingSopErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].id              = ARAD_INT_EGQ_VSC256MCMISSINGSOPERR;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].field           = VSC_256_MC_MISSING_SOP_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].mask_field      = VSC_256_MC_MISSING_SOP_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCMISSINGSOPERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].name = "EGQ_Vsc256McPktCrcErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].id              = ARAD_INT_EGQ_VSC256MCPKTCRCERR;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].field           = VSC_256_MC_PKT_CRC_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].mask_field      = VSC_256_MC_PKT_CRC_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTCRCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].name = "EGQ_Vsc256McPktSizeErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].id              = ARAD_INT_EGQ_VSC256MCPKTSIZEERR;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].field           = VSC_256_MC_PKT_SIZE_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].mask_field      = VSC_256_MC_PKT_SIZE_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCPKTSIZEERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].name = "EGQ_Vsc256McSopIntrMopErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].id              = ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].field           = VSC_256_MC_SOP_INTR_MOP_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].mask_field      = VSC_256_MC_SOP_INTR_MOP_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256MCSOPINTRMOPERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].name = "EGQ_Vsc256UcCellSizeErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].id              = ARAD_INT_EGQ_VSC256UCCELLSIZEERR;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].field           = VSC_256_UC_CELL_SIZE_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].mask_field      = VSC_256_UC_CELL_SIZE_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCCELLSIZEERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].name = "EGQ_Vsc256UcEopErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].id              = ARAD_INT_EGQ_VSC256UCEOPERR;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].field           = VSC_256_UC_EOP_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].mask_field      = VSC_256_UC_EOP_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCEOPERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].name = "EGQ_Vsc256UcFragNumErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].id              = ARAD_INT_EGQ_VSC256UCFRAGNUMERR;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].field           = VSC_256_UC_FRAG_NUM_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].mask_field      = VSC_256_UC_FRAG_NUM_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCFRAGNUMERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].name = "EGQ_Vsc256UcMissingSopErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].id              = ARAD_INT_EGQ_VSC256UCMISSINGSOPERR;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].field           = VSC_256_UC_MISSING_SOP_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].mask_field      = VSC_256_UC_MISSING_SOP_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCMISSINGSOPERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].name = "EGQ_Vsc256UcPktCrcErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].id              = ARAD_INT_EGQ_VSC256UCPKTCRCERR;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].field           = VSC_256_UC_PKT_CRC_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].mask_field      = VSC_256_UC_PKT_CRC_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTCRCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].name = "EGQ_Vsc256UcPktSizeErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].id              = ARAD_INT_EGQ_VSC256UCPKTSIZEERR;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].field           = VSC_256_UC_PKT_SIZE_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].mask_field      = VSC_256_UC_PKT_SIZE_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCPKTSIZEERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].name = "EGQ_Vsc256UcSopIntrMopErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].id              = ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].field           = VSC_256_UC_SOP_INTR_MOP_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].mask_field      = VSC_256_UC_SOP_INTR_MOP_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSC256UCSOPINTRMOPERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].name = "EGQ_VscEopSizeErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].id              = ARAD_INT_EGQ_VSCEOPSIZEERR;
    arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].field           = VSC_EOP_SIZE_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].mask_field      = VSC_EOP_SIZE_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCEOPSIZEERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].name = "EGQ_VscFix129Err";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].id              = ARAD_INT_EGQ_VSCFIX129ERR;
    arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].field           = VSC_FIX_129_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].mask_field      = VSC_FIX_129_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCFIX129ERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].name = "EGQ_VscFragNumErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].id              = ARAD_INT_EGQ_VSCFRAGNUMERR;
    arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].field           = VSC_FRAG_NUM_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].mask_field      = VSC_FRAG_NUM_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCFRAGNUMERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].name = "EGQ_VscMissingSopErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].id              = ARAD_INT_EGQ_VSCMISSINGSOPERR;
    arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].field           = VSC_MISSING_SOP_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].mask_field      = VSC_MISSING_SOP_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCMISSINGSOPERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].name = "EGQ_VscPktCrcErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].id              = ARAD_INT_EGQ_VSCPKTCRCERR;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].field           = VSC_PKT_CRC_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].mask_field      = VSC_PKT_CRC_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCPKTCRCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].name = "EGQ_VscPktSizeErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].id              = ARAD_INT_EGQ_VSCPKTSIZEERR;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].field           = VSC_PKT_SIZE_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].mask_field      = VSC_PKT_SIZE_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCPKTSIZEERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].name = "EGQ_VscSopIntrMopErr";
#endif
    arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].id              = ARAD_INT_EGQ_VSCSOPINTRMOPERR;
    arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].reg             = EGQ_PKT_REAS_INT_REGr;
    arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].field           = VSC_SOP_INTR_MOP_ERRf;
    arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].mask_field      = VSC_SOP_INTR_MOP_ERR_MASKf;
    arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EGQ_VSCSOPINTRMOPERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));

#ifdef BCM_88660_A0
    if (SOC_IS_ARADPLUS(unit)) {

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].name = "EGQ_PrpSopInMop";
#endif
        arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].id              = ARAD_INT_EGQ_PRPSOPINMOP;
        arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].reg             = EGQ_PKT_REAS_INT_REGr;
        arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].reg_test        = EGQ_PKT_REAS_INT_REG_TESTr;
        arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].reg_index       = 0;
        arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].field           = PRP_SOP_IN_MOPf;
        arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].mask_reg        = EGQ_PKT_REAS_INT_REG_MASKr;
        arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].mask_field      = PRP_SOP_IN_MOP_MASKf;
        arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].vector_id       = 0;
        arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].vector_info     = NULL;
        arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EGQ_PRPSOPINMOP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EGQ * sizeof(uint32));

    } 
#endif 

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].name = "EPNIEcc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].id              = ARAD_INT_EPNI_ECC_1BERRINT;
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].reg             = EPNI_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].reg_test        = EPNI_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].field           = ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].mask_reg        = EPNI_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].mask_field      = ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].cnt_reg         = EPNI_ECC_1B_ERR_CNTr;
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_ECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].name = "EPNIEcc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].id              = ARAD_INT_EPNI_ECC_2BERRINT;
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].reg             = EPNI_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].reg_test        = EPNI_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].field           = ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].mask_reg        = EPNI_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].mask_field      = ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].cnt_reg         = EPNI_ECC_2B_ERR_CNTr;
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_ECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].name = "EPNIParityErrInt";
#endif
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].id              = ARAD_INT_EPNI_PARITYERRINT;
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].reg             = EPNI_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].reg_test        = EPNI_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].field           = PARITY_ERR_INTf;
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].mask_reg        = EPNI_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].mask_field      = PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].cnt_reg         = EPNI_PARITY_ERR_CNTr;
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_PARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


    if(!SOC_IS_ARDON(unit)) {
    
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].name = "EPNIEsemErrorCamTableFull";
#endif
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].id              = ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].reg             = EDB_ESEM_INTERRUPT_REGISTER_ONEr;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].reg_test        = EPNI_ESEM_INTERRUPT_REGISTER_ONE_TESTr;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].reg_index       = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].field           = ESEM_ERROR_CAM_TABLE_FULLf;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].mask_reg        = EPNI_ESEM_INTERRUPT_MASK_REGISTER_ONEr;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].mask_field      = ESEM_ERROR_CAM_TABLE_FULL_MASKf;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].vector_id       = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].vector_info     = NULL;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    	arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].interrupt_clear_param1 = (void*)(&ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL_read_fifo);
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMERRORCAMTABLEFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].name = "EPNIEsemErrorDeleteUnknownKey";
#endif
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].id              = ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].reg             = EDB_ESEM_INTERRUPT_REGISTER_ONEr;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].reg_test        = EPNI_ESEM_INTERRUPT_REGISTER_ONE_TESTr;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].reg_index       = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].field           = ESEM_ERROR_DELETE_UNKNOWN_KEYf;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].mask_reg        = EPNI_ESEM_INTERRUPT_MASK_REGISTER_ONEr;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].mask_field      = ESEM_ERROR_DELETE_UNKNOWN_KEY_MASKf;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].vector_id       = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].vector_info     = NULL;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].interrupt_clear_param1 = (void*)(&ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY_read_fifo);
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMERRORDELETEUNKNOWNKEY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].name = "EPNIEsemErrorReachedMaxEntryLimit";
#endif
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].id              = ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].reg             = EDB_ESEM_INTERRUPT_REGISTER_ONEr;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].reg_test        = EPNI_ESEM_INTERRUPT_REGISTER_ONE_TESTr;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].reg_index       = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].field           = ESEM_ERROR_REACHED_MAX_ENTRY_LIMITf;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].mask_reg        = EPNI_ESEM_INTERRUPT_MASK_REGISTER_ONEr;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].mask_field      = ESEM_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].vector_id       = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].vector_info     = NULL;
       	arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].interrupt_clear_param1 = (void*)(&ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT_read_fifo);
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMERRORREACHEDMAXENTRYLIMIT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].name = "EPNIEsemErrorTableCoherency";
#endif
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].id              = ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].reg             = EDB_ESEM_INTERRUPT_REGISTER_ONEr;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].reg_test        = EPNI_ESEM_INTERRUPT_REGISTER_ONE_TESTr;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].reg_index       = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].field           = ESEM_ERROR_TABLE_COHERENCYf;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].mask_reg        = EPNI_ESEM_INTERRUPT_MASK_REGISTER_ONEr;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].mask_field      = ESEM_ERROR_TABLE_COHERENCY_MASKf;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].vector_id       = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].vector_info     = NULL;
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].interrupt_clear =  soc_interrupt_clear_on_read_fifo;  
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].interrupt_clear_param1 = (void*)(&ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY_read_fifo);
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMERRORTABLECOHERENCY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].name = "EPNIEsemManagementCompleted";
#endif
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].id              = ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].reg             = EDB_ESEM_INTERRUPT_REGISTER_ONEr;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].reg_test        = EPNI_ESEM_INTERRUPT_REGISTER_ONE_TESTr;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].reg_index       = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].field           = ESEM_MANAGEMENT_COMPLETEDf;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].mask_reg        = EPNI_ESEM_INTERRUPT_MASK_REGISTER_ONEr;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].mask_field      = ESEM_MANAGEMENT_COMPLETED_MASKf;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].vector_id       = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].vector_info     = NULL;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTCOMPLETED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].name = "EPNIEsemManagementUnitFailureValid";
#endif
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].id              = ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].reg             = EDB_ESEM_INTERRUPT_REGISTER_ONEr;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].reg_test        = EPNI_ESEM_INTERRUPT_REGISTER_ONE_TESTr;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].reg_index       = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].field           = ESEM_MANAGEMENT_UNIT_FAILURE_VALIDf;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].mask_reg        = EPNI_ESEM_INTERRUPT_MASK_REGISTER_ONEr;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].mask_field      = ESEM_MANAGEMENT_UNIT_FAILURE_VALID_MASKf;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].vector_id       = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].vector_info     = NULL;
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].interrupt_clear_param1 = (void*)(&ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID_read_fifo);
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMMANAGEMENTUNITFAILUREVALID].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].name = "EPNIEsemWarningInsertedExisting";
#endif
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].id              = ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING;
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].reg             = EDB_ESEM_INTERRUPT_REGISTER_ONEr;
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].reg_test        = EPNI_ESEM_INTERRUPT_REGISTER_ONE_TESTr;
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].reg_index       = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].field           = ESEM_WARNING_INSERTED_EXISTINGf;
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].mask_reg        = EPNI_ESEM_INTERRUPT_MASK_REGISTER_ONEr;
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].mask_field      = ESEM_WARNING_INSERTED_EXISTING_MASKf;
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].vector_id       = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].vector_info     = NULL;
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].interrupt_clear_param1 = (void*)(&ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING_read_fifo);
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMWARNINGINSERTEDEXISTING].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));

    }

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_ERRORECC].name = "EPNIErrorEcc";
#endif
    arad_interrupts[ARAD_INT_EPNI_ERRORECC].id              = ARAD_INT_EPNI_ERRORECC;
    arad_interrupts[ARAD_INT_EPNI_ERRORECC].reg             = EPNI_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EPNI_ERRORECC].reg_test        = EPNI_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EPNI_ERRORECC].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_ERRORECC].field           = ERROR_ECCf;
    arad_interrupts[ARAD_INT_EPNI_ERRORECC].mask_reg        = EPNI_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_EPNI_ERRORECC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_ERRORECC].mask_field      = ERROR_ECC_MASKf;
    arad_interrupts[ARAD_INT_EPNI_ERRORECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_ERRORECC].vector_id       = 1;
    arad_interrupts[ARAD_INT_EPNI_ERRORECC].vector_info     = &arad_interrupt_tree_epni_eccinterruptregister;
    arad_interrupts[ARAD_INT_EPNI_ERRORECC].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_EPNI_ERRORECC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_ERRORECC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_ERRORECC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_ERRORECC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_ERRORECC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_ERRORECC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_ERRORECC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_ERRORECC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].name = "EPNIEsemInterruptOne";
#endif

    if (!SOC_IS_ARDON(unit)) {    
        arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].id              = ARAD_INT_EPNI_ESEMINTERRUPTONE;
        arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].reg             = EPNI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].reg_test        = EPNI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].reg_index       = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].field           = ESEM_INTERRUPT_ONEf;
        arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].mask_reg        = EPNI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].mask_field      = ESEM_INTERRUPT_ONE_MASKf;
        arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].vector_id       = 1;
        arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].vector_info     = &arad_interrupt_tree_epni_eseminterruptregisterone;
        arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_EPNI_ESEMINTERRUPTONE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    }

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].name = "EPNIMirrOvfInt";
#endif
    arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].id              = ARAD_INT_EPNI_MIRROVFINT;
    arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].reg             = EPNI_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].reg_test        = EPNI_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].field           = MIRR_OVF_INTf;
    arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].mask_reg        = EPNI_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].mask_field      = MIRR_OVF_INT_MASKf;
    arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_MIRROVFINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_PPINTVEC].name = "EPNIPpIntVec";
#endif
    arad_interrupts[ARAD_INT_EPNI_PPINTVEC].id              = ARAD_INT_EPNI_PPINTVEC;
    arad_interrupts[ARAD_INT_EPNI_PPINTVEC].reg             = EPNI_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_EPNI_PPINTVEC].reg_test        = EPNI_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_EPNI_PPINTVEC].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_PPINTVEC].field           = PP_INT_VECf;
    arad_interrupts[ARAD_INT_EPNI_PPINTVEC].mask_reg        = EPNI_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_EPNI_PPINTVEC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_PPINTVEC].mask_field      = PP_INT_VEC_MASKf;
    arad_interrupts[ARAD_INT_EPNI_PPINTVEC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_PPINTVEC].vector_id       = 1;
    arad_interrupts[ARAD_INT_EPNI_PPINTVEC].vector_info     = &arad_interrupt_tree_epni_ppintreg;
    arad_interrupts[ARAD_INT_EPNI_PPINTVEC].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_EPNI_PPINTVEC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_PPINTVEC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_PPINTVEC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_PPINTVEC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_PPINTVEC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_PPINTVEC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_PPINTVEC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_PPINTVEC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].name = "EPNIAcceptableFrameTypeDeny";
#endif
    arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].id              = ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY;
    arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].field           = ACCEPTABLE_FRAME_TYPE_DENYf;
    arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].mask_field      = ACCEPTABLE_FRAME_TYPE_DENY_MASKf;
    arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_ACCEPTABLEFRAMETYPEDENY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].name = "EPNIEeiTypeErr";
#endif
    arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].id              = ARAD_INT_EPNI_EEITYPEERR;
    arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].field           = EEI_TYPE_ERRf;
    arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].mask_field      = EEI_TYPE_ERR_MASKf;
    arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_EEITYPEERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].name = "EPNIEesActionDropDeny";
#endif
    arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].id              = ARAD_INT_EPNI_EESACTIONDROPDENY;
    arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].field           = EES_ACTION_DROP_DENYf;
    arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].mask_field      = EES_ACTION_DROP_DENY_MASKf;
    arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_EESACTIONDROPDENY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].name = "EPNIEesLastActionNotAc";
#endif
    arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].id              = ARAD_INT_EPNI_EESLASTACTIONNOTAC;
    arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].field           = EES_LAST_ACTION_NOT_ACf;
    arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].mask_field      = EES_LAST_ACTION_NOT_AC_MASKf;
    arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_EESLASTACTIONNOTAC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].name = "EPNIFirstEncMplsHeaderCodeErr";
#endif
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].id              = ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].field           = FIRST_ENC_MPLS_HEADER_CODE_ERRf;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].mask_field      = FIRST_ENC_MPLS_HEADER_CODE_ERR_MASKf;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODEERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].name = "EPNIFirstEncMplsHeaderCodeSnoop";
#endif
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].id              = ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].field           = FIRST_ENC_MPLS_HEADER_CODE_SNOOPf;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].mask_field      = FIRST_ENC_MPLS_HEADER_CODE_SNOOP_MASKf;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_FIRSTENCMPLSHEADERCODESNOOP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_MTUDENY].name = "EPNIMtuDeny";
#endif
    arad_interrupts[ARAD_INT_EPNI_MTUDENY].id              = ARAD_INT_EPNI_MTUDENY;
    arad_interrupts[ARAD_INT_EPNI_MTUDENY].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_MTUDENY].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_MTUDENY].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_MTUDENY].field           = MTU_DENYf;
    arad_interrupts[ARAD_INT_EPNI_MTUDENY].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_MTUDENY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_MTUDENY].mask_field      = MTU_DENY_MASKf;
    arad_interrupts[ARAD_INT_EPNI_MTUDENY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_MTUDENY].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_MTUDENY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_MTUDENY].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_MTUDENY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_MTUDENY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_MTUDENY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_MTUDENY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_MTUDENY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_MTUDENY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_MTUDENY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_MTUDENY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_NEWDAERR].name = "EPNINewDaErr";
#endif
    arad_interrupts[ARAD_INT_EPNI_NEWDAERR].id              = ARAD_INT_EPNI_NEWDAERR;
    arad_interrupts[ARAD_INT_EPNI_NEWDAERR].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_NEWDAERR].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_NEWDAERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_NEWDAERR].field           = NEW_DA_ERRf;
    arad_interrupts[ARAD_INT_EPNI_NEWDAERR].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_NEWDAERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_NEWDAERR].mask_field      = NEW_DA_ERR_MASKf;
    arad_interrupts[ARAD_INT_EPNI_NEWDAERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_NEWDAERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_NEWDAERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_NEWDAERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_NEWDAERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_NEWDAERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_NEWDAERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_NEWDAERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_NEWDAERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_NEWDAERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_NEWDAERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_NEWDAERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_PHPERR].name = "EPNIPhpErr";
#endif
    arad_interrupts[ARAD_INT_EPNI_PHPERR].id              = ARAD_INT_EPNI_PHPERR;
    arad_interrupts[ARAD_INT_EPNI_PHPERR].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_PHPERR].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_PHPERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_PHPERR].field           = PHP_ERRf;
    arad_interrupts[ARAD_INT_EPNI_PHPERR].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_PHPERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_PHPERR].mask_field      = PHP_ERR_MASKf;
    arad_interrupts[ARAD_INT_EPNI_PHPERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_PHPERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_PHPERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_PHPERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_PHPERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_PHPERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_PHPERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_PHPERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_PHPERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_PHPERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_PHPERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_PHPERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].name = "EPNIPhpNextIpProtocolErr";
#endif
    arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].id              = ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR;
    arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].field           = PHP_NEXT_IP_PROTOCOL_ERRf;
    arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].mask_field      = PHP_NEXT_IP_PROTOCOL_ERR_MASKf;
    arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_PHPNEXTIPPROTOCOLERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].name = "EPNISecondEncIpTunnelHeaderCodeErr";
#endif
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].id              = ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].field           = SECOND_ENC_IP_TUNNEL_HEADER_CODE_ERRf;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].mask_field      = SECOND_ENC_IP_TUNNEL_HEADER_CODE_ERR_MASKf;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODEERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].name = "EPNISecondEncIpTunnelHeaderCodeSnoop";
#endif
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].id              = ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].field           = SECOND_ENC_IP_TUNNEL_HEADER_CODE_SNOOPf;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].mask_field      = SECOND_ENC_IP_TUNNEL_HEADER_CODE_SNOOP_MASKf;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCIPTUNNELHEADERCODESNOOP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].name = "EPNISecondEncMplsHeaderCodeErr";
#endif
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].id              = ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].field           = SECOND_ENC_MPLS_HEADER_CODE_ERRf;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].mask_field      = SECOND_ENC_MPLS_HEADER_CODE_ERR_MASKf;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODEERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].name = "EPNISecondEncMplsHeaderCodeSnoop";
#endif
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].id              = ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].field           = SECOND_ENC_MPLS_HEADER_CODE_SNOOPf;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].mask_field      = SECOND_ENC_MPLS_HEADER_CODE_SNOOP_MASKf;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCMPLSHEADERCODESNOOP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].name = "EPNISecondEncTrillHeaderCodeErr";
#endif
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].id              = ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].field           = SECOND_ENC_TRILL_HEADER_CODE_ERRf;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].mask_field      = SECOND_ENC_TRILL_HEADER_CODE_ERR_MASKf;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODEERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].name = "EPNISecondEncTrillHeaderCodeSnoop";
#endif
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].id              = ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].field           = SECOND_ENC_TRILL_HEADER_CODE_SNOOPf;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].mask_field      = SECOND_ENC_TRILL_HEADER_CODE_SNOOP_MASKf;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_SECONDENCTRILLHEADERCODESNOOP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].name = "EPNIStpStateDeny";
#endif
    arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].id              = ARAD_INT_EPNI_STPSTATEDENY;
    arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].field           = STP_STATE_DENYf;
    arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].mask_field      = STP_STATE_DENY_MASKf;
    arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_STPSTATEDENY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].name = "EPNIVsiMembershipDeny";
#endif
    arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].id              = ARAD_INT_EPNI_VSIMEMBERSHIPDENY;
    arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].reg             = EPNI_PP_INT_REGr;
    arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].reg_test        = EPNI_PP_INT_REG_TESTr;
    arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].reg_index       = 0;
    arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].field           = VSI_MEMBERSHIP_DENYf;
    arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].mask_reg        = EPNI_PP_INT_REG_MASKr;
    arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].mask_field      = VSI_MEMBERSHIP_DENY_MASKf;
    arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].vector_id       = 0;
    arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_EPNI_VSIMEMBERSHIPDENY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_EPNI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].name = "FCR_CPUCntCellFNE";
#endif
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].id              = ARAD_INT_FCR_CPUCNTCELLFNE;
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].reg             = FCR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].reg_test        = FCR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].reg_index       = 0;
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].field           = CPU_CNT_CELL_FNEf;
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].mask_reg        = FCR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].mask_field      = CPU_CNT_CELL_FNE_MASKf;
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].vector_id       = 0;
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].interrupt_clear_param1 = (void*)(&ARAD_INT_FCR_CPUCNTCELLFNE_read_fifo);
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_CPUCNTCELLFNE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].name = "FCR_CreditFifoOvf";
#endif
    arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].id              = ARAD_INT_FCR_CREDITFIFOOVF;
    arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].reg             = FCR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].reg_test        = FCR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].field           = CREDIT_FIFO_OVFf;
    arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].mask_reg        = FCR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].mask_field      = CREDIT_FIFOOVF_MASKf;
    arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_CREDITFIFOOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].name = "FCR_Ecc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].id              = ARAD_INT_FCR_ECC_1BERRINT;
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].reg             = FCR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].reg_test        = FCR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].field           = ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].mask_reg        = FCR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].mask_field      = ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].cnt_reg         = FCR_ECC_1B_ERR_CNTr;
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_ECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].name = "FCR_Ecc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].id              = ARAD_INT_FCR_ECC_2BERRINT;
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].reg             = FCR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].reg_test        = FCR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].field           = ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].mask_reg        = FCR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].mask_field      = ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].cnt_reg         = FCR_ECC_2B_ERR_CNTr;
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_ECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].name = "FCR_FlowFifoOvf";
#endif
    arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].id              = ARAD_INT_FCR_FLOWFIFOOVF;
    arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].reg             = FCR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].reg_test        = FCR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].field           = FLOW_FIFO_OVFf;
    arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].mask_reg        = FCR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].mask_field      = FLOW_FIFOOVF_MASKf;
    arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_FLOWFIFOOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].name = "FCR_LocalRoutFsOvf";
#endif
    arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].id              = ARAD_INT_FCR_LOCALROUTFSOVF;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].reg             = FCR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].reg_test        = FCR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].field           = LOCAL_ROUT_FS_OVFf;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].mask_reg        = FCR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].mask_field      = LOCAL_ROUTFS_OVF_MASKf;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_LOCALROUTFSOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].name = "FCR_LocalRoutrcOvf";
#endif
    arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].id              = ARAD_INT_FCR_LOCALROUTRCOVF;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].reg             = FCR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].reg_test        = FCR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].field           = LOCAL_ROUTRC_OVFf;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].mask_reg        = FCR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].mask_field      = LOCAL_ROUTRC_OVF_MASKf;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_LOCALROUTRCOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].name = "FCR_MacParityDrop";
#endif
    arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].id              = ARAD_INT_FCR_MACPARITYDROP;
    arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].reg             = FCR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].reg_test        = FCR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].reg_index       = 0;
    arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].field           = MAC_PARITY_DROPf;
    arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].mask_reg        = FCR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].mask_field      = MAC_PARITY_DROP_MASKf;
    arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].vector_id       = 0;
    arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_MACPARITYDROP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].name = "FCR_ReachFifoOvf";
#endif
    arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].id              = ARAD_INT_FCR_REACHFIFOOVF;
    arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].reg             = FCR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].reg_test        = FCR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].field           = REACH_FIFO_OVFf;
    arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].mask_reg        = FCR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].mask_field      = REACH_FIFOOVF_MASKf;
    arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_REACHFIFOOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].name = "FCR_SrcDvCngLinkEv";
#endif
    arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].id              = ARAD_INT_FCR_SRCDVCNGLINKEV;
    arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].reg             = FCR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].reg_test        = FCR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].reg_index       = 0;
    arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].field           = SRC_DV_CNG_LINK_EVf;
    arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].mask_reg        = FCR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].mask_field      = SRC_DV_CNG_LINK_EV_MASKf;
    arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].vector_id       = 0;
    arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCR_SRCDVCNGLINKEV].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FCR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].name = "FCT_UnrchDestEvent";
#endif
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].id              = ARAD_INT_FCT_UNRCHDESTEVENT;
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].reg             = FCT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].reg_test        = FCT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].reg_index       = 0;
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].field           = UNRCH_DEST_EVENTf;
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].mask_reg        = FCT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].mask_field      = UNRCH_DEST_EVENT_MASKf;
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].vector_id       = 0;
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].interrupt_clear_param1 = (void*)(&ARAD_INT_FCT_UNRCHDESTEVENT_read_fifo);
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FCT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FCT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FCT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FCT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FCT_UNRCHDESTEVENT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FCT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_INTREG1].name = "FDR_IntReg1";
#endif
    arad_interrupts[ARAD_INT_FDR_INTREG1].id              = ARAD_INT_FDR_INTREG1;
    arad_interrupts[ARAD_INT_FDR_INTREG1].reg             = FDR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FDR_INTREG1].reg_test        = FDR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FDR_INTREG1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_INTREG1].field           = INT_REG_1f;
    arad_interrupts[ARAD_INT_FDR_INTREG1].mask_reg        = FDR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FDR_INTREG1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_INTREG1].mask_field      = INT_REG_1_INT_MASKf;
    arad_interrupts[ARAD_INT_FDR_INTREG1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_INTREG1].vector_id       = 1;
    arad_interrupts[ARAD_INT_FDR_INTREG1].vector_info     = &arad_interrupt_tree_fdr_interruptregister1;
    arad_interrupts[ARAD_INT_FDR_INTREG1].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_FDR_INTREG1].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_INTREG1].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_INTREG1].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_INTREG1].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_INTREG1].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_INTREG1].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_INTREG1].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_INTREG1].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_INTREG2].name = "FDR_IntReg2";
#endif
    arad_interrupts[ARAD_INT_FDR_INTREG2].id              = ARAD_INT_FDR_INTREG2;
    arad_interrupts[ARAD_INT_FDR_INTREG2].reg             = FDR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FDR_INTREG2].reg_test        = FDR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FDR_INTREG2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_INTREG2].field           = INT_REG_2f;
    arad_interrupts[ARAD_INT_FDR_INTREG2].mask_reg        = FDR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FDR_INTREG2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_INTREG2].mask_field      = INT_REG_2_INT_MASKf;
    arad_interrupts[ARAD_INT_FDR_INTREG2].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_INTREG2].vector_id       = 1;
    arad_interrupts[ARAD_INT_FDR_INTREG2].vector_info     = &arad_interrupt_tree_fdr_interruptregister2;
    arad_interrupts[ARAD_INT_FDR_INTREG2].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_FDR_INTREG2].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_INTREG2].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_INTREG2].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_INTREG2].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_INTREG2].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_INTREG2].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_INTREG2].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_INTREG2].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_INTREG3].name = "FDR_IntReg3";
#endif
    arad_interrupts[ARAD_INT_FDR_INTREG3].id              = ARAD_INT_FDR_INTREG3;
    arad_interrupts[ARAD_INT_FDR_INTREG3].reg             = FDR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FDR_INTREG3].reg_test        = FDR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FDR_INTREG3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_INTREG3].field           = INT_REG_3f;
    arad_interrupts[ARAD_INT_FDR_INTREG3].mask_reg        = FDR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FDR_INTREG3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_INTREG3].mask_field      = INT_REG_3_INT_MASKf;
    arad_interrupts[ARAD_INT_FDR_INTREG3].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_INTREG3].vector_id       = 1;
    arad_interrupts[ARAD_INT_FDR_INTREG3].vector_info     = &arad_interrupt_tree_fdr_interruptregister3;
    arad_interrupts[ARAD_INT_FDR_INTREG3].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_FDR_INTREG3].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_INTREG3].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_INTREG3].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_INTREG3].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_INTREG3].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_INTREG3].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_INTREG3].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_INTREG3].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));

    if(!SOC_IS_ARDON(unit)) {
#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].name = "FDR_FDRAdesccntoB";
#endif
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].id              = ARAD_INT_FDR_PRMFDRADESCCNTOB;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].reg             = FDR_INTERRUPT_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].field           = PRM_FDR_ADESCCNTO_Bf;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].mask_field      = FDR_BDESCCNTO_B_MASKf;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].interrupt_clear_param1 = (void*)(&ARAD_INT_FDR_PRMFDRADESCCNTOB_read_fifo);
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].interrupt_clear_param2 = NULL;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOB].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].name = "FDR_FDRBUnExpCell";
	#endif
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].id              = ARAD_INT_FDR_PRMFDRBUNEXPCELL;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].reg             = FDR_INTERRUPT_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].field           = PRM_FDRB_UN_EXP_CELLf;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].mask_field      = FDRB_UN_EXP_CELL_MASKf;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].interrupt_clear = soc_interrupt_clear_on_write;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRBUNEXPCELL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    }

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_PRMALTOA].name = "FDR_PrmAltoA";
#endif
    arad_interrupts[ARAD_INT_FDR_PRMALTOA].id              = ARAD_INT_FDR_PRMALTOA;
    arad_interrupts[ARAD_INT_FDR_PRMALTOA].reg             = FDR_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMALTOA].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FDR_PRMALTOA].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMALTOA].field           = PRM_ALTO_Af;
    arad_interrupts[ARAD_INT_FDR_PRMALTOA].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMALTOA].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_PRMALTOA].mask_field      = PRM_ALTO_A_MASKf;
    arad_interrupts[ARAD_INT_FDR_PRMALTOA].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_PRMALTOA].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMALTOA].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_PRMALTOA].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_PRMALTOA].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMALTOA].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMALTOA].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMALTOA].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMALTOA].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMALTOA].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMALTOA].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMALTOA].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));

	if(!SOC_IS_ARDON(unit)) {
	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_PRMALTOB].name = "FDR_PrmAltoB";
	#endif
	    arad_interrupts[ARAD_INT_FDR_PRMALTOB].id              = ARAD_INT_FDR_PRMALTOB;
	    arad_interrupts[ARAD_INT_FDR_PRMALTOB].reg             = FDR_INTERRUPT_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMALTOB].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
	    arad_interrupts[ARAD_INT_FDR_PRMALTOB].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMALTOB].field           = PRM_ALTO_Bf;
	    arad_interrupts[ARAD_INT_FDR_PRMALTOB].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMALTOB].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMALTOB].mask_field      = PRM_ALTO_B_MASKf;
	    arad_interrupts[ARAD_INT_FDR_PRMALTOB].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_PRMALTOB].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMALTOB].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_PRMALTOB].interrupt_clear = soc_interrupt_clear_on_write;
	    arad_interrupts[ARAD_INT_FDR_PRMALTOB].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMALTOB].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMALTOB].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMALTOB].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMALTOB].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMALTOB].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMALTOB].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMALTOB].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	}

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].name = "FDR_PrmCpudatacellfneA0";
#endif
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].id              = ARAD_INT_FDR_PRMCPUDATACELLFNEA0;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].reg             = FDR_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].field           = PRM_CPUDATACELLFNE_A_0f;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].mask_field      = PRM_CPUDATACELLFNE_A_0_MASKf;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].interrupt_clear_param1 = (void*)(&ARAD_INT_FDR_PRMCPUDATACELLFNEA0_read_fifo);
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA0].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].name = "FDR_PrmCpudatacellfneA1";
#endif
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].id              = ARAD_INT_FDR_PRMCPUDATACELLFNEA1;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].reg             = FDR_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].field           = PRM_CPUDATACELLFNE_A_1f;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].mask_field      = PRM_CPUDATACELLFNE_A_1_MASKf;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].interrupt_clear_param1 = (void*)(&ARAD_INT_FDR_PRMCPUDATACELLFNEA1_read_fifo);
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEA1].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));

	if(!SOC_IS_ARDON(unit)) {
	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].name = "FDR_PrmCpudatacellfneB0";
	#endif
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].id              = ARAD_INT_FDR_PRMCPUDATACELLFNEB0;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].reg             = FDR_INTERRUPT_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].field           = PRM_CPUDATACELLFNE_B_0f;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].mask_field      = PRM_CPUDATACELLFNE_B_0_MASKf;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].interrupt_clear_param1 = (void*)(&ARAD_INT_FDR_PRMCPUDATACELLFNEB0_read_fifo);
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].interrupt_clear_param2 = NULL;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB0].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].name = "FDR_PrmCpudatacellfneB1";
	#endif
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].id              = ARAD_INT_FDR_PRMCPUDATACELLFNEB1;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].reg             = FDR_INTERRUPT_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].field           = PRM_CPUDATACELLFNE_B_1f;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].mask_field      = PRM_CPUDATACELLFNE_B_1_MASKf;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].interrupt_clear_param1 = (void*)(&ARAD_INT_FDR_PRMCPUDATACELLFNEB1_read_fifo);
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].interrupt_clear_param2 = NULL;
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMCPUDATACELLFNEB1].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].name = "FDR_PrmFdrOutputOutOfSync";
	#endif
	    arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].id              = ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC;
	    arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].reg             = FDR_INTERRUPT_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
	    arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].field           = PRM_FDR_OUTPUT_OUT_OF_SYNCf;
	    arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].mask_field      = PRM_FDR_OUTPUT_OUT_OF_SYNC_MASKf;
	    arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].interrupt_clear = soc_interrupt_clear_on_write;
	    arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDROUTPUTOUTOFSYNC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	}

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].name = "FDR_PrmFdraFilrterDroppIntA";
#endif
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].id              = ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].reg             = FDR_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].field           = PRM_FDRA_FILRTER_DROPP_INT_Af;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].mask_field      = PRM_FDRA_FILRTER_DROPP_INT_A_MASKf;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTA].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].name = "FDR_PrmFdraFilrterDroppIntB";
#endif
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].id              = ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].reg             = FDR_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].field           = PRM_FDRA_FILRTER_DROPP_INT_Bf;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].mask_field      = PRM_FDRA_FILRTER_DROPP_INT_B_MASKf;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRAFILRTERDROPPINTB].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].name = "FDR_PrmFdraOutOfSync";
#endif
    arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].id              = ARAD_INT_FDR_PRMFDRAOUTOFSYNC;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].reg             = FDR_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].field           = PRM_FDRA_OUT_OF_SYNCf;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].mask_field      = PRM_FDRA_OUT_OF_SYNC_MASKf;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRAOUTOFSYNC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));

	if(!SOC_IS_ARDON(unit)) {
	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].name = "FDR_PrmFdrbFilrterDroppIntA";
	#endif
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].id              = ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].reg             = FDR_INTERRUPT_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].field           = PRM_FDRB_FILRTER_DROPP_INT_Af;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].mask_field      = PRM_FDRB_FILRTER_DROPP_INT_A_MASKf;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].interrupt_clear = soc_interrupt_clear_on_write;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTA].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].name = "FDR_PrmFdrbFilrterDroppIntB";
	#endif
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].id              = ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].reg             = FDR_INTERRUPT_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].field           = PRM_FDRB_FILRTER_DROPP_INT_Bf;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].mask_field      = PRM_FDRB_FILRTER_DROPP_INT_B_MASKf;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].interrupt_clear = soc_interrupt_clear_on_write;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRBFILRTERDROPPINTB].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].name = "FDR_PrmFdrbOutOfSync";
	#endif
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].id              = ARAD_INT_FDR_PRMFDRBOUTOFSYNC;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].reg             = FDR_INTERRUPT_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].field           = PRM_FDRB_OUT_OF_SYNCf;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].mask_field      = PRM_FDRB_OUT_OF_SYNC_MASKf;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].interrupt_clear = soc_interrupt_clear_on_write;
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRBOUTOFSYNC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	}

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].name = "FDR_PrmIfmafoA";
#endif
    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].id              = ARAD_INT_FDR_PRMIFMAFOA;
    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].reg             = FDR_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].field           = PRM_IFMAFO_Af;
    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].mask_field      = PRM_IFMAFO_A_MASKf;
    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMIFMAFOA].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));

	if(!SOC_IS_ARDON(unit)) {
	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].name = "FDR_PrmIfmafoB";
	#endif
	    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].id              = ARAD_INT_FDR_PRMIFMAFOB;
	    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].reg             = FDR_INTERRUPT_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
	    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].field           = PRM_IFMAFO_Bf;
	    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
	    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].mask_field      = PRM_IFMAFO_B_MASKf;
	    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].interrupt_clear = soc_interrupt_clear_on_write;
	    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMIFMAFOB].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	}

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].name = "FDR_PrmIfmbfoA";
#endif
    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].id              = ARAD_INT_FDR_PRMIFMBFOA;
    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].reg             = FDR_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].field           = PRM_IFMBFO_Af;
    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].mask_field      = PRM_IFMBFO_A_MASKf;
    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMIFMBFOA].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));

	if(!SOC_IS_ARDON(unit)) {
		#if !defined(SOC_NO_NAMES)
		    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].name = "FDR_PrmIfmbfoB";
		#endif
		    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].id              = ARAD_INT_FDR_PRMIFMBFOB;
		    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].reg             = FDR_INTERRUPT_REGISTER_1r;
		    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
		    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].reg_index       = 0;
		    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].field           = PRM_IFMBFO_Bf;
		    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
		    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].mask_reg_index  = 0;
		    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].mask_field      = PRM_IFMBFO_B_MASKf;
		    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
		    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].vector_id       = 0;
		    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].vector_info     = NULL;
		    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].interrupt_clear = soc_interrupt_clear_on_write;
		    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
		    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
		    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
		    arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
		    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
		    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
		    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
		    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMIFMBFOB].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	}

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].name = "FDR_PrmOrgTimeErrA";
#endif
    arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].id              = ARAD_INT_FDR_PRMFDRAUNEXPCELL;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].reg             = FDR_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].field           = PRM_FDRA_UN_EXP_CELLf;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].mask_field      = FDRA_UN_EXP_CELL_MASKf;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRAUNEXPCELL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].name = "FDR_PrmSrtdesccntoA";
#endif
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].id              = ARAD_INT_FDR_PRMFDRADESCCNTOA;
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].reg             = FDR_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].reg_test        = FDR_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].field           = PRM_FDR_ADESCCNTO_Af;
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].mask_field      = FDR_ADESCCNTO_A_MASKf;
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].interrupt_clear_param1 = (void*)(&ARAD_INT_FDR_PRMFDRADESCCNTOA_read_fifo);
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMFDRADESCCNTOA].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].name = "FDR_FDRAUnExpCell";
#endif
    arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].id              = ARAD_INT_FDR_SECFDRAUNEXPCELL;
    arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].reg             = FDR_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].field           = SEC_FDRA_UN_EXP_CELLf;
    arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].mask_field      = FDRA_UN_EXP_CELL_MASKf;
    arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRAUNEXPCELL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].name = "FDR_FDRAdesccntoA";
#endif
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].id              = ARAD_INT_FDR_SECFDRADESCCNTOA;
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].reg             = FDR_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].field           = SEC_FDR_ADESCCNTO_Af;
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].mask_field      = FDR_ADESCCNTO_A_MASKf;
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].interrupt_clear_param1 = (void*)(&ARAD_INT_FDR_SECFDRADESCCNTOA_read_fifo);
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOA].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));

	if(!SOC_IS_ARDON(unit)) {
	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].name = "FDR_FDRAdesccntoB";
	#endif
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].id              = ARAD_INT_FDR_SECFDRADESCCNTOB;
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].reg             = FDR_INTERRUPT_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].field           = SEC_FDR_ADESCCNTO_Bf;
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].mask_field      = FDR_BDESCCNTO_B_MASKf;
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].interrupt_clear_param1 = (void*)(&ARAD_INT_FDR_SECFDRADESCCNTOB_read_fifo);
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].interrupt_clear_param2 = NULL;
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRADESCCNTOB].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].name = "FDR_FDRBUnExpCell";
	#endif
	    arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].id              = ARAD_INT_FDR_SECFDRBUNEXPCELL;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].reg             = FDR_INTERRUPT_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].field           = SEC_FDRB_UN_EXP_CELLf;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].mask_field      = FDRB_UN_EXP_CELL_MASKf;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].interrupt_clear = soc_interrupt_clear_on_write;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRBUNEXPCELL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	}

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_SECALTOA].name = "FDR_SecAltoA";
#endif
    arad_interrupts[ARAD_INT_FDR_SECALTOA].id              = ARAD_INT_FDR_SECALTOA;
    arad_interrupts[ARAD_INT_FDR_SECALTOA].reg             = FDR_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECALTOA].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FDR_SECALTOA].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_SECALTOA].field           = SEC_ALTO_Af;
    arad_interrupts[ARAD_INT_FDR_SECALTOA].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECALTOA].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_SECALTOA].mask_field      = SEC_ALTO_A_MASKf;
    arad_interrupts[ARAD_INT_FDR_SECALTOA].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_SECALTOA].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_SECALTOA].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_SECALTOA].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_SECALTOA].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECALTOA].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECALTOA].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECALTOA].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECALTOA].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECALTOA].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECALTOA].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECALTOA].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));

	if(!SOC_IS_ARDON(unit)) {
	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_SECALTOB].name = "FDR_SecAltoB";
	#endif
	    arad_interrupts[ARAD_INT_FDR_SECALTOB].id              = ARAD_INT_FDR_SECALTOB;
	    arad_interrupts[ARAD_INT_FDR_SECALTOB].reg             = FDR_INTERRUPT_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECALTOB].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
	    arad_interrupts[ARAD_INT_FDR_SECALTOB].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECALTOB].field           = SEC_ALTO_Bf;
	    arad_interrupts[ARAD_INT_FDR_SECALTOB].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECALTOB].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_SECALTOB].mask_field      = SEC_ALTO_B_MASKf;
	    arad_interrupts[ARAD_INT_FDR_SECALTOB].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_SECALTOB].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECALTOB].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_SECALTOB].interrupt_clear = soc_interrupt_clear_on_write;
	    arad_interrupts[ARAD_INT_FDR_SECALTOB].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECALTOB].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECALTOB].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECALTOB].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECALTOB].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECALTOB].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECALTOB].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECALTOB].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	}

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].name = "FDR_SecCpudatacellfneA0";
#endif
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].id              = ARAD_INT_FDR_SECCPUDATACELLFNEA0;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].reg             = FDR_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].field           = FIELD_4_4f;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].mask_field      = FIELD_4_4f;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].interrupt_clear_param1 = (void*)(&ARAD_INT_FDR_SECCPUDATACELLFNEA0_read_fifo);
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA0].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].name = "FDR_SecCpudatacellfneA1";
#endif
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].id              = ARAD_INT_FDR_SECCPUDATACELLFNEA1;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].reg             = FDR_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].field           = FIELD_5_5f;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].mask_field      = FIELD_5_5f;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].interrupt_clear_param1 = (void*)(&ARAD_INT_FDR_SECCPUDATACELLFNEA1_read_fifo);
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEA1].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].name = "FDR_SecCpudatacellfneB0";
#endif
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].id              = ARAD_INT_FDR_SECCPUDATACELLFNEB0;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].reg             = FDR_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].field           = FIELD_20_20f;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].mask_field      = FIELD_20_20f;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].interrupt_clear_param1 = (void*)(&ARAD_INT_FDR_SECCPUDATACELLFNEB0_read_fifo);
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB0].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].name = "FDR_SecCpudatacellfneB1";
#endif
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].id              = ARAD_INT_FDR_SECCPUDATACELLFNEB1;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].reg             = FDR_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].field           = FIELD_21_21f;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].mask_field      = FIELD_21_21f;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].interrupt_clear_param1 = (void*)(&ARAD_INT_FDR_SECCPUDATACELLFNEB1_read_fifo);
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECCPUDATACELLFNEB1].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));

	if(!SOC_IS_ARDON(unit)) {
	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].name = "FDR_SecFdrOutputOutOfSync";
	#endif
	    arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].id              = ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC;
	    arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].reg             = FDR_INTERRUPT_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
	    arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].field           = SEC_FDR_OUTPUT_OUT_OF_SYNCf;
	    arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].mask_field      = SEC_FDR_OUTPUT_OUT_OF_SYNC_MASKf;
	    arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].interrupt_clear = soc_interrupt_clear_on_write;
	    arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDROUTPUTOUTOFSYNC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	}

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].name = "FDR_SecFdraFilrterDroppIntA";
#endif
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].id              = ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].reg             = FDR_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].field           = SEC_FDRA_FILRTER_DROPP_INT_Af;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].mask_field      = SEC_FDRA_FILRTER_DROPP_INT_A_MASKf;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTA].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].name = "FDR_SecFdraFilrterDroppIntB";
#endif
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].id              = ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].reg             = FDR_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].field           = SEC_FDRA_FILRTER_DROPP_INT_Bf;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].mask_field      = SEC_FDRA_FILRTER_DROPP_INT_B_MASKf;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRAFILRTERDROPPINTB].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].name = "FDR_SecFdraOutOfSync";
#endif
    arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].id              = ARAD_INT_FDR_SECFDRAOUTOFSYNC;
    arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].reg             = FDR_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].field           = SEC_FDRA_OUT_OF_SYNCf;
    arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].mask_field      = SEC_FDRA_OUT_OF_SYNC_MASKf;
    arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRAOUTOFSYNC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));

	if(!SOC_IS_ARDON(unit)) {
	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].name = "FDR_SecFdrbFilrterDroppIntA";
	#endif
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].id              = ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].reg             = FDR_INTERRUPT_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].field           = SEC_FDRB_FILRTER_DROPP_INT_Af;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].mask_field      = SEC_FDRB_FILRTER_DROPP_INT_A_MASKf;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].interrupt_clear = soc_interrupt_clear_on_write;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTA].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].name = "FDR_SecFdrbFilrterDroppIntB";
	#endif
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].id              = ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].reg             = FDR_INTERRUPT_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].field           = SEC_FDRB_FILRTER_DROPP_INT_Bf;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].mask_field      = SEC_FDRB_FILRTER_DROPP_INT_B_MASKf;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].interrupt_clear = soc_interrupt_clear_on_write;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRBFILRTERDROPPINTB].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].name = "FDR_SecFdrbOutOfSync";
	#endif
	    arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].id              = ARAD_INT_FDR_SECFDRBOUTOFSYNC;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].reg             = FDR_INTERRUPT_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].field           = SEC_FDRB_OUT_OF_SYNCf;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].mask_field      = SEC_FDRB_OUT_OF_SYNC_MASKf;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].interrupt_clear = soc_interrupt_clear_on_write;
	    arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECFDRBOUTOFSYNC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	}

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].name = "FDR_SecIfmafoA";
#endif
    arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].id              = ARAD_INT_FDR_SECIFMAFOA;
    arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].reg             = FDR_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].field           = SEC_IFMAFO_Af;
    arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].mask_field      = SEC_IFMAFO_A_MASKf;
    arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECIFMAFOA].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));

	if(!SOC_IS_ARDON(unit)) {
	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].name = "FDR_SecIfmafoB";
	#endif
	    arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].id              = ARAD_INT_FDR_SECIFMAFOB;
	    arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].reg             = FDR_INTERRUPT_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
	    arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].field           = SEC_IFMAFO_Bf;
	    arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].mask_field      = SEC_IFMAFO_B_MASKf;
	    arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].interrupt_clear = soc_interrupt_clear_on_write;
	    arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECIFMAFOB].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	}

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].name = "FDR_SecIfmbfoA";
#endif
    arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].id              = ARAD_INT_FDR_SECIFMBFOA;
    arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].reg             = FDR_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].field           = SEC_IFMBFO_Af;
    arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].mask_field      = SEC_IFMBFO_A_MASKf;
    arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECIFMBFOA].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));

    if(!SOC_IS_ARDON(unit)) {
	#if !defined(SOC_NO_NAMES)
	    arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].name = "FDR_SecIfmbfoB";
	#endif
	    arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].id              = ARAD_INT_FDR_SECIFMBFOB;
	    arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].reg             = FDR_INTERRUPT_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].reg_test        = FDR_INTERRUPT_REGISTER_2_TESTr;
	    arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].reg_index       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].field           = SEC_IFMBFO_Bf;
	    arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_2r;
	    arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].mask_reg_index  = 0;
	    arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].mask_field      = SEC_IFMBFO_B_MASKf;
	    arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
	    arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].vector_id       = 0;
	    arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].vector_info     = NULL;
	    arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].interrupt_clear = soc_interrupt_clear_on_write;
	    arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	    sal_memset(arad_interrupts[ARAD_INT_FDR_SECIFMBFOB].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
	}

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].name = "FDR_FdrUnExpError";
#endif
    arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].id              = ARAD_INT_FDR_FDRUNEXPERROR;
    arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].reg             = FDR_INTERRUPT_REGISTER_3r;
    arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].reg_test        = FDR_INTERRUPT_REGISTER_3_TESTr;
    arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].field           = FDR_UN_EXP_ERRORf;
    arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_3r;
    arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].mask_field      = FDR_UN_EXP_ERROR_INT_MASKf;
    arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_FDRUNEXPERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].name = "FDR_InBandFifoFull";
#endif
    arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].id              = ARAD_INT_FDR_INBANDFIFOFULL;
    arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].reg             = FDR_INTERRUPT_REGISTER_3r;
    arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].reg_test        = FDR_INTERRUPT_REGISTER_3_TESTr;
    arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].field           = IN_BAND_FIFO_FULLf;
    arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_3r;
    arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].mask_field      = IN_BAND_FIFO_FULL_MASKf;
    arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_INBANDFIFOFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].name = "FDR_PrmEcc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].id              = ARAD_INT_FDR_PRMECC_1BERRINT;
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].reg             = FDR_INTERRUPT_REGISTER_3r;
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].reg_test        = FDR_INTERRUPT_REGISTER_3_TESTr;
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].field           = PRM_ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_3r;
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].mask_field      = PRM_ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].cnt_reg         = FDR_ECC_1B_ERR_CNT_SECONDARYr;
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].name = "FDR_PrmEcc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].id              = ARAD_INT_FDR_PRMECC_2BERRINT;
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].reg             = FDR_INTERRUPT_REGISTER_3r;
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].reg_test        = FDR_INTERRUPT_REGISTER_3_TESTr;
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].field           = PRM_ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_3r;
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].mask_field      = PRM_ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].cnt_reg         = FDR_ECC_2B_ERR_CNT_PRIMARYr;
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_PRMECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].name = "FDR_SecEcc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].id              = ARAD_INT_FDR_SECECC_1BERRINT;
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].reg             = FDR_INTERRUPT_REGISTER_3r;
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].reg_test        = FDR_INTERRUPT_REGISTER_3_TESTr;
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].field           = SEC_ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_3r;
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].mask_field      = SEC_ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].cnt_reg         = FDR_ECC_1B_ERR_CNT_SECONDARYr;
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].name = "FDR_SecEcc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].id              = ARAD_INT_FDR_SECECC_2BERRINT;
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].reg             = FDR_INTERRUPT_REGISTER_3r;
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].reg_test        = FDR_INTERRUPT_REGISTER_3_TESTr;
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].field           = SEC_ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].mask_reg        = FDR_INTERRUPT_MASK_REGISTER_3r;
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].mask_field      = SEC_ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].cnt_reg         = FDR_ECC_2B_ERR_CNT_PRIMARYr;
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDR_SECECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].name = "FDT_Ecc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].id              = ARAD_INT_FDT_ECC_1BERRINT;
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].reg             = FDT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].reg_test        = FDT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].field           = ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].mask_reg        = FDT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].mask_field      = ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].cnt_reg         = FDT_ECC_1B_ERR_CNTr;
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_ECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].name = "FDT_Ecc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].id              = ARAD_INT_FDT_ECC_2BERRINT;
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].reg             = FDT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].reg_test        = FDT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].field           = ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].mask_reg        = FDT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].mask_field      = ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].cnt_reg         = FDT_ECC_2B_ERR_CNTr;
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_ECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].name = "FDT_IlegalIrePacketSizeInt";
#endif
    arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].id              = ARAD_INT_FDT_ILEGALIREPACKETSIZEINT;
    arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].reg             = FDT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].reg_test        = FDT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].field           = ILEGAL_IRE_PACKET_SIZE_INTf;
    arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].mask_reg        = FDT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].mask_field      = ILEGAL_IRE_PACKET_SIZE_INT_MASKf;
    arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_ILEGALIREPACKETSIZEINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].name = "FDT_InBandLastReadCntZeroInt";
#endif
    arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].id              = ARAD_INT_FDT_INBANDLASTREADCNTZEROINT;
    arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].reg             = FDT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].reg_test        = FDT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].field           = IN_BAND_LAST_READ_CNT_ZERO_INTf;
    arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].mask_reg        = FDT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].mask_field      = IN_BAND_LAST_READ_CNT_ZERO_INT_MASKf;
    arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_INBANDLASTREADCNTZEROINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].name = "FDT_ParityErrInt";
#endif
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].id              = ARAD_INT_FDT_PARITYERRINT;
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].reg             = FDT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].reg_test        = FDT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].field           = PARITY_ERR_INTf;
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].mask_reg        = FDT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].mask_field      = PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].cnt_reg         = FDT_PARITY_ERR_CNTr;
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_PARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDT_PARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_PARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_PARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_PARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].name = "FDT_TdmCrcDrop";
#endif
    arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].id              = ARAD_INT_FDT_TDMCRCDROP;
    arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].reg             = FDT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].reg_test        = FDT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].field           = TDM_CRC_DROPf;
    arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].mask_reg        = FDT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].mask_field      = TDM_CRC_DROP_MASKf;
    arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_TDMCRCDROP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].name = "FDT_UnrchDestEvt";
#endif
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].id              = ARAD_INT_FDT_UNRCHDESTEVT;
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].reg             = FDT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].reg_test        = FDT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].reg_index       = 0;
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].field           = UNRCH_DEST_EVTf;
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].mask_reg        = FDT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].mask_field      = UNRCH_DEST_EVT_MASKf;
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].vector_id       = 0;
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].interrupt_clear_param1 = (void*)(&ARAD_INT_FDT_UNRCHDESTEVT_read_fifo);
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].interrupt_clear_param2 = NULL;

    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FDT_UNRCHDESTEVT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_FDT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_INTREG1].name = "FMACIntReg1";
#endif
    arad_interrupts[ARAD_INT_FMAC_INTREG1].id              = ARAD_INT_FMAC_INTREG1;
    arad_interrupts[ARAD_INT_FMAC_INTREG1].reg             = FMAC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG1].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FMAC_INTREG1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG1].field           = INT_REG_1f;
    arad_interrupts[ARAD_INT_FMAC_INTREG1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG1].mask_field      = INT_REG_1_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_INTREG1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FMAC_INTREG1].vector_id       = 1;
    arad_interrupts[ARAD_INT_FMAC_INTREG1].vector_info     = &arad_interrupt_tree_fmac_interruptregister1;
    arad_interrupts[ARAD_INT_FMAC_INTREG1].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_FMAC_INTREG1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_INTREG2].name = "FMACIntReg2";
#endif
    arad_interrupts[ARAD_INT_FMAC_INTREG2].id              = ARAD_INT_FMAC_INTREG2;
    arad_interrupts[ARAD_INT_FMAC_INTREG2].reg             = FMAC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG2].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FMAC_INTREG2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG2].field           = INT_REG_2f;
    arad_interrupts[ARAD_INT_FMAC_INTREG2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG2].mask_field      = INT_REG_2_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_INTREG2].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FMAC_INTREG2].vector_id       = 1;
    arad_interrupts[ARAD_INT_FMAC_INTREG2].vector_info     = &arad_interrupt_tree_fmac_interruptregister2;
    arad_interrupts[ARAD_INT_FMAC_INTREG2].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_FMAC_INTREG2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_INTREG3].name = "FMACIntReg3";
#endif
    arad_interrupts[ARAD_INT_FMAC_INTREG3].id              = ARAD_INT_FMAC_INTREG3;
    arad_interrupts[ARAD_INT_FMAC_INTREG3].reg             = FMAC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG3].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FMAC_INTREG3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG3].field           = INT_REG_3f;
    arad_interrupts[ARAD_INT_FMAC_INTREG3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG3].mask_field      = INT_REG_3_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_INTREG3].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FMAC_INTREG3].vector_id       = 1;
    arad_interrupts[ARAD_INT_FMAC_INTREG3].vector_info     = &arad_interrupt_tree_fmac_interruptregister3;
    arad_interrupts[ARAD_INT_FMAC_INTREG3].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_FMAC_INTREG3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_INTREG4].name = "FMACIntReg4";
#endif
    arad_interrupts[ARAD_INT_FMAC_INTREG4].id              = ARAD_INT_FMAC_INTREG4;
    arad_interrupts[ARAD_INT_FMAC_INTREG4].reg             = FMAC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG4].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FMAC_INTREG4].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG4].field           = INT_REG_4f;
    arad_interrupts[ARAD_INT_FMAC_INTREG4].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG4].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG4].mask_field      = INT_REG_4_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_INTREG4].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FMAC_INTREG4].vector_id       = 1;
    arad_interrupts[ARAD_INT_FMAC_INTREG4].vector_info     = &arad_interrupt_tree_fmac_interruptregister4;
    arad_interrupts[ARAD_INT_FMAC_INTREG4].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_FMAC_INTREG4].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG4].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG4].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG4].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG4].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG4].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG4].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG4].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_INTREG5].name = "FMACIntReg5";
#endif
    arad_interrupts[ARAD_INT_FMAC_INTREG5].id              = ARAD_INT_FMAC_INTREG5;
    arad_interrupts[ARAD_INT_FMAC_INTREG5].reg             = FMAC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG5].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FMAC_INTREG5].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG5].field           = INT_REG_5f;
    arad_interrupts[ARAD_INT_FMAC_INTREG5].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG5].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG5].mask_field      = INT_REG_5_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_INTREG5].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FMAC_INTREG5].vector_id       = 1;
    arad_interrupts[ARAD_INT_FMAC_INTREG5].vector_info     = &arad_interrupt_tree_fmac_interruptregister5;
    arad_interrupts[ARAD_INT_FMAC_INTREG5].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_FMAC_INTREG5].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG5].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG5].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG5].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG5].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG5].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG5].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG5].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_INTREG6].name = "FMACIntReg6";
#endif
    arad_interrupts[ARAD_INT_FMAC_INTREG6].id              = ARAD_INT_FMAC_INTREG6;
    arad_interrupts[ARAD_INT_FMAC_INTREG6].reg             = FMAC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG6].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FMAC_INTREG6].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG6].field           = INT_REG_6f;
    arad_interrupts[ARAD_INT_FMAC_INTREG6].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG6].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG6].mask_field      = INT_REG_6_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_INTREG6].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FMAC_INTREG6].vector_id       = 1;
    arad_interrupts[ARAD_INT_FMAC_INTREG6].vector_info     = &arad_interrupt_tree_fmac_interruptregister6;
    arad_interrupts[ARAD_INT_FMAC_INTREG6].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_FMAC_INTREG6].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG6].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG6].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG6].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG6].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG6].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG6].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG6].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_INTREG7].name = "FMACIntReg7";
#endif
    arad_interrupts[ARAD_INT_FMAC_INTREG7].id              = ARAD_INT_FMAC_INTREG7;
    arad_interrupts[ARAD_INT_FMAC_INTREG7].reg             = FMAC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG7].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FMAC_INTREG7].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG7].field           = INT_REG_7f;
    arad_interrupts[ARAD_INT_FMAC_INTREG7].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG7].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG7].mask_field      = INT_REG_7_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_INTREG7].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FMAC_INTREG7].vector_id       = 1;
    arad_interrupts[ARAD_INT_FMAC_INTREG7].vector_info     = &arad_interrupt_tree_fmac_interruptregister7;
    arad_interrupts[ARAD_INT_FMAC_INTREG7].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_FMAC_INTREG7].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG7].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG7].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG7].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG7].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG7].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG7].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG7].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_INTREG8].name = "FMACIntReg8";
#endif
    arad_interrupts[ARAD_INT_FMAC_INTREG8].id              = ARAD_INT_FMAC_INTREG8;
    arad_interrupts[ARAD_INT_FMAC_INTREG8].reg             = FMAC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG8].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FMAC_INTREG8].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG8].field           = INT_REG_8f;
    arad_interrupts[ARAD_INT_FMAC_INTREG8].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG8].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG8].mask_field      = INT_REG_8_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_INTREG8].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FMAC_INTREG8].vector_id       = 1;
    arad_interrupts[ARAD_INT_FMAC_INTREG8].vector_info     = &arad_interrupt_tree_fmac_interruptregister8;
    arad_interrupts[ARAD_INT_FMAC_INTREG8].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_FMAC_INTREG8].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG8].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG8].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG8].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG8].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG8].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG8].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG8].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_INTREG9].name = "FMACIntReg9";
#endif
    arad_interrupts[ARAD_INT_FMAC_INTREG9].id              = ARAD_INT_FMAC_INTREG9;
    arad_interrupts[ARAD_INT_FMAC_INTREG9].reg             = FMAC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG9].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FMAC_INTREG9].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG9].field           = INT_REG_9f;
    arad_interrupts[ARAD_INT_FMAC_INTREG9].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FMAC_INTREG9].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_INTREG9].mask_field      = INT_REG_9_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_INTREG9].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FMAC_INTREG9].vector_id       = 1;
    arad_interrupts[ARAD_INT_FMAC_INTREG9].vector_info     = &arad_interrupt_tree_fmac_interruptregister9;
    arad_interrupts[ARAD_INT_FMAC_INTREG9].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_FMAC_INTREG9].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG9].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG9].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_INTREG9].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG9].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG9].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG9].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_INTREG9].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].name = "FMACRxCRCErrN_Int_BitInField_0";
#endif
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].id              = ARAD_INT_FMAC_RXCRCERRN_INT_0;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].reg             = FMAC_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].reg_test        = FMAC_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].field           = RX_CRC_ERR_N_INTf;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].mask_field      = RX_CRC_ERR_N_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].bit_in_field    = ARAD_INT_FMAC_RXCRCERRN_INT_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].name = "FMACRxCRCErrN_Int_BitInField_1";
#endif
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].id              = ARAD_INT_FMAC_RXCRCERRN_INT_1;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].reg             = FMAC_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].reg_test        = FMAC_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].field           = RX_CRC_ERR_N_INTf;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].mask_field      = RX_CRC_ERR_N_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].bit_in_field    = ARAD_INT_FMAC_RXCRCERRN_INT_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].name = "FMACRxCRCErrN_Int_BitInField_2";
#endif
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].id              = ARAD_INT_FMAC_RXCRCERRN_INT_2;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].reg             = FMAC_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].reg_test        = FMAC_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].field           = RX_CRC_ERR_N_INTf;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].mask_field      = RX_CRC_ERR_N_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].bit_in_field    = ARAD_INT_FMAC_RXCRCERRN_INT_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].name = "FMACRxCRCErrN_Int_BitInField_3";
#endif
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].id              = ARAD_INT_FMAC_RXCRCERRN_INT_3;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].reg             = FMAC_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].reg_test        = FMAC_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].field           = RX_CRC_ERR_N_INTf;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].mask_field      = RX_CRC_ERR_N_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].bit_in_field    = ARAD_INT_FMAC_RXCRCERRN_INT_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCRCERRN_INT_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].name = "FMACWrongSize_Int_BitInField_0";
#endif
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].id              = ARAD_INT_FMAC_WRONGSIZE_INT_0;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].reg             = FMAC_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].reg_test        = FMAC_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].field           = WRONG_SIZE_INTf;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].mask_field      = WRONG_SIZE_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].bit_in_field    = ARAD_INT_FMAC_WRONGSIZE_INT_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].name = "FMACWrongSize_Int_BitInField_1";
#endif
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].id              = ARAD_INT_FMAC_WRONGSIZE_INT_1;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].reg             = FMAC_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].reg_test        = FMAC_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].field           = WRONG_SIZE_INTf;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].mask_field      = WRONG_SIZE_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].bit_in_field    = ARAD_INT_FMAC_WRONGSIZE_INT_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].name = "FMACWrongSize_Int_BitInField_2";
#endif
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].id              = ARAD_INT_FMAC_WRONGSIZE_INT_2;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].reg             = FMAC_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].reg_test        = FMAC_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].field           = WRONG_SIZE_INTf;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].mask_field      = WRONG_SIZE_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].bit_in_field    = ARAD_INT_FMAC_WRONGSIZE_INT_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].name = "FMACWrongSize_Int_BitInField_3";
#endif
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].id              = ARAD_INT_FMAC_WRONGSIZE_INT_3;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].reg             = FMAC_INTERRUPT_REGISTER_1r;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].reg_test        = FMAC_INTERRUPT_REGISTER_1_TESTr;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].field           = WRONG_SIZE_INTf;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_1r;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].mask_field      = WRONG_SIZE_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].bit_in_field    = ARAD_INT_FMAC_WRONGSIZE_INT_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_WRONGSIZE_INT_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].name = "FMACLOS_Int_BitInField_0";
#endif
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].id              = ARAD_INT_FMAC_LOS_INT_0;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].reg             = FMAC_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].reg_test        = FMAC_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].field           = LOS_INTf;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].mask_field      = LOS_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].bit_in_field    = ARAD_INT_FMAC_LOS_INT_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LOS_INT_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].name = "FMACLOS_Int_BitInField_1";
#endif
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].id              = ARAD_INT_FMAC_LOS_INT_1;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].reg             = FMAC_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].reg_test        = FMAC_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].field           = LOS_INTf;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].mask_field      = LOS_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].bit_in_field    = ARAD_INT_FMAC_LOS_INT_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LOS_INT_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].name = "FMACLOS_Int_BitInField_2";
#endif
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].id              = ARAD_INT_FMAC_LOS_INT_2;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].reg             = FMAC_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].reg_test        = FMAC_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].field           = LOS_INTf;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].mask_field      = LOS_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].bit_in_field    = ARAD_INT_FMAC_LOS_INT_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LOS_INT_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].name = "FMACLOS_Int_BitInField_3";
#endif
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].id              = ARAD_INT_FMAC_LOS_INT_3;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].reg             = FMAC_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].reg_test        = FMAC_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].field           = LOS_INTf;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].mask_field      = LOS_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].bit_in_field    = ARAD_INT_FMAC_LOS_INT_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LOS_INT_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].name = "FMACRxLostOfSync_BitInField_0";
#endif
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].id              = ARAD_INT_FMAC_RXLOSTOFSYNC_0;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].reg             = FMAC_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].reg_test        = FMAC_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].field           = RX_LOST_OF_SYNCf;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].mask_field      = RX_LOST_OF_SYNC_MASKf;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].bit_in_field    = ARAD_INT_FMAC_RXLOSTOFSYNC_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].name = "FMACRxLostOfSync_BitInField_1";
#endif
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].id              = ARAD_INT_FMAC_RXLOSTOFSYNC_1;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].reg             = FMAC_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].reg_test        = FMAC_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].field           = RX_LOST_OF_SYNCf;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].mask_field      = RX_LOST_OF_SYNC_MASKf;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].bit_in_field    = ARAD_INT_FMAC_RXLOSTOFSYNC_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].name = "FMACRxLostOfSync_BitInField_2";
#endif
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].id              = ARAD_INT_FMAC_RXLOSTOFSYNC_2;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].reg             = FMAC_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].reg_test        = FMAC_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].field           = RX_LOST_OF_SYNCf;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].mask_field      = RX_LOST_OF_SYNC_MASKf;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].bit_in_field    = ARAD_INT_FMAC_RXLOSTOFSYNC_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].name = "FMACRxLostOfSync_BitInField_3";
#endif
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].id              = ARAD_INT_FMAC_RXLOSTOFSYNC_3;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].reg             = FMAC_INTERRUPT_REGISTER_2r;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].reg_test        = FMAC_INTERRUPT_REGISTER_2_TESTr;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].field           = RX_LOST_OF_SYNCf;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_2r;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].mask_field      = RX_LOST_OF_SYNC_MASKf;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].bit_in_field    = ARAD_INT_FMAC_RXLOSTOFSYNC_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXLOSTOFSYNC_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].name = "FMACLnklvlAgeN_Int_BitInField_0";
#endif
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].id              = ARAD_INT_FMAC_LNKLVLAGEN_INT_0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].reg             = FMAC_INTERRUPT_REGISTER_3r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].reg_test        = FMAC_INTERRUPT_REGISTER_3_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].field           = LNKLVL_AGE_N_INTf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_3r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].mask_field      = LNKLVL_AGE_N_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].bit_in_field    = ARAD_INT_FMAC_LNKLVLAGEN_INT_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].name = "FMACLnklvlAgeN_Int_BitInField_1";
#endif
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].id              = ARAD_INT_FMAC_LNKLVLAGEN_INT_1;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].reg             = FMAC_INTERRUPT_REGISTER_3r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].reg_test        = FMAC_INTERRUPT_REGISTER_3_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].field           = LNKLVL_AGE_N_INTf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_3r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].mask_field      = LNKLVL_AGE_N_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].bit_in_field    = ARAD_INT_FMAC_LNKLVLAGEN_INT_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].name = "FMACLnklvlAgeN_Int_BitInField_2";
#endif
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].id              = ARAD_INT_FMAC_LNKLVLAGEN_INT_2;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].reg             = FMAC_INTERRUPT_REGISTER_3r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].reg_test        = FMAC_INTERRUPT_REGISTER_3_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].field           = LNKLVL_AGE_N_INTf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_3r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].mask_field      = LNKLVL_AGE_N_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].bit_in_field    = ARAD_INT_FMAC_LNKLVLAGEN_INT_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].name = "FMACLnklvlAgeN_Int_BitInField_3";
#endif
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].id              = ARAD_INT_FMAC_LNKLVLAGEN_INT_3;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].reg             = FMAC_INTERRUPT_REGISTER_3r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].reg_test        = FMAC_INTERRUPT_REGISTER_3_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].field           = LNKLVL_AGE_N_INTf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_3r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].mask_field      = LNKLVL_AGE_N_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].bit_in_field    = ARAD_INT_FMAC_LNKLVLAGEN_INT_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGEN_INT_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].name = "FMACLnklvlHaltN_Int_BitInField_0";
#endif
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].id              = ARAD_INT_FMAC_LNKLVLHALTN_INT_0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].reg             = FMAC_INTERRUPT_REGISTER_3r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].reg_test        = FMAC_INTERRUPT_REGISTER_3_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].field           = LNKLVL_HALT_N_INTf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_3r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].mask_field      = LNKLVL_HALT_N_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].bit_in_field    = ARAD_INT_FMAC_LNKLVLHALTN_INT_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].name = "FMACLnklvlHaltN_Int_BitInField_1";
#endif
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].id              = ARAD_INT_FMAC_LNKLVLHALTN_INT_1;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].reg             = FMAC_INTERRUPT_REGISTER_3r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].reg_test        = FMAC_INTERRUPT_REGISTER_3_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].field           = LNKLVL_HALT_N_INTf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_3r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].mask_field      = LNKLVL_HALT_N_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].bit_in_field    = ARAD_INT_FMAC_LNKLVLHALTN_INT_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].name = "FMACLnklvlHaltN_Int_BitInField_2";
#endif
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].id              = ARAD_INT_FMAC_LNKLVLHALTN_INT_2;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].reg             = FMAC_INTERRUPT_REGISTER_3r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].reg_test        = FMAC_INTERRUPT_REGISTER_3_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].field           = LNKLVL_HALT_N_INTf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_3r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].mask_field      = LNKLVL_HALT_N_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].bit_in_field    = ARAD_INT_FMAC_LNKLVLHALTN_INT_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].name = "FMACLnklvlHaltN_Int_BitInField_3";
#endif
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].id              = ARAD_INT_FMAC_LNKLVLHALTN_INT_3;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].reg             = FMAC_INTERRUPT_REGISTER_3r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].reg_test        = FMAC_INTERRUPT_REGISTER_3_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].field           = LNKLVL_HALT_N_INTf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_3r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].mask_field      = LNKLVL_HALT_N_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].bit_in_field    = ARAD_INT_FMAC_LNKLVLHALTN_INT_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTN_INT_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].name = "FMACDecErr_Int_BitInField_0";
#endif
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].id              = ARAD_INT_FMAC_DECERR_INT_0;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].reg             = FMAC_INTERRUPT_REGISTER_4r;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].reg_test        = FMAC_INTERRUPT_REGISTER_4_TESTr;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].field           = DEC_ERR_INTf;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_4r;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].mask_field      = DEC_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].bit_in_field    = ARAD_INT_FMAC_DECERR_INT_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_DECERR_INT_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].name = "FMACDecErr_Int_BitInField_1";
#endif
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].id              = ARAD_INT_FMAC_DECERR_INT_1;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].reg             = FMAC_INTERRUPT_REGISTER_4r;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].reg_test        = FMAC_INTERRUPT_REGISTER_4_TESTr;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].field           = DEC_ERR_INTf;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_4r;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].mask_field      = DEC_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].bit_in_field    = ARAD_INT_FMAC_DECERR_INT_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_DECERR_INT_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].name = "FMACDecErr_Int_BitInField_2";
#endif
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].id              = ARAD_INT_FMAC_DECERR_INT_2;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].reg             = FMAC_INTERRUPT_REGISTER_4r;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].reg_test        = FMAC_INTERRUPT_REGISTER_4_TESTr;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].field           = DEC_ERR_INTf;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_4r;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].mask_field      = DEC_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].bit_in_field    = ARAD_INT_FMAC_DECERR_INT_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_DECERR_INT_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].name = "FMACDecErr_Int_BitInField_3";
#endif
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].id              = ARAD_INT_FMAC_DECERR_INT_3;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].reg             = FMAC_INTERRUPT_REGISTER_4r;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].reg_test        = FMAC_INTERRUPT_REGISTER_4_TESTr;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].field           = DEC_ERR_INTf;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_4r;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].mask_field      = DEC_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].bit_in_field    = ARAD_INT_FMAC_DECERR_INT_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_DECERR_INT_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].name = "FMACOOF_Int_BitInField_0";
#endif
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].id              = ARAD_INT_FMAC_OOF_INT_0;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].reg             = FMAC_INTERRUPT_REGISTER_4r;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].reg_test        = FMAC_INTERRUPT_REGISTER_4_TESTr;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].field           = OOF_INTf;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_4r;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].mask_field      = OOF_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].bit_in_field    = ARAD_INT_FMAC_OOF_INT_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_OOF_INT_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].name = "FMACOOF_Int_BitInField_1";
#endif
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].id              = ARAD_INT_FMAC_OOF_INT_1;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].reg             = FMAC_INTERRUPT_REGISTER_4r;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].reg_test        = FMAC_INTERRUPT_REGISTER_4_TESTr;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].field           = OOF_INTf;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_4r;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].mask_field      = OOF_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].bit_in_field    = ARAD_INT_FMAC_OOF_INT_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_OOF_INT_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].name = "FMACOOF_Int_BitInField_2";
#endif
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].id              = ARAD_INT_FMAC_OOF_INT_2;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].reg             = FMAC_INTERRUPT_REGISTER_4r;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].reg_test        = FMAC_INTERRUPT_REGISTER_4_TESTr;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].field           = OOF_INTf;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_4r;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].mask_field      = OOF_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].bit_in_field    = ARAD_INT_FMAC_OOF_INT_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_OOF_INT_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].name = "FMACOOF_Int_BitInField_3";
#endif
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].id              = ARAD_INT_FMAC_OOF_INT_3;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].reg             = FMAC_INTERRUPT_REGISTER_4r;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].reg_test        = FMAC_INTERRUPT_REGISTER_4_TESTr;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].field           = OOF_INTf;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_4r;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].mask_field      = OOF_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].bit_in_field    = ARAD_INT_FMAC_OOF_INT_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_OOF_INT_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].name = "FMACRxCtrlOverflow_Int_BitInField_0";
#endif
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].id              = ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].reg             = FMAC_INTERRUPT_REGISTER_5r;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].reg_test        = FMAC_INTERRUPT_REGISTER_5_TESTr;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].field           = RX_CTRL_OVERFLOW_INTf;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_5r;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].mask_field      = RX_CTRL_OVERFLOW_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].bit_in_field    = ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].name = "FMACRxCtrlOverflow_Int_BitInField_1";
#endif
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].id              = ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].reg             = FMAC_INTERRUPT_REGISTER_5r;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].reg_test        = FMAC_INTERRUPT_REGISTER_5_TESTr;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].field           = RX_CTRL_OVERFLOW_INTf;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_5r;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].mask_field      = RX_CTRL_OVERFLOW_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].bit_in_field    = ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].name = "FMACRxCtrlOverflow_Int_BitInField_2";
#endif
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].id              = ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].reg             = FMAC_INTERRUPT_REGISTER_5r;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].reg_test        = FMAC_INTERRUPT_REGISTER_5_TESTr;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].field           = RX_CTRL_OVERFLOW_INTf;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_5r;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].mask_field      = RX_CTRL_OVERFLOW_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].bit_in_field    = ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].name = "FMACRxCtrlOverflow_Int_BitInField_3";
#endif
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].id              = ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].reg             = FMAC_INTERRUPT_REGISTER_5r;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].reg_test        = FMAC_INTERRUPT_REGISTER_5_TESTr;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].field           = RX_CTRL_OVERFLOW_INTf;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_5r;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].mask_field      = RX_CTRL_OVERFLOW_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].bit_in_field    = ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_RXCTRLOVERFLOW_INT_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].name = "FMACTransmitErr_Int_BitInField_0";
#endif
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].id              = ARAD_INT_FMAC_TRANSMITERR_INT_0;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].reg             = FMAC_INTERRUPT_REGISTER_5r;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].reg_test        = FMAC_INTERRUPT_REGISTER_5_TESTr;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].field           = TRANSMIT_ERR_INTf;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_5r;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].mask_field      = TRANSMIT_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].bit_in_field    = ARAD_INT_FMAC_TRANSMITERR_INT_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].name = "FMACTransmitErr_Int_BitInField_1";
#endif
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].id              = ARAD_INT_FMAC_TRANSMITERR_INT_1;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].reg             = FMAC_INTERRUPT_REGISTER_5r;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].reg_test        = FMAC_INTERRUPT_REGISTER_5_TESTr;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].field           = TRANSMIT_ERR_INTf;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_5r;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].mask_field      = TRANSMIT_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].bit_in_field    = ARAD_INT_FMAC_TRANSMITERR_INT_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].name = "FMACTransmitErr_Int_BitInField_2";
#endif
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].id              = ARAD_INT_FMAC_TRANSMITERR_INT_2;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].reg             = FMAC_INTERRUPT_REGISTER_5r;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].reg_test        = FMAC_INTERRUPT_REGISTER_5_TESTr;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].field           = TRANSMIT_ERR_INTf;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_5r;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].mask_field      = TRANSMIT_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].bit_in_field    = ARAD_INT_FMAC_TRANSMITERR_INT_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].name = "FMACTransmitErr_Int_BitInField_3";
#endif
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].id              = ARAD_INT_FMAC_TRANSMITERR_INT_3;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].reg             = FMAC_INTERRUPT_REGISTER_5r;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].reg_test        = FMAC_INTERRUPT_REGISTER_5_TESTr;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].field           = TRANSMIT_ERR_INTf;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_5r;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].mask_field      = TRANSMIT_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].bit_in_field    = ARAD_INT_FMAC_TRANSMITERR_INT_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TRANSMITERR_INT_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].name = "FMACLnklvlHaltCtxBN_Int_BitInField_0";
#endif
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].id              = ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].reg             = FMAC_INTERRUPT_REGISTER_6r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].reg_test        = FMAC_INTERRUPT_REGISTER_6_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].field           = LNKLVL_HALT_CTX_BN_INTf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_6r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].mask_field      = LNKLVL_HALT_CTX_BN_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].bit_in_field    = ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].name = "FMACLnklvlHaltCtxBN_Int_BitInField_1";
#endif
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].id              = ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].reg             = FMAC_INTERRUPT_REGISTER_6r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].reg_test        = FMAC_INTERRUPT_REGISTER_6_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].field           = LNKLVL_HALT_CTX_BN_INTf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_6r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].mask_field      = LNKLVL_HALT_CTX_BN_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].bit_in_field    = ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].name = "FMACLnklvlHaltCtxBN_Int_BitInField_2";
#endif
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].id              = ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].reg             = FMAC_INTERRUPT_REGISTER_6r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].reg_test        = FMAC_INTERRUPT_REGISTER_6_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].field           = LNKLVL_HALT_CTX_BN_INTf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_6r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].mask_field      = LNKLVL_HALT_CTX_BN_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].bit_in_field    = ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].name = "FMACLnklvlHaltCtxBN_Int_BitInField_3";
#endif
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].id              = ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].reg             = FMAC_INTERRUPT_REGISTER_6r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].reg_test        = FMAC_INTERRUPT_REGISTER_6_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].field           = LNKLVL_HALT_CTX_BN_INTf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_6r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].mask_field      = LNKLVL_HALT_CTX_BN_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].bit_in_field    = ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLHALTCTXBN_INT_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].name = "FMACLnklvlAgeCtxBN_Int_BitInField_0";
#endif
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].id              = ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].reg             = FMAC_INTERRUPT_REGISTER_7r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].reg_test        = FMAC_INTERRUPT_REGISTER_7_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].field           = LNKLVL_AGE_CTX_BN_INTf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_7r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].mask_field      = LNKLVL_AGE_CTX_BN_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].bit_in_field    = ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].name = "FMACLnklvlAgeCtxBN_Int_BitInField_1";
#endif
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].id              = ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].reg             = FMAC_INTERRUPT_REGISTER_7r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].reg_test        = FMAC_INTERRUPT_REGISTER_7_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].field           = LNKLVL_AGE_CTX_BN_INTf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_7r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].mask_field      = LNKLVL_AGE_CTX_BN_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].bit_in_field    = ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].name = "FMACLnklvlAgeCtxBN_Int_BitInField_2";
#endif
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].id              = ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].reg             = FMAC_INTERRUPT_REGISTER_7r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].reg_test        = FMAC_INTERRUPT_REGISTER_7_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].field           = LNKLVL_AGE_CTX_BN_INTf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_7r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].mask_field      = LNKLVL_AGE_CTX_BN_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].bit_in_field    = ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].name = "FMACLnklvlAgeCtxBN_Int_BitInField_3";
#endif
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].id              = ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].reg             = FMAC_INTERRUPT_REGISTER_7r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].reg_test        = FMAC_INTERRUPT_REGISTER_7_TESTr;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].field           = LNKLVL_AGE_CTX_BN_INTf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_7r;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].mask_field      = LNKLVL_AGE_CTX_BN_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].bit_in_field    = ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_LNKLVLAGECTXBN_INT_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].name = "FMACTxFdrcIfCrc_Int_BitInField_0";
#endif
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].id              = ARAD_INT_FMAC_TXFDRCIFCRC_INT_0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].reg             = FMAC_INTERRUPT_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].reg_test        = FMAC_INTERRUPT_REGISTER_8_TESTr;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].field           = TX_FDRC_IF_CRC_INTf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].mask_field      = TX_FDRC_IF_CRC_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].bit_in_field    = ARAD_INT_FMAC_TXFDRCIFCRC_INT_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].name = "FMACTxFdrcIfCrc_Int_BitInField_1";
#endif
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].id              = ARAD_INT_FMAC_TXFDRCIFCRC_INT_1;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].reg             = FMAC_INTERRUPT_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].reg_test        = FMAC_INTERRUPT_REGISTER_8_TESTr;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].field           = TX_FDRC_IF_CRC_INTf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].mask_field      = TX_FDRC_IF_CRC_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].bit_in_field    = ARAD_INT_FMAC_TXFDRCIFCRC_INT_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].name = "FMACTxFdrcIfCrc_Int_BitInField_2";
#endif
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].id              = ARAD_INT_FMAC_TXFDRCIFCRC_INT_2;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].reg             = FMAC_INTERRUPT_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].reg_test        = FMAC_INTERRUPT_REGISTER_8_TESTr;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].field           = TX_FDRC_IF_CRC_INTf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].mask_field      = TX_FDRC_IF_CRC_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].bit_in_field    = ARAD_INT_FMAC_TXFDRCIFCRC_INT_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].name = "FMACTxFdrcIfCrc_Int_BitInField_3";
#endif
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].id              = ARAD_INT_FMAC_TXFDRCIFCRC_INT_3;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].reg             = FMAC_INTERRUPT_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].reg_test        = FMAC_INTERRUPT_REGISTER_8_TESTr;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].field           = TX_FDRC_IF_CRC_INTf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].mask_field      = TX_FDRC_IF_CRC_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].bit_in_field    = ARAD_INT_FMAC_TXFDRCIFCRC_INT_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFCRC_INT_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].name = "FMACTxFdrcIfFault_Int_BitInField_0";
#endif
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].id              = ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].reg             = FMAC_INTERRUPT_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].reg_test        = FMAC_INTERRUPT_REGISTER_8_TESTr;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].field           = TX_FDRC_IF_FAULT_INTf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].mask_field      = TX_FDRC_IF_FAULT_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].bit_in_field    = ARAD_INT_FMAC_TXFDRCIFFAULT_INT_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].name = "FMACTxFdrcIfFault_Int_BitInField_1";
#endif
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].id              = ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].reg             = FMAC_INTERRUPT_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].reg_test        = FMAC_INTERRUPT_REGISTER_8_TESTr;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].field           = TX_FDRC_IF_FAULT_INTf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].mask_field      = TX_FDRC_IF_FAULT_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].bit_in_field    = ARAD_INT_FMAC_TXFDRCIFFAULT_INT_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].name = "FMACTxFdrcIfFault_Int_BitInField_2";
#endif
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].id              = ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].reg             = FMAC_INTERRUPT_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].reg_test        = FMAC_INTERRUPT_REGISTER_8_TESTr;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].field           = TX_FDRC_IF_FAULT_INTf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].mask_field      = TX_FDRC_IF_FAULT_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].bit_in_field    = ARAD_INT_FMAC_TXFDRCIFFAULT_INT_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].name = "FMACTxFdrcIfFault_Int_BitInField_3";
#endif
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].id              = ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].reg             = FMAC_INTERRUPT_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].reg_test        = FMAC_INTERRUPT_REGISTER_8_TESTr;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].field           = TX_FDRC_IF_FAULT_INTf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].mask_field      = TX_FDRC_IF_FAULT_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].bit_in_field    = ARAD_INT_FMAC_TXFDRCIFFAULT_INT_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFFAULT_INT_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].name = "FMACTxFdrcIfParity_Int_BitInField_0";
#endif
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].id              = ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].reg             = FMAC_INTERRUPT_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].reg_test        = FMAC_INTERRUPT_REGISTER_8_TESTr;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].field           = TX_FDRC_IF_PARITY_INTf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].mask_field      = TX_FDRC_IF_PARITY_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].bit_in_field    = ARAD_INT_FMAC_TXFDRCIFPARITY_INT_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].name = "FMACTxFdrcIfParity_Int_BitInField_1";
#endif
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].id              = ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].reg             = FMAC_INTERRUPT_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].reg_test        = FMAC_INTERRUPT_REGISTER_8_TESTr;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].field           = TX_FDRC_IF_PARITY_INTf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].mask_field      = TX_FDRC_IF_PARITY_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].bit_in_field    = ARAD_INT_FMAC_TXFDRCIFPARITY_INT_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].name = "FMACTxFdrcIfParity_Int_BitInField_2";
#endif
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].id              = ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].reg             = FMAC_INTERRUPT_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].reg_test        = FMAC_INTERRUPT_REGISTER_8_TESTr;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].field           = TX_FDRC_IF_PARITY_INTf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].mask_field      = TX_FDRC_IF_PARITY_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].bit_in_field    = ARAD_INT_FMAC_TXFDRCIFPARITY_INT_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].name = "FMACTxFdrcIfParity_Int_BitInField_3";
#endif
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].id              = ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].reg             = FMAC_INTERRUPT_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].reg_test        = FMAC_INTERRUPT_REGISTER_8_TESTr;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].field           = TX_FDRC_IF_PARITY_INTf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_8r;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].mask_field      = TX_FDRC_IF_PARITY_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].bit_in_field    = ARAD_INT_FMAC_TXFDRCIFPARITY_INT_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_TXFDRCIFPARITY_INT_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].name = "FMACEcc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].id              = ARAD_INT_FMAC_ECC_1BERRINT;
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].reg             = FMAC_INTERRUPT_REGISTER_9r;
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].reg_test        = FMAC_INTERRUPT_REGISTER_9_TESTr;
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].field           = ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_9r;
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].mask_field      = ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].cnt_reg         = FMAC_ECC_1B_ERR_CNTr;
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_ECC_1BERRINT].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].name = "FMACEcc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].id              = ARAD_INT_FMAC_ECC_2BERRINT;
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].reg             = FMAC_INTERRUPT_REGISTER_9r;
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].reg_test        = FMAC_INTERRUPT_REGISTER_9_TESTr;
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].field           = ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].mask_reg        = FMAC_INTERRUPT_MASK_REGISTER_9r;
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].mask_field      = ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].cnt_reg         = FMAC_ECC_2B_ERR_CNTr;
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FMAC_ECC_2BERRINT].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fmac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_INTREG0].name = "FSRDIntReg0";
#endif
    arad_interrupts[ARAD_INT_FSRD_INTREG0].id              = ARAD_INT_FSRD_INTREG0;
    arad_interrupts[ARAD_INT_FSRD_INTREG0].reg             = FSRD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_INTREG0].reg_test        = FSRD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_INTREG0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FSRD_INTREG0].field           = INT_REG_0f;
    arad_interrupts[ARAD_INT_FSRD_INTREG0].mask_reg        = FSRD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_INTREG0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FSRD_INTREG0].mask_field      = INT_REG_0_INT_MASKf;
    arad_interrupts[ARAD_INT_FSRD_INTREG0].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FSRD_INTREG0].vector_id       = 1;
    arad_interrupts[ARAD_INT_FSRD_INTREG0].vector_info     = &arad_interrupt_tree_fsrd_quadinterruptregister0;
    arad_interrupts[ARAD_INT_FSRD_INTREG0].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_FSRD_INTREG0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_INTREG0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_INTREG0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_INTREG0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_INTREG0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_INTREG0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_INTREG0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_INTREG0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_INTREG1].name = "FSRDIntReg1";
#endif
    arad_interrupts[ARAD_INT_FSRD_INTREG1].id              = ARAD_INT_FSRD_INTREG1;
    arad_interrupts[ARAD_INT_FSRD_INTREG1].reg             = FSRD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_INTREG1].reg_test        = FSRD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_INTREG1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FSRD_INTREG1].field           = INT_REG_1f;
    arad_interrupts[ARAD_INT_FSRD_INTREG1].mask_reg        = FSRD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_INTREG1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FSRD_INTREG1].mask_field      = INT_REG_1_INT_MASKf;
    arad_interrupts[ARAD_INT_FSRD_INTREG1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FSRD_INTREG1].vector_id       = 1;
    arad_interrupts[ARAD_INT_FSRD_INTREG1].vector_info     = &arad_interrupt_tree_fsrd_quadinterruptregister1;
    arad_interrupts[ARAD_INT_FSRD_INTREG1].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_FSRD_INTREG1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_INTREG1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_INTREG1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_INTREG1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_INTREG1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_INTREG1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_INTREG1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_INTREG1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_INTREG2].name = "FSRDIntReg2";
#endif
    arad_interrupts[ARAD_INT_FSRD_INTREG2].id              = ARAD_INT_FSRD_INTREG2;
    arad_interrupts[ARAD_INT_FSRD_INTREG2].reg             = FSRD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_INTREG2].reg_test        = FSRD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_INTREG2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FSRD_INTREG2].field           = INT_REG_2f;
    arad_interrupts[ARAD_INT_FSRD_INTREG2].mask_reg        = FSRD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_INTREG2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FSRD_INTREG2].mask_field      = INT_REG_2_INT_MASKf;
    arad_interrupts[ARAD_INT_FSRD_INTREG2].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FSRD_INTREG2].vector_id       = 1;
    arad_interrupts[ARAD_INT_FSRD_INTREG2].vector_info     = &arad_interrupt_tree_fsrd_quadinterruptregister2;
    arad_interrupts[ARAD_INT_FSRD_INTREG2].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_FSRD_INTREG2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_INTREG2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_INTREG2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_INTREG2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_INTREG2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_INTREG2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_INTREG2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_INTREG2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].name = "FSRDFSRD_0_SYNC_STATUS_CHANGED";
#endif
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].id              = ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].reg_index       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].bit_in_field    = ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].name = "FSRDFSRD_1_SYNC_STATUS_CHANGED";
#endif
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].id              = ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].reg_index       = 1;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].mask_reg_index  = 1;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].bit_in_field    = ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].name = "FSRDFSRD_2_SYNC_STATUS_CHANGED";
#endif
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].id              = ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].reg_index       = 2;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].mask_reg_index  = 2;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].bit_in_field    = ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_BIT_IN_FIELD_0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].vector_id       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_0].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].name = "FSRDFSRD_0_SYNC_STATUS_CHANGED";
#endif
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].id              = ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].reg_index       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].bit_in_field    = ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].name = "FSRDFSRD_1_SYNC_STATUS_CHANGED";
#endif
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].id              = ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].reg_index       = 1;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].mask_reg_index  = 1;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].bit_in_field    = ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].name = "FSRDFSRD_2_SYNC_STATUS_CHANGED";
#endif
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].id              = ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].reg_index       = 2;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].mask_reg_index  = 2;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].bit_in_field    = ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_BIT_IN_FIELD_1;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].vector_id       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_1].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].name = "FSRDFSRD_0_SYNC_STATUS_CHANGED";
#endif
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].id              = ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].reg_index       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].bit_in_field    = ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].name = "FSRDFSRD_1_SYNC_STATUS_CHANGED";
#endif
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].id              = ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].reg_index       = 1;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].mask_reg_index  = 1;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].bit_in_field    = ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].name = "FSRDFSRD_2_SYNC_STATUS_CHANGED";
#endif
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].id              = ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].reg_index       = 2;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].mask_reg_index  = 2;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].bit_in_field    = ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_BIT_IN_FIELD_2;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].vector_id       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_2].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].name = "FSRDFSRD_0_SYNC_STATUS_CHANGED";
#endif
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].id              = ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].reg_index       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].bit_in_field    = ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_SYNCSTATUSCHANGED_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].name = "FSRDFSRD_1_SYNC_STATUS_CHANGED";
#endif
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].id              = ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].reg_index       = 1;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].mask_reg_index  = 1;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].bit_in_field    = ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_SYNCSTATUSCHANGED_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].name = "FSRDFSRD_2_SYNC_STATUS_CHANGED";
#endif
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].id              = ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].reg_index       = 2;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].mask_reg_index  = 2;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].bit_in_field    = ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_BIT_IN_FIELD_3;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].vector_id       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_SYNCSTATUSCHANGED_3].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].name = "FSRDFSRD_0_TXPLLLOCKCHANGED";
#endif
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].id              = ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].reg_index       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].field           = FSRD_N_TXPLL_LOCK_CHANGEDf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].mask_field      = FSRD_N_TXPLL_LOCK_CHANGED_MASKf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].vector_id       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_0_TXPLLLOCKCHANGED].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].name = "FSRDFSRD_1_TXPLLLOCKCHANGED";
#endif
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].id              = ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].reg_index       = 1;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].field           = FSRD_N_TXPLL_LOCK_CHANGEDf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].mask_reg_index  = 1;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].mask_field      = FSRD_N_TXPLL_LOCK_CHANGED_MASKf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].vector_id       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_1_TXPLLLOCKCHANGED].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].name = "FSRDFSRD_2_TXPLLLOCKCHANGED";
#endif
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].id              = ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].reg_index       = 2;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].field           = FSRD_N_TXPLL_LOCK_CHANGEDf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].mask_reg_index  = 2;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].mask_field      = FSRD_N_TXPLL_LOCK_CHANGED_MASKf;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].vector_id       = 0;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].statistics_count            = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].storm_nominal_count         = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].storm_detection_occurrences = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].storm_detection_start_time  = sal_alloc(SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].statistics_count            , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].storm_nominal_count         , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].storm_detection_occurrences , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_FSRD_FSRD_2_TXPLLLOCKCHANGED].storm_detection_start_time  , 0, SOC_DPP_DEFS_GET(unit, nof_instances_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].name = "IDR_Ecc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].id              = ARAD_INT_IDR_ECC_1BERRINT;
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].reg             = IDR_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].reg_test        = IDR_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].field           = ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].mask_reg        = IDR_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].mask_field      = ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].cnt_reg         = IDR_ECC_1B_ERR_CNTr;
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].name = "IDR_Ecc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].id              = ARAD_INT_IDR_ECC_2BERRINT;
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].reg             = IDR_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].reg_test        = IDR_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].field           = ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].mask_reg        = IDR_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].mask_field      = ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].cnt_reg         = IDR_ECC_2B_ERR_CNTr;
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].name = "IDR_ParityErrInt";
#endif
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].id              = ARAD_INT_IDR_PARITYERRINT;
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].reg             = IDR_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].reg_test        = IDR_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].field           = PARITY_ERR_INTf;
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].mask_reg        = IDR_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].mask_field      = PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].cnt_reg         = IDR_PARITY_ERR_CNTr;
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_PARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_PARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_PARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_PARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_PARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_ERRORECC].name = "IDR_ErrorEcc";
#endif
    arad_interrupts[ARAD_INT_IDR_ERRORECC].id              = ARAD_INT_IDR_ERRORECC;
    arad_interrupts[ARAD_INT_IDR_ERRORECC].reg             = IDR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ERRORECC].reg_test        = IDR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_ERRORECC].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_ERRORECC].field           = ERROR_ECCf;
    arad_interrupts[ARAD_INT_IDR_ERRORECC].mask_reg        = IDR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ERRORECC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_ERRORECC].mask_field      = ERROR_ECC_MASKf;
    arad_interrupts[ARAD_INT_IDR_ERRORECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_ERRORECC].vector_id       = 1;
    arad_interrupts[ARAD_INT_IDR_ERRORECC].vector_info     = &arad_interrupt_tree_idr_eccinterruptregister;
    arad_interrupts[ARAD_INT_IDR_ERRORECC].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_IDR_ERRORECC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORECC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORECC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORECC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORECC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORECC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORECC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORECC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].name = "IDR_ErrorFullMulticastRecycle";
#endif
    arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].id              = ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE;
    arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].reg             = IDR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].reg_test        = IDR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].field           = ERROR_FULL_MULTICAST_RECYCLEf;
    arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].mask_reg        = IDR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].mask_field      = ERROR_FULL_MULTICAST_RECYCLE_MASKf;
    arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORFULLMULTICASTRECYCLE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].name = "IDR_ErrorMiniMulticastRecycle";
#endif
    arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].id              = ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE;
    arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].reg             = IDR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].reg_test        = IDR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].field           = ERROR_MINI_MULTICAST_RECYCLEf;
    arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].mask_reg        = IDR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].mask_field      = ERROR_MINI_MULTICAST_RECYCLE_MASKf;
    arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORMINIMULTICASTRECYCLE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].name = "IDR_ErrorOcbMulticastRecycle";
#endif
    arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].id              = ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE;
    arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].reg             = IDR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].reg_test        = IDR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].field           = ERROR_OCB_MULTICAST_RECYCLEf;
    arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].mask_reg        = IDR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].mask_field      = ERROR_OCB_MULTICAST_RECYCLE_MASKf;
    arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERROROCBMULTICASTRECYCLE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].name = "IDR_ErrorOcbUnicastRecycle";
#endif
    arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].id              = ARAD_INT_IDR_ERROROCBUNICASTRECYCLE;
    arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].reg             = IDR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].reg_test        = IDR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].field           = ERROR_OCB_UNICAST_RECYCLEf;
    arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].mask_reg        = IDR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].mask_field      = ERROR_OCB_UNICAST_RECYCLE_MASKf;
    arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERROROCBUNICASTRECYCLE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].name = "IDR_ErrorReassembly";
#endif
    arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].id              = ARAD_INT_IDR_ERRORREASSEMBLY;
    arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].reg             = IDR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].reg_test        = IDR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].field           = ERROR_REASSEMBLYf;
    arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].mask_reg        = IDR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].mask_field      = ERROR_REASSEMBLY_MASKf;
    arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].vector_id       = 1;
    arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].vector_info     = &arad_interrupt_tree_idr_reassemblyinterruptregister;
    arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORREASSEMBLY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].name = "IDR_ErrorTimeout";
#endif
    arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].id              = ARAD_INT_IDR_ERRORTIMEOUT;
    arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].reg             = IDR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].reg_test        = IDR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].field           = ERROR_TIMEOUTf;
    arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].mask_reg        = IDR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].mask_field      = ERROR_TIMEOUT_MASKf;
    arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORTIMEOUT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].name = "IDR_ErrorUnicastRecycle";
#endif
    arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].id              = ARAD_INT_IDR_ERRORUNICASTRECYCLE;
    arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].reg             = IDR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].reg_test        = IDR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].field           = ERROR_UNICAST_RECYCLEf;
    arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].mask_reg        = IDR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].mask_field      = ERROR_UNICAST_RECYCLE_MASKf;
    arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_ERRORUNICASTRECYCLE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].name = "IDR_MmuEcc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].id              = ARAD_INT_IDR_MMUECC_1BERRINT;
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].reg             = IDR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].reg_test        = IDR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].field           = MMU_ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].mask_reg        = IDR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].mask_field      = MMU_ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].cnt_reg         = IDR_ECC_1B_ERR_CNTr;
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_MMUECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].name = "IDR_MmuEcc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].id              = ARAD_INT_IDR_MMUECC_2BERRINT;
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].reg             = IDR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].reg_test        = IDR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].field           = MMU_ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].mask_reg        = IDR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].mask_field      = MMU_ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].cnt_reg         = IDR_ECC_2B_ERR_CNTr;
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_MMUECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].name = "IDR_ReassemblyErrorGeneralIdle";
#endif
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].id              = ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].reg             = IDR_REASSEMBLY_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].reg_test        = IDR_REASSEMBLY_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].field           = REASSEMBLY_ERROR_GENERAL_IDLEf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].mask_reg        = IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].mask_field      = REASSEMBLY_ERROR_GENERAL_IDLE_MASKf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALIDLE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].name = "IDR_ReassemblyErrorGeneralMOP";
#endif
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].id              = ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].reg             = IDR_REASSEMBLY_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].reg_test        = IDR_REASSEMBLY_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].field           = REASSEMBLY_ERROR_GENERAL_MOPf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].mask_reg        = IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].mask_field      = REASSEMBLY_ERROR_GENERAL_MOP_MASKf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORGENERALMOP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].name = "IDR_ReassemblyErrorMaximumDP";
#endif
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].id              = ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].reg             = IDR_REASSEMBLY_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].reg_test        = IDR_REASSEMBLY_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].field           = REASSEMBLY_ERROR_MAXIMUM_DPf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].mask_reg        = IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].mask_field      = REASSEMBLY_ERROR_MAXIMUM_DP_MASKf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMDP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].name = "IDR_ReassemblyErrorMaximumOriginalSize";
#endif
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].id              = ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].reg             = IDR_REASSEMBLY_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].reg_test        = IDR_REASSEMBLY_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].field           = REASSEMBLY_ERROR_MAXIMUM_ORIGINAL_SIZEf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].mask_reg        = IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].mask_field      = REASSEMBLY_ERROR_MAXIMUM_ORIGINAL_SIZE_MASKf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMORIGINALSIZE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].name = "IDR_ReassemblyErrorMaximumSize";
#endif
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].id              = ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].reg             = IDR_REASSEMBLY_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].reg_test        = IDR_REASSEMBLY_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].field           = REASSEMBLY_ERROR_MAXIMUM_SIZEf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].mask_reg        = IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].mask_field      = REASSEMBLY_ERROR_MAXIMUM_SIZE_MASKf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMAXIMUMSIZE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].name = "IDR_ReassemblyErrorMinimumOriginalSize";
#endif
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].id              = ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].reg             = IDR_REASSEMBLY_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].reg_test        = IDR_REASSEMBLY_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].field           = REASSEMBLY_ERROR_MINIMUM_ORIGINAL_SIZEf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].mask_reg        = IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].mask_field      = REASSEMBLY_ERROR_MINIMUM_ORIGINAL_SIZE_MASKf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMORIGINALSIZE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].name = "IDR_ReassemblyErrorMinimumSize";
#endif
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].id              = ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].reg             = IDR_REASSEMBLY_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].reg_test        = IDR_REASSEMBLY_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].field           = REASSEMBLY_ERROR_MINIMUM_SIZEf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].mask_reg        = IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].mask_field      = REASSEMBLY_ERROR_MINIMUM_SIZE_MASKf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORMINIMUMSIZE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].name = "IDR_ReassemblyErrorNoDP";
#endif
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].id              = ARAD_INT_IDR_REASSEMBLYERRORNODP;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].reg             = IDR_REASSEMBLY_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].reg_test        = IDR_REASSEMBLY_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].field           = REASSEMBLY_ERROR_NO_DPf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].mask_reg        = IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].mask_field      = REASSEMBLY_ERROR_NO_DP_MASKf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNODP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].name = "IDR_ReassemblyErrorNoPCB";
#endif
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].id              = ARAD_INT_IDR_REASSEMBLYERRORNOPCB;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].reg             = IDR_REASSEMBLY_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].reg_test        = IDR_REASSEMBLY_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].field           = REASSEMBLY_ERROR_NO_PCBf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].mask_reg        = IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].mask_field      = REASSEMBLY_ERROR_NO_PCB_MASKf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOPCB].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].name = "IDR_ReassemblyErrorNoSopPCB";
#endif
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].id              = ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].reg             = IDR_REASSEMBLY_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].reg_test        = IDR_REASSEMBLY_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].field           = REASSEMBLY_ERROR_NO_SOP_PCBf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].mask_reg        = IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].mask_field      = REASSEMBLY_ERROR_NO_SOP_PCB_MASKf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORNOSOPPCB].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].name = "IDR_ReassemblyErrorUnexpectedEOP";
#endif
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].id              = ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].reg             = IDR_REASSEMBLY_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].reg_test        = IDR_REASSEMBLY_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].field           = REASSEMBLY_ERROR_UNEXPECTED_EOPf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].mask_reg        = IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].mask_field      = REASSEMBLY_ERROR_UNEXPECTED_EOP_MASKf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDEOP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].name = "IDR_ReassemblyErrorUnexpectedMOP";
#endif
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].id              = ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].reg             = IDR_REASSEMBLY_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].reg_test        = IDR_REASSEMBLY_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].field           = REASSEMBLY_ERROR_UNEXPECTED_MOPf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].mask_reg        = IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].mask_field      = REASSEMBLY_ERROR_UNEXPECTED_MOP_MASKf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDMOP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].name = "IDR_ReassemblyErrorUnexpectedSOP";
#endif
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].id              = ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].reg             = IDR_REASSEMBLY_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].reg_test        = IDR_REASSEMBLY_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].reg_index       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].field           = REASSEMBLY_ERROR_UNEXPECTED_SOPf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].mask_reg        = IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].mask_field      = REASSEMBLY_ERROR_UNEXPECTED_SOP_MASKf;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].vector_id       = 0;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IDR_REASSEMBLYERRORUNEXPECTEDSOP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IDR * sizeof(uint32));

    
    if(!SOC_IS_ARDON(unit)) { 
    
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].name = "IHB_BadChannelNum";
#endif
        arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].id              = ARAD_INT_IHB_BADCHANNELNUM;
        arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].field           = BAD_CHANNEL_NUMf;
        arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].mask_field      = BAD_CHANNEL_NUM_MASKf;
        arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_BADCHANNELNUM].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].name = "IHB_BadLkpType";
#endif
    arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].id              = ARAD_INT_IHB_BADLKPTYPE;
        arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].field           = BAD_LKP_TYPEf;
        arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].mask_field      = BAD_LKP_TYPE_MASKf;
        arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_BADLKPTYPE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].name = "IHB_BadLrnType";
#endif
        arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].id              = ARAD_INT_IHB_BADLRNTYPE;
        arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].field           = BAD_LRN_TYPEf;
        arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].mask_field      = BAD_LRN_TYPE_MASKf;
        arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_BADLRNTYPE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].name = "IHB_Ecc_1bErrInt";
#endif
        arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].id              = ARAD_INT_IHB_ECC_1BERRINT;
        arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].field           = ECC_1B_ERR_INTf;
        arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].mask_field      = ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].cnt_reg         = IHB_ECC_1B_ERR_CNTr;
        arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_ECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));

  
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].name = "IHB_Ecc_2bErrInt";
#endif
        arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].id              = ARAD_INT_IHB_ECC_2BERRINT;
        arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].field           = ECC_2B_ERR_INTf;
        arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].mask_field      = ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].cnt_reg         = IHB_ECC_2B_ERR_CNTr;
        arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_ECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    }

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].name = "IHB_FecEntryAccessedInt";
#endif
    arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].id              = ARAD_INT_IHB_FECENTRYACCESSEDINT;
    arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].reg             = IHB_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].field           = FEC_ENTRY_ACCESSED_INTf;
    arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].mask_field      = FEC_ENTRY_ACCESSED_INT_MASKf;
    arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_FECENTRYACCESSEDINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));

    
    if(!SOC_IS_ARDON(unit)) {

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].name = "IHB_FlpFifoFull";
#endif
        arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].id              = ARAD_INT_IHB_FLPFIFOFULL;
        arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].field           = FLP_FIFO_FULLf;
        arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].mask_field      = FLP_FIFO_FULL_MASKf;
        arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_FLPFIFOFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].name = "IHB_FlpLookupTimeout";
#endif
        arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].id              = ARAD_INT_IHB_FLPLOOKUPTIMEOUT;    
        arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].field           = FLP_LOOKUP_TIMEOUTf;
        arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].mask_field      = FLP_LOOKUP_TIMEOUT_MASKf;
        arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_FLPLOOKUPTIMEOUT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));



#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_INFOOVF].name = "IHB_InfoOvf";
#endif
        arad_interrupts[ARAD_INT_IHB_INFOOVF].id              = ARAD_INT_IHB_INFOOVF;
        arad_interrupts[ARAD_INT_IHB_INFOOVF].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_INFOOVF].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_INFOOVF].reg_index       = 0;
#ifdef BCM_88660_A0
        if (SOC_IS_ARADPLUS(unit)) {
            arad_interrupts[ARAD_INT_IHB_INFOOVF].field      = CPU_INFO_REPLY_OVFf; 
        } else
#endif     
        {
            arad_interrupts[ARAD_INT_IHB_INFOOVF].field      = INFO_OVFf;   
        }     
        arad_interrupts[ARAD_INT_IHB_INFOOVF].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_INFOOVF].mask_reg_index  = 0;
#ifdef BCM_88660_A0
        if (SOC_IS_ARADPLUS(unit)) {
            arad_interrupts[ARAD_INT_IHB_INFOOVF].mask_field      = CPU_INFO_REPLY_OVF_MASKf; 
        } else
#endif     
        {
            arad_interrupts[ARAD_INT_IHB_INFOOVF].mask_field      = INFO_OVF_MASKf;   
        }    
        arad_interrupts[ARAD_INT_IHB_INFOOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_INFOOVF].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_INFOOVF].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_INFOOVF].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_INFOOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_INFOOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_INFOOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_INFOOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_INFOOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_INFOOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_INFOOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_INFOOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    }

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].name = "IHB_InvalidDestinationValid";
#endif
    arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].id              = ARAD_INT_IHB_INVALIDDESTINATIONVALID;
    arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].reg             = IHB_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].field           = INVALID_DESTINATION_VALIDf;
    arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].mask_field      = INVALID_DESTINATION_VALID_MASKf;
    arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_INVALIDDESTINATIONVALID].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].name = "IHB_LbEcmpLagUseSameHashInt";
#endif
    arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].id              = ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT;
    arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].reg             = IHB_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].field           = LB_ECMP_LAG_USE_SAME_HASH_INTf;
    arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].mask_field      = LB_ECMP_LAG_USE_SAME_HASH_INT_MASKf;
    arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_LBECMPLAGUSESAMEHASHINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].name = "IHB_LbVectorIndexIllegalCalcInt";
#endif
    arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].id              = ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT;
    arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].reg             = IHB_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].field           = LB_VECTOR_INDEX_ILLEGAL_CALC_INTf;
    arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].mask_field      = LB_VECTOR_INDEX_ILLEGAL_CALC_INT_MASKf;
    arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_LBVECTORINDEXILLEGALCALCINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));

    
    if(!SOC_IS_ARDON(unit)) {    
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].name = "IHB_LookupReplyOvf";
#endif
        arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].id              = ARAD_INT_IHB_LOOKUPREPLYOVF;
        arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].reg_index       = 0;
#ifdef BCM_88660_A0
        if (SOC_IS_ARADPLUS(unit)) {    
            arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].field           = CPU_LOOKUP_REPLY_OVFf;    
        } else
#endif 
        {    
            arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].field           = LOOKUP_REPLY_OVFf;
        }
        arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].mask_reg_index  = 0;
#ifdef BCM_88660_A0
        if (SOC_IS_ARADPLUS(unit)) {    
            arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].mask_field           = CPU_LOOKUP_REPLY_OVF_MASKf;    
        } else
#endif 
        {    
            arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].mask_field      = LOOKUP_REPLY_OVF_MASKf;
        }    
        arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_LOOKUPREPLYOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].name = "IHB_NifPhysicalErr";
#endif
        arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].id              = ARAD_INT_IHB_NIFPHYSICALERR;
        arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].field           = NIF_PHYSICAL_ERRf;
        arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].mask_field      = NIF_PHYSICAL_ERR_MASKf;
        arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_NIFPHYSICALERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));

    
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].name = "IHB_NifRxFifoOvf";
#endif
        arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].id              = ARAD_INT_IHB_NIFRXFIFOOVF;
        arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].field           = NIF_RX_FIFO_OVFf;
        arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].mask_field      = NIF_RX_FIFO_OVF_MASKf;
        arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_NIFRXFIFOOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].name = "IHB_NifTxFifoFull";
#endif
        arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].id              = ARAD_INT_IHB_NIFTXFIFOFULL;
        arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].field           = NIF_TX_FIFO_FULLf;
        arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].mask_field      = NIF_TX_FIFO_FULL_MASKf;
        arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_NIFTXFIFOFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].name = "IHB_OamBfdMisconfigInt";
#endif
        arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].id              = ARAD_INT_IHB_OAMBFDMISCONFIGINT;
        arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].field           = OAM_BFD_MISCONFIG_INTf;
        arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].mask_field      = OAM_BFD_MISCONFIG_INT_MASKf;
        arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_OAMBFDMISCONFIGINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].name = "IHB_OemaInterruptOne";
#endif
        arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].id              = ARAD_INT_IHB_OEMAINTERRUPTONE;
        arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].field           = OEMA_INTERRUPT_ONEf;
        arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].mask_field      = OEMA_INTERRUPT_ONE_MASKf;
        arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].vector_id       = 1;
        arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].vector_info     = &arad_interrupt_tree_ihb_oemainterruptregisterone;
        arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAINTERRUPTONE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
  
  
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].name = "IHB_OembInterruptOne";
#endif
        arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].id              = ARAD_INT_IHB_OEMBINTERRUPTONE;
        arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].field           = OEMB_INTERRUPT_ONEf;
        arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].mask_field      = OEMB_INTERRUPT_ONE_MASKf;
        arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].vector_id       = 1;
        arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].vector_info     = &arad_interrupt_tree_ihb_oembinterruptregisterone;
        arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBINTERRUPTONE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    }

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].name = "IHB_ParityErrInt";
#endif
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].id              = ARAD_INT_IHB_PARITYERRINT;
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].reg             = IHB_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].field           = PARITY_ERR_INTf;
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].mask_field      = PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].cnt_reg         = IHB_PARITY_ERR_CNTr;
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_PARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_PARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_PARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_PARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_PARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));

    
#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].name = "IHB_RpfDestNotFecPtrInt";
#endif
    arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].id              = ARAD_INT_IHB_RPFDESTNOTFECPTRINT;
         
    if(!SOC_IS_ARDON(unit)) {
        arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].field           = RPF_DEST_NOT_FEC_PTR_INTf;
        arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].mask_field      = RPF_DEST_NOT_FEC_PTR_INT_MASKf;
        arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_RPFDESTNOTFECPTRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].name = "IHB_RxBrokenRecord";
#endif
        arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].id              = ARAD_INT_IHB_RXBROKENRECORD;
        arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].field           = RX_BROKEN_RECORDf;
        arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].mask_field      = RX_BROKEN_RECORD_MASKf;
        arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_RXBROKENRECORD].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    }
#ifdef BCM_88660_A0

    if (SOC_IS_ARADPLUS(unit) && !SOC_IS_ARDON(unit)) {

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].name = "IHB_CpuInfoReplyValid";
#endif
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].id              = ARAD_INT_IHB_CPUINFOREPLYVALID;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].field           = CPU_INFO_REPLY_VALIDf;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].mask_field      = CPU_INFO_REPLY_VALID_MASKf;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYVALID].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].name = "IHB_CpuInfoReplyErr";
#endif
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].id              = ARAD_INT_IHB_CPUINFOREPLYERR;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].field           = CPU_INFO_REPLY_ERRf;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].mask_field      = CPU_INFO_REPLY_ERR_MASKf;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_CPUINFOREPLYERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));

    } 

#endif 

 
    if(!SOC_IS_ARDON(unit)) {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].name = "IHB_SeqRxBigerSeqExpAndSmallerSeqTx";
#endif
        arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].id              = ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX;   
        arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].field           = SEQ_RX_BIGER_SEQ_EXP_AND_SMALLER_SEQ_TXf;
        arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].mask_field      = SEQ_RX_BIGER_SEQ_EXP_AND_SMALLER_SEQ_TX_MASKf;
        arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_SEQRXBIGERSEQEXPANDSMALLERSEQTX].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].name = "IHB_SeqRxSmallerSeqExpOrBiggerEqSeqTx";
#endif
        arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].id              = ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX;
        arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].reg             = IHB_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].field           = SEQ_RX_SMALLER_SEQ_EXP_OR_BIGGER_EQ_SEQ_TXf;
        arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].mask_field      = SEQ_RX_SMALLER_SEQ_EXP_OR_BIGGER_EQ_SEQ_TX_MASKf;
        arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHB_SEQRXSMALLERSEQEXPORBIGGEREQSEQTX].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    }

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].name = "IHB_TcamProtectionError";
#endif
    arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].id              = ARAD_INT_IHB_TCAMPROTECTIONERROR;
    arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].reg             = IHB_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].field           = TCAM_PROTECTION_ERRORf;
    arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].mask_field      = TCAM_PROTECTION_ERROR_MASKf;
    arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_TCAMPROTECTIONERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].name = "IHB_TcamQueryFailureValid";
#endif
    arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].id              = ARAD_INT_IHB_TCAMQUERYFAILUREVALID;
    arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].reg             = IHB_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].reg_test        = IHB_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].field           = TCAM_QUERY_FAILURE_VALIDf;
    arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].mask_reg        = IHB_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].mask_field      = TCAM_QUERY_FAILURE_VALID_MASKf;
    arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_TCAMQUERYFAILUREVALID].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].name = "IHB_OemaErrorCamTableFull";
#endif
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].id              = ARAD_INT_IHB_OEMAERRORCAMTABLEFULL;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].reg             = PPDB_A_OEMA_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].reg_test        = IHB_OEMA_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].field           = OEMA_ERROR_CAM_TABLE_FULLf;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].mask_reg        = IHB_OEMA_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].mask_field      = OEMA_ERROR_CAM_TABLE_FULL_MASKf;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].interrupt_clear_param1 = (void*)(&ARAD_INT_IHB_OEMAERRORCAMTABLEFULL_read_fifo);
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAERRORCAMTABLEFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].name = "IHB_OemaErrorDeleteUnknownKey";
#endif
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].id              = ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].reg             = PPDB_A_OEMA_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].reg_test        = IHB_OEMA_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].field           = OEMA_ERROR_DELETE_UNKNOWN_KEYf;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].mask_reg        = IHB_OEMA_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].mask_field      = OEMA_ERROR_DELETE_UNKNOWN_KEY_MASKf;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].interrupt_clear_param1 = (void*)(&ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY_read_fifo);
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAERRORDELETEUNKNOWNKEY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].name = "IHB_OemaErrorReachedMaxEntryLimit";
#endif
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].id              = ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].reg             = PPDB_A_OEMA_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].reg_test        = IHB_OEMA_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].field           = OEMA_ERROR_REACHED_MAX_ENTRY_LIMITf;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].mask_reg        = IHB_OEMA_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].mask_field      = OEMA_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].interrupt_clear_param1 = (void*)(&ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT_read_fifo);
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAERRORREACHEDMAXENTRYLIMIT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].name = "IHB_OemaErrorTableCoherency";
#endif
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].id              = ARAD_INT_IHB_OEMAERRORTABLECOHERENCY;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].reg             = PPDB_A_OEMA_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].reg_test        = IHB_OEMA_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].field           = OEMA_ERROR_TABLE_COHERENCYf;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].mask_reg        = IHB_OEMA_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].mask_field      = OEMA_ERROR_TABLE_COHERENCY_MASKf;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].interrupt_clear_param1 = (void*)(&ARAD_INT_IHB_OEMAERRORTABLECOHERENCY_read_fifo);
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAERRORTABLECOHERENCY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].name = "IHB_OemaManagementCompleted";
#endif
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].id              = ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].reg             = PPDB_A_OEMA_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].reg_test        = IHB_OEMA_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].field           = OEMA_MANAGEMENT_COMPLETEDf;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].mask_reg        = IHB_OEMA_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].mask_field      = OEMA_MANAGEMENT_COMPLETED_MASKf;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTCOMPLETED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].name = "IHB_OemaManagementUnitFailureValid";
#endif
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].id              = ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].reg             = PPDB_A_OEMA_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].reg_test        = IHB_OEMA_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].field           = OEMA_MANAGEMENT_UNIT_FAILURE_VALIDf;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].mask_reg        = IHB_OEMA_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].mask_field      = OEMA_MANAGEMENT_UNIT_FAILURE_VALID_MASKf;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAMANAGEMENTUNITFAILUREVALID].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].name = "IHB_OemaWarningInsertedExisting";
#endif
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].id              = ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING;
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].reg             = PPDB_A_OEMA_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].reg_test        = IHB_OEMA_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].field           = OEMA_WARNING_INSERTED_EXISTINGf;
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].mask_reg        = IHB_OEMA_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].mask_field      = OEMA_WARNING_INSERTED_EXISTING_MASKf;
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].interrupt_clear_param1 = (void*)(&ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING_read_fifo);
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMAWARNINGINSERTEDEXISTING].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].name = "IHB_OembErrorCamTableFull";
#endif
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].id              = ARAD_INT_IHB_OEMBERRORCAMTABLEFULL;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].reg             = PPDB_A_OEMB_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].reg_test        = IHB_OEMB_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].field           = OEMB_ERROR_CAM_TABLE_FULLf;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].mask_reg        = IHB_OEMB_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].mask_field      = OEMB_ERROR_CAM_TABLE_FULL_MASKf;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].interrupt_clear_param1 = (void*)(&ARAD_INT_IHB_OEMBERRORCAMTABLEFULL_read_fifo);
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBERRORCAMTABLEFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].name = "IHB_OembErrorDeleteUnknownKey";
#endif
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].id              = ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].reg             = PPDB_A_OEMB_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].reg_test        = IHB_OEMB_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].field           = OEMB_ERROR_DELETE_UNKNOWN_KEYf;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].mask_reg        = IHB_OEMB_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].mask_field      = OEMB_ERROR_DELETE_UNKNOWN_KEY_MASKf;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].interrupt_clear_param1 = (void*)(&ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY_read_fifo);
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBERRORDELETEUNKNOWNKEY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].name = "IHB_OembErrorReachedMaxEntryLimit";
#endif
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].id              = ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].reg             = PPDB_A_OEMB_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].reg_test        = IHB_OEMB_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].field           = OEMB_ERROR_REACHED_MAX_ENTRY_LIMITf;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].mask_reg        = IHB_OEMB_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].mask_field      = OEMB_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].interrupt_clear_param1 = (void*)(&ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT_read_fifo);
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBERRORREACHEDMAXENTRYLIMIT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].name = "IHB_OembErrorTableCoherency";
#endif
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].id              = ARAD_INT_IHB_OEMBERRORTABLECOHERENCY;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].reg             = PPDB_A_OEMB_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].reg_test        = IHB_OEMB_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].field           = OEMB_ERROR_TABLE_COHERENCYf;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].mask_reg        = IHB_OEMB_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].mask_field      = OEMB_ERROR_TABLE_COHERENCY_MASKf;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].interrupt_clear_param1 = (void*)(&ARAD_INT_IHB_OEMBERRORTABLECOHERENCY_read_fifo);
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBERRORTABLECOHERENCY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].name = "IHB_OembManagementCompleted";
#endif
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].id              = ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].reg             = PPDB_A_OEMB_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].reg_test        = IHB_OEMB_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].field           = OEMB_MANAGEMENT_COMPLETEDf;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].mask_reg        = IHB_OEMB_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].mask_field      = OEMB_MANAGEMENT_COMPLETED_MASKf;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTCOMPLETED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].name = "IHB_OembManagementUnitFailureValid";
#endif
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].id              = ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].reg             = PPDB_A_OEMB_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].reg_test        = IHB_OEMB_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].field           = OEMB_MANAGEMENT_UNIT_FAILURE_VALIDf;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].mask_reg        = IHB_OEMB_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].mask_field      = OEMB_MANAGEMENT_UNIT_FAILURE_VALID_MASKf;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBMANAGEMENTUNITFAILUREVALID].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].name = "IHB_OembWarningInsertedExisting";
#endif
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].id              = ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING;
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].reg             = PPDB_A_OEMB_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].reg_test        = IHB_OEMB_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].field           = OEMB_WARNING_INSERTED_EXISTINGf;
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].mask_reg        = IHB_OEMB_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].mask_field      = OEMB_WARNING_INSERTED_EXISTING_MASKf;
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].interrupt_clear_param1 = (void*)(&ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING_read_fifo);
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHB_OEMBWARNINGINSERTEDEXISTING].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHB * sizeof(uint32));

    
    if(!SOC_IS_ARDON(unit)) {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].name = "IHP_Ecc_1bErrInt";
#endif
        arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].id              = ARAD_INT_IHP_ECC_1BERRINT;
        arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].reg             = IHP_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].reg_test        = IHP_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].field           = ECC_1B_ERR_INTf;
        arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].mask_reg        = IHP_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].mask_field      = ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].cnt_reg         = IHP_ECC_1B_ERR_CNTr;
        arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_ECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].name = "IHP_Ecc_2bErrInt";
#endif
        arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].id              = ARAD_INT_IHP_ECC_2BERRINT;
        arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].reg             = IHP_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].reg_test        = IHP_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].field           = ECC_2B_ERR_INTf;
        arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].mask_reg        = IHP_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].mask_field      = ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].cnt_reg         = IHP_ECC_2B_ERR_CNTr;
        arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_ECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    }

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].name = "IHP_IllegelAddressEncountered";
#endif
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].id              = ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED;
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].reg             = IHP_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].reg_test        = IHP_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].field           = ILLEGEL_ADDRESS_ENCOUNTEREDf;
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].mask_reg        = IHP_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].mask_field      = ILLEGEL_ADDRESS_ENCOUNTERED_MASKf;
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED_read_fifo);
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ILLEGELADDRESSENCOUNTERED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


    if(!SOC_IS_ARDON(unit)) {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].name = "IHP_IsaInterruptOne";
#endif
        arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].id              = ARAD_INT_IHP_ISAINTERRUPTONE;
        arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].reg             = IHP_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].reg_test        = IHP_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].field           = ISA_INTERRUPT_ONEf;
        arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].mask_reg        = IHP_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].mask_field      = ISA_INTERRUPT_ONE_MASKf;
        arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].vector_id       = 1;
        arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].vector_info     = &arad_interrupt_tree_ihp_isainterruptregisterone;
        arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_ISAINTERRUPTONE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].name = "IHP_IsbInterruptOne";
#endif
        arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].id              = ARAD_INT_IHP_ISBINTERRUPTONE;
        arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].reg             = IHP_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].reg_test        = IHP_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].field           = ISB_INTERRUPT_ONEf;
        arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].mask_reg        = IHP_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].mask_field      = ISB_INTERRUPT_ONE_MASKf;
        arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].vector_id       = 1;
        arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].vector_info     = &arad_interrupt_tree_ihp_isbinterruptregisterone;
        arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_ISBINTERRUPTONE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].name = "IHP_MactInterruptOne";
#endif
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].id              = ARAD_INT_IHP_MACTINTERRUPTONE;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].reg             = IHP_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].reg_test        = IHP_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].field           = MACT_INTERRUPT_ONEf;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].mask_reg        = IHP_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].mask_field      = MACT_INTERRUPT_ONE_MASKf;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].vector_id       = 1;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].vector_info     = &arad_interrupt_tree_ihp_mactinterruptregisterone;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTONE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));

 
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].name = "IHP_MactInterruptTwo";
#endif
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].id              = ARAD_INT_IHP_MACTINTERRUPTTWO;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].reg             = IHP_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].reg_test        = IHP_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].field           = MACT_INTERRUPT_TWOf;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].mask_reg        = IHP_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].mask_field      = MACT_INTERRUPT_TWO_MASKf;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].vector_id       = 1;
#ifdef BCM_88660_A0
        if (SOC_IS_ARADPLUS(unit)) {
            arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].vector_info     = &arad_interrupt_tree_ihp_largeeminterruptregistertwo_aradplus;
        } else 
#endif     
        {    
            arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].vector_info     = &arad_interrupt_tree_ihp_largeeminterruptregistertwo;
        }
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTWO].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    }
#ifdef BCM_88660_A0

    if (SOC_IS_ARADPLUS(unit) && (SOC_IS_ARDON(unit) == 0x0)) {

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].name = "IHP_MactInterruptThree";
#endif
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].id              = ARAD_INT_IHP_MACTINTERRUPTTHREE;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].reg             = IHP_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].reg_test        = IHP_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].field           = MACT_INTERRUPT_THREEf;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].mask_reg        = IHP_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].mask_field      = MACT_INTERRUPT_THREE_MASKf;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].vector_id       = 1;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].vector_info     = &arad_interrupt_tree_ihp_largeeminterruptregisterthree;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTINTERRUPTTHREE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    } 
    
#endif 

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].name = "IHP_MaxHeaderStackExceeded";
#endif
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].id              = ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED;
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].reg             = IHP_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].reg_test        = IHP_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].field           = MAX_HEADER_STACK_EXCEEDEDf;
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].mask_reg        = IHP_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].mask_field      = MAX_HEADER_STACK_EXCEEDED_MASKf;
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED_read_fifo);
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MAXHEADERSTACKEXCEEDED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].name = "IHP_MplsLabelTerminationError";
#endif
    arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].id              = ARAD_INT_IHP_MPLSLABELTERMINATIONERROR;

    if(!SOC_IS_ARDON(unit)) {
        arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].reg             = IHP_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].reg_test        = IHP_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].field           = MPLS_LABEL_TERMINATION_ERRORf;
        arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].mask_reg        = IHP_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].mask_field      = MPLS_LABEL_TERMINATION_ERROR_MASKf;
        arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MPLSLABELTERMINATIONERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    }

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].name = "IHP_ParityErrInt";
#endif
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].id              = ARAD_INT_IHP_PARITYERRINT;
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].reg             = IHP_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].reg_test        = IHP_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].field           = PARITY_ERR_INTf;
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].mask_reg        = IHP_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].mask_field      = PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].cnt_reg         = IHP_PARITY_ERR_CNTr;
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_PARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_PARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_PARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_PARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_PARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


    if(!SOC_IS_ARDON(unit)) {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].name = "IHP_TtLifBankContention";
#endif
        arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].id              = ARAD_INT_IHP_TTLIFBANKCONTENTION;
        arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].reg             = IHP_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].reg_test        = IHP_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].field           = TT_LIF_BANK_CONTENTIONf;
        arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].mask_reg        = IHP_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].mask_field      = TT_LIF_BANK_CONTENTION_MASKf;
        arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_TTLIFBANKCONTENTION].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
  

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].name = "IHP_VtLifBankContention";
#endif
        arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].id              = ARAD_INT_IHP_VTLIFBANKCONTENTION;
        arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].reg             = IHP_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].reg_test        = IHP_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].field           = VT_LIF_BANK_CONTENTIONf;
        arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].mask_reg        = IHP_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].mask_field      = VT_LIF_BANK_CONTENTION_MASKf;
        arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_VTLIFBANKCONTENTION].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    }

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].name = "IHP_IsaErrorCamTableFull";
#endif
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].id              = ARAD_INT_IHP_ISAERRORCAMTABLEFULL;
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].reg             = IHP_ISA_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].reg_test        = IHP_ISA_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].field           = ISA_ERROR_CAM_TABLE_FULLf;
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].mask_reg        = IHP_ISA_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].mask_field      = ISA_ERROR_CAM_TABLE_FULL_MASKf;
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_ISAERRORCAMTABLEFULL_read_fifo);
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAERRORCAMTABLEFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].name = "IHP_IsaErrorDeleteUnknownKey";
#endif
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].id              = ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY;
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].reg             = IHP_ISA_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].reg_test        = IHP_ISA_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].field           = ISA_ERROR_DELETE_UNKNOWN_KEYf;
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].mask_reg        = IHP_ISA_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].mask_field      = ISA_ERROR_DELETE_UNKNOWN_KEY_MASKf;
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY_read_fifo);
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAERRORDELETEUNKNOWNKEY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].name = "IHP_IsaErrorReachedMaxEntryLimit";
#endif
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].id              = ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT;
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].reg             = IHP_ISA_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].reg_test        = IHP_ISA_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].field           = ISA_ERROR_REACHED_MAX_ENTRY_LIMITf;
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].mask_reg        = IHP_ISA_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].mask_field      = ISA_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf;
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT_read_fifo);
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAERRORREACHEDMAXENTRYLIMIT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].name = "IHP_IsaErrorTableCoherency";
#endif
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].id              = ARAD_INT_IHP_ISAERRORTABLECOHERENCY;
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].reg             = IHP_ISA_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].reg_test        = IHP_ISA_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].field           = ISA_ERROR_TABLE_COHERENCYf;
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].mask_reg        = IHP_ISA_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].mask_field      = ISA_ERROR_TABLE_COHERENCY_MASKf;
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_ISAERRORTABLECOHERENCY_read_fifo);
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAERRORTABLECOHERENCY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].name = "IHP_IsaManagementCompleted";
#endif
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].id              = ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].reg             = IHP_ISA_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].reg_test        = IHP_ISA_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].field           = ISA_MANAGEMENT_COMPLETEDf;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].mask_reg        = IHP_ISA_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].mask_field      = ISA_MANAGEMENT_COMPLETED_MASKf;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTCOMPLETED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].name = "IHP_IsaManagementUnitFailureValid";
#endif
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].id              = ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].reg             = IHP_ISA_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].reg_test        = IHP_ISA_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].field           = ISA_MANAGEMENT_UNIT_FAILURE_VALIDf;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].mask_reg        = IHP_ISA_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].mask_field      = ISA_MANAGEMENT_UNIT_FAILURE_VALID_MASKf;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAMANAGEMENTUNITFAILUREVALID].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].name = "IHP_IsaWarningInsertedExisting";
#endif
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].id              = ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING;
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].reg             = IHP_ISA_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].reg_test        = IHP_ISA_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].field           = ISA_WARNING_INSERTED_EXISTINGf;
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].mask_reg        = IHP_ISA_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].mask_field      = ISA_WARNING_INSERTED_EXISTING_MASKf;
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING_read_fifo);
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISAWARNINGINSERTEDEXISTING].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].name = "IHP_IsbErrorCamTableFull";
#endif
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].id              = ARAD_INT_IHP_ISBERRORCAMTABLEFULL;
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].reg             = IHP_ISB_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].reg_test        = IHP_ISB_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].field           = ISB_ERROR_CAM_TABLE_FULLf;
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].mask_reg        = IHP_ISB_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].mask_field      = ISB_ERROR_CAM_TABLE_FULL_MASKf;
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_ISBERRORCAMTABLEFULL_read_fifo);
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBERRORCAMTABLEFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].name = "IHP_IsbErrorDeleteUnknownKey";
#endif
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].id              = ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY;
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].reg             = IHP_ISB_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].reg_test        = IHP_ISB_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].field           = ISB_ERROR_DELETE_UNKNOWN_KEYf;
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].mask_reg        = IHP_ISB_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].mask_field      = ISB_ERROR_DELETE_UNKNOWN_KEY_MASKf;
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY_read_fifo);
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBERRORDELETEUNKNOWNKEY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].name = "IHP_IsbErrorReachedMaxEntryLimit";
#endif
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].id              = ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT;
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].reg             = IHP_ISB_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].reg_test        = IHP_ISB_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].field           = ISB_ERROR_REACHED_MAX_ENTRY_LIMITf;
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].mask_reg        = IHP_ISB_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].mask_field      = ISB_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf;
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT_read_fifo);
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBERRORREACHEDMAXENTRYLIMIT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].name = "IHP_IsbErrorTableCoherency";
#endif
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].id              = ARAD_INT_IHP_ISBERRORTABLECOHERENCY;
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].reg             = IHP_ISB_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].reg_test        = IHP_ISB_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].field           = ISB_ERROR_TABLE_COHERENCYf;
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].mask_reg        = IHP_ISB_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].mask_field      = ISB_ERROR_TABLE_COHERENCY_MASKf;
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_ISBERRORTABLECOHERENCY_read_fifo);
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBERRORTABLECOHERENCY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].name = "IHP_IsbManagementCompleted";
#endif
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].id              = ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].reg             = IHP_ISB_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].reg_test        = IHP_ISB_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].field           = ISB_MANAGEMENT_COMPLETEDf;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].mask_reg        = IHP_ISB_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].mask_field      = ISB_MANAGEMENT_COMPLETED_MASKf;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTCOMPLETED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].name = "IHP_IsbManagementUnitFailureValid";
#endif
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].id              = ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].reg             = IHP_ISB_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].reg_test        = IHP_ISB_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].field           = ISB_MANAGEMENT_UNIT_FAILURE_VALIDf;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].mask_reg        = IHP_ISB_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].mask_field      = ISB_MANAGEMENT_UNIT_FAILURE_VALID_MASKf;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBMANAGEMENTUNITFAILUREVALID].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].name = "IHP_IsbWarningInsertedExisting";
#endif
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].id              = ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING;
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].reg             = IHP_ISB_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].reg_test        = IHP_ISB_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].field           = ISB_WARNING_INSERTED_EXISTINGf;
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].mask_reg        = IHP_ISB_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].mask_field      = ISB_WARNING_INSERTED_EXISTING_MASKf;
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING_read_fifo);
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_ISBWARNINGINSERTEDEXISTING].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].name = "IHP_MactAgeReachedEndIndex";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].id              = ARAD_INT_IHP_MACTAGEREACHEDENDINDEX;
    arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].field           = MACT_AGE_REACHED_END_INDEXf;
    arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].mask_field      = MACT_AGE_REACHED_END_INDEX_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTAGEREACHEDENDINDEX].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#ifdef BCM_88660_A0

    if (!SOC_IS_ARADPLUS(unit)) 
#endif   
    {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].name = "IHP_MactAmsgDrop";
#endif
        arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].id              = ARAD_INT_IHP_MACTAMSGDROP;
        arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
        arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
        arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].field           = MACT_AMSG_DROPf;
        arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
        arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].mask_field      = MACT_AMSG_DROP_MASKf;
        arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTAMSGDROP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    }
 
#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].name = "IHP_MactArToPbTranslationErrEvent";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].id              = ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT;
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].field           = MACT_AR_TO_PB_TRANSLATION_ERR_EVENTf;
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].mask_field      = MACT_AR_TO_PB_TRANSLATION_ERR_EVENT_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT_read_fifo);
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTARTOPBTRANSLATIONERREVENT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].name = "IHP_MactErrorChangeFailNonExist";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].id              = ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].field           = MACT_ERROR_CHANGE_FAIL_NON_EXISTf;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].mask_field      = MACT_ERROR_CHANGE_FAIL_NON_EXIST_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST_read_fifo);
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEFAILNONEXIST].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].name = "IHP_MactErrorChangeRequestOverStatic";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].id              = ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].field           = MACT_ERROR_CHANGE_REQUEST_OVER_STATICf;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].mask_field      = MACT_ERROR_CHANGE_REQUEST_OVER_STATIC_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC_read_fifo);
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORCHANGEREQUESTOVERSTATIC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].name = "IHP_MactErrorLearnRequestOverStatic";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].id              = ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC;
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].field           = MACT_ERROR_LEARN_REQUEST_OVER_STATICf;
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].mask_field      = MACT_ERROR_LEARN_REQUEST_OVER_STATIC_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC_read_fifo);
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORLEARNREQUESTOVERSTATIC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].name = "IHP_MactEventFifoEventDrop";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].id              = ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].field           = MACT_EVENT_FIFO_EVENT_DROPf;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].mask_field      = MACT_EVENT_FIFO_EVENT_DROP_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP_read_fifo);
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOEVENTDROP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].name = "IHP_MactEventFifoHighThresholdReached";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].id              = ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].field           = MACT_EVENT_FIFO_HIGH_THRESHOLD_REACHEDf;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].mask_field      = MACT_EVENT_FIFO_HIGH_THRESHOLD_REACHED_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTFIFOHIGHTHRESHOLDREACHED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].name = "IHP_MactEventReady";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].id              = ARAD_INT_IHP_MACTEVENTREADY;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].field           = MACT_EVENT_READYf;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].mask_field      = MACT_EVENT_READY_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTREADY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].name = "IHP_MactFcntCounterOverflow";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].id              = ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW;
    arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].field           = MACT_FCNT_COUNTER_OVERFLOWf;
    arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].mask_field      = MACT_FCNT_COUNTER_OVERFLOW_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTFCNTCOUNTEROVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].name = "IHP_MactFluReachedEndIndex";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].id              = ARAD_INT_IHP_MACTFLUREACHEDENDINDEX;
    arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].field           = MACT_FLU_REACHED_END_INDEXf;
    arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].mask_field      = MACT_FLU_REACHED_END_INDEX_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTFLUREACHEDENDINDEX].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));

#ifdef BCM_88660_A0

    if (!SOC_IS_ARADPLUS(unit)) 
#endif   
    {
#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].name = "IHP_MactFmsgDrop";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].id              = ARAD_INT_IHP_MACTFMSGDROP;
    arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].field           = MACT_FMSG_DROPf;
    arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].mask_field      = MACT_FMSG_DROP_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTFMSGDROP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    } 

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].name = "IHP_MactLelErrDataValid";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].id              = ARAD_INT_IHP_MACTLELERRDATAVALID;
    arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].field           = MACT_LEL_ERR_DATA_VALIDf;
    arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].mask_field      = MACT_LEL_ERR_DATA_VALID_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTLELERRDATAVALID].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].name = "IHP_MactLookupBurstFifoDrop";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].id              = ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].field           = MACT_LOOKUP_BURST_FIFO_DROPf;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].mask_field      = MACT_LOOKUP_BURST_FIFO_DROP_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTLOOKUPBURSTFIFODROP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].name = "IHP_MactLookupRequestContention";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].id              = ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].field           = MACT_LOOKUP_REQUEST_CONTENTIONf;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].mask_field      = MACT_LOOKUP_REQUEST_CONTENTION_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTLOOKUPREQUESTCONTENTION].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].name = "IHP_MactMngmntReqFidExceedLimit";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].id              = ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].field           = MACT_MNGMNT_REQ_FID_EXCEED_LIMITf;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].mask_field      = MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMIT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].name = "IHP_MactMngmntReqFidExceedLimitCpuAllowed";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].id              = ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].field           = MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_CPU_ALLOWEDf;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].mask_field      = MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_CPU_ALLOWED_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITCPUALLOWED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].name = "IHP_MactMngmntReqFidExceedLimitStaticAllowed";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].id              = ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].field           = MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_STATIC_ALLOWEDf;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].mask_field      = MACT_MNGMNT_REQ_FID_EXCEED_LIMIT_STATIC_ALLOWED_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFIDEXCEEDLIMITSTATICALLOWED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].name = "IHP_MactMngmntReqMactDbExceedLimit";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].id              = ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].field           = MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMITf;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].mask_field      = MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMIT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].name = "IHP_MactMngmntReqMactDbExceedLimitCpuAllowed";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].id              = ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].field           = MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_CPU_ALLOWEDf;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].mask_field      = MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_CPU_ALLOWED_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITCPUALLOWED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].name = "IHP_MactMngmntReqMactDbExceedLimitStaticAllowed";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].id              = ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].field           = MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_STATIC_ALLOWEDf;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].mask_field      = MACT_MNGMNT_REQ_MACT_DB_EXCEED_LIMIT_STATIC_ALLOWED_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQMACTDBEXCEEDLIMITSTATICALLOWED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].name = "IHP_MactPbToArTranslationErrLearn";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].id              = ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].field           = MACT_PB_TO_AR_TRANSLATION_ERR_LEARNf;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].mask_field      = MACT_PB_TO_AR_TRANSLATION_ERR_LEARN_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN_read_fifo);
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRLEARN].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].name = "IHP_MactPbToArTranslationErrRequest";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].id              = ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].field           = MACT_PB_TO_AR_TRANSLATION_ERR_REQUESTf;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].mask_field      = MACT_PB_TO_AR_TRANSLATION_ERR_REQUEST_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST_read_fifo);
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTPBTOARTRANSLATIONERRREQUEST].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].name = "IHP_MactReplyFifoReplyDrop";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].id              = ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].field           = MACT_REPLY_FIFO_REPLY_DROPf;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].mask_field      = MACT_REPLY_FIFO_REPLY_DROP_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP_read_fifo);
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTREPLYFIFOREPLYDROP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].name = "IHP_MactReplyReady";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].id              = ARAD_INT_IHP_MACTREPLYREADY;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].reg             = SOC_IS_JERICHO(unit) ? PPDB_B_LARGE_EM_INTERRUPT_REGISTER_TWOr : IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].field           = SOC_IS_JERICHO(unit) ? LARGE_EM_REPLY_READYf : MACT_REPLY_READYf;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].mask_field      = MACT_REPLY_READY_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTREPLYREADY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].name = "IHP_MactSrcOrLlLookupOnWrongCycle";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].id              = ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE;
    arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].field           = MACT_SRC_OR_LL_LOOKUP_ON_WRONG_CYCLEf;
    arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].mask_field      = MACT_SRC_OR_LL_LOOKUP_ON_WRONG_CYCLE_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTSRCORLLLOOKUPONWRONGCYCLE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].name = "IHP_MactWarningChangeNonExistFromOther";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].id              = ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].field           = MACT_WARNING_CHANGE_NON_EXIST_FROM_OTHERf;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].mask_field      = MACT_WARNING_CHANGE_NON_EXIST_FROM_OTHER_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER_read_fifo);
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMOTHER].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].name = "IHP_MactWarningChangeNonExistFromSelf";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].id              = ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].field           = MACT_WARNING_CHANGE_NON_EXIST_FROM_SELFf;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].mask_field      = MACT_WARNING_CHANGE_NON_EXIST_FROM_SELF_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF_read_fifo);
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTWARNINGCHANGENONEXISTFROMSELF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].name = "IHP_MactWarningLearnOverExisting";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].id              = ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].field           = MACT_WARNING_LEARN_OVER_EXISTINGf;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].mask_field      = MACT_WARNING_LEARN_OVER_EXISTING_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING_read_fifo);
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTWARNINGLEARNOVEREXISTING].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#ifdef BCM_88660_A0

    if (SOC_IS_ARADPLUS(unit)) {

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].name = "IHP_MactEvantLearnFidOrLifExeedLimit";
#endif
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].id              = ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].field           = MACT_EVENT_FID_OR_LIF_EXCEED_LIMITf;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].mask_field      = MACT_EVENT_FID_OR_LIF_EXCEED_LIMIT_MASKf;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT_read_fifo);
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTFIDORLIFEXCEEDLIMIT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].name = "IHP_MactEvantLearnMactDbExeedLimit";
#endif
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].id              = ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].reg             = IHP_MACT_INTERRUPT_REGISTER_TWOr;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].reg_test        = IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].field           = MACT_EVENT_MACT_DB_EXCEED_LIMITf;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].mask_field      = MACT_EVENT_MACT_DB_EXCEED_LIMIT_MASKf;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT_read_fifo);
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEVENTMACTDBEXCEEDLIMIT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].name = "IHP_MactEgressOpportunisticFifoDrop";
#endif
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].id              = ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP;
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].reg             = IHP_MACT_INTERRUPT_REGISTER_THREEr;
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].reg_test        = IHP_MACT_INTERRUPT_REGISTER_THREE_TESTr;
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].field           = MACT_EGRESS_OPPORTUNISTIC_FIFO_DROPf;
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_THREEr;
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].mask_field      = MACT_EGRESS_OPPORTUNISTIC_FIFO_DROP_MASKf;
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP_read_fifo);
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTEGRESSOPPORTUNISTICFIFODROP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].name = "IHP_MactMngmntReqFluDbHitAndDropped";
#endif
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].id              = ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].reg             = IHP_MACT_INTERRUPT_REGISTER_THREEr;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].reg_test        = IHP_MACT_INTERRUPT_REGISTER_THREE_TESTr;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].field           = MACT_MNGMNT_REQ_FLU_DB_HIT_AND_DROPPEDf;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_THREEr;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].mask_field      = MACT_MNGMNT_REQ_FLU_DB_HIT_AND_DROPPED_MASKf;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED_read_fifo);
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDDROPPED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].name = "IHP_MactMngmntReqFluDbHitAndTransplanted";
#endif
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].id              = ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].reg             = IHP_MACT_INTERRUPT_REGISTER_THREEr;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].reg_test        = IHP_MACT_INTERRUPT_REGISTER_THREE_TESTr;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].reg_index       = 0;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].field           = MACT_MNGMNT_REQ_FLU_DB_HIT_AND_TRANSPLANTEDf;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].mask_reg        = IHP_MACT_INTERRUPT_MASK_REGISTER_THREEr;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].mask_field      = MACT_MNGMNT_REQ_FLU_DB_HIT_AND_TRANSPLANTED_MASKf;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].vector_id       = 0;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED_read_fifo);
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMNGMNTREQFLUDBHITANDTRANSPLANTED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));

    } 
#endif 


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].name = "IHP_MactErrorCamTableFull";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].id              = ARAD_INT_IHP_MACTERRORCAMTABLEFULL;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].reg             = PPDB_B_LARGE_EM_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].reg_test        = PPDB_B_LARGE_EM_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].field           = MACT_ERROR_CAM_TABLE_FULLf;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].mask_reg        = PPDB_B_LARGE_EM_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].mask_field      = MACT_ERROR_CAM_TABLE_FULL_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTERRORCAMTABLEFULL_read_fifo);
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORCAMTABLEFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].name = "IHP_MactErrorDeleteUnknownKey";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].id              = ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY;
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].reg             = PPDB_B_LARGE_EM_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].reg_test        = PPDB_B_LARGE_EM_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].field           = MACT_ERROR_DELETE_UNKNOWN_KEYf;
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].mask_reg        = PPDB_B_LARGE_EM_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].mask_field      = MACT_ERROR_DELETE_UNKNOWN_KEY_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY_read_fifo);
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORDELETEUNKNOWNKEY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].name = "IHP_MactErrorReachedMaxEntryLimit";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].id              = ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT;
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].reg             = PPDB_B_LARGE_EM_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].reg_test        = PPDB_B_LARGE_EM_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].field           = MACT_ERROR_REACHED_MAX_ENTRY_LIMITf;
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].mask_reg        = PPDB_B_LARGE_EM_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].mask_field      = MACT_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT_read_fifo);
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORREACHEDMAXENTRYLIMIT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].name = "IHP_MactErrorTableCoherency";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].id              = ARAD_INT_IHP_MACTERRORTABLECOHERENCY;
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].reg             = PPDB_B_LARGE_EM_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].reg_test        = PPDB_B_LARGE_EM_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].field           = MACT_ERROR_TABLE_COHERENCYf;
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].mask_reg        = PPDB_B_LARGE_EM_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].mask_field      = MACT_ERROR_TABLE_COHERENCY_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTERRORTABLECOHERENCY_read_fifo);
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTERRORTABLECOHERENCY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].name = "IHP_MactManagementUnitFailureValid";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].id              = ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID;
    arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].reg             = PPDB_B_LARGE_EM_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].reg_test        = PPDB_B_LARGE_EM_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].field           = MACT_MANAGEMENT_UNIT_FAILURE_VALIDf;
    arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].mask_reg        = PPDB_B_LARGE_EM_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].mask_field      = MACT_MANAGEMENT_UNIT_FAILURE_VALID_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTMANAGEMENTUNITFAILUREVALID].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].name = "IHP_MactWarningInsertedExisting";
#endif
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].id              = ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].reg             = PPDB_B_LARGE_EM_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].reg_test        = PPDB_B_LARGE_EM_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].reg_index       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].field           = MACT_WARNING_INSERTED_EXISTINGf;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].mask_reg        = PPDB_B_LARGE_EM_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].mask_field      = MACT_WARNING_INSERTED_EXISTING_MASKf;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].vector_id       = 0;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].interrupt_clear = soc_interrupt_clear_on_read_fifo;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].interrupt_clear_param1 = (void*)(&ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING_read_fifo);
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IHP_MACTWARNINGINSERTEDEXISTING].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IHP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].name = "IPS_CreditLost";
#endif
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].id              = ARAD_INT_IPS_CREDITLOST;
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].reg             = IPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].reg_test        = IPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].field           = CREDIT_LOSTf;
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].mask_reg        = IPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].mask_field      = CREDIT_LOST_MASKf;
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].interrupt_clear_param1 = (void*)(&ARAD_INT_IPS_CREDITLOST_read_fifo);
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_CREDITLOST].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPS_CREDITLOST].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_CREDITLOST].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_CREDITLOST].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_CREDITLOST].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].name = "IPS_CreditOverflow";
#endif
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].id              = ARAD_INT_IPS_CREDITOVERFLOW;
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].reg             = IPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].reg_test        = IPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].field           = CREDIT_OVERFLOWf;
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].mask_reg        = IPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].mask_field      = CREDIT_OVERFLOW_MASKf;
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].interrupt_clear_param1 = (void*)(&ARAD_INT_IPS_CREDITOVERFLOW_read_fifo);
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_CREDITOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].name = "IPS_DeqCommandTimeout";
#endif
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].id              = ARAD_INT_IPS_DEQCOMMANDTIMEOUT;
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].reg             = IPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].reg_test        = IPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].field           = DEQ_COMMAND_TIMEOUTf;
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].mask_reg        = IPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].mask_field      = DEQ_COMMAND_TIMEOUT_MASKf;
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].interrupt_clear_param1 = (void*)(&ARAD_INT_IPS_DEQCOMMANDTIMEOUT_read_fifo);
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_DEQCOMMANDTIMEOUT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].name = "IPS_DqcqDepthOvf";
#endif
    arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].id              = ARAD_INT_IPS_DQCQDEPTHOVF;
    arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].reg             = IPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].reg_test        = IPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].field           = DQCQ_DEPTH_OVFf;
    arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].mask_reg        = IPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].mask_field      = DQCQ_DEPTH_OVF_MASKf;
    arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_DQCQDEPTHOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].name = "IPS_DqcqOverflow";
#endif
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].id              = ARAD_INT_IPS_DQCQOVERFLOW;
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].reg             = IPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].reg_test        = IPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].field           = DQCQ_OVERFLOWf;
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].mask_reg        = IPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].mask_field      = DQCQ_OVERFLOW_MASKf;
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].interrupt_clear_param1 = (void*)(&ARAD_INT_IPS_DQCQOVERFLOW_read_fifo);
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_DQCQOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].name = "IPS_Ecc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].id              = ARAD_INT_IPS_ECC_1BERRINT;
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].reg             = IPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].reg_test        = IPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].field           = ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].mask_reg        = IPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].mask_field      = ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].cnt_reg         = IPS_ECC_1B_ERR_CNTr;
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_ECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].name = "IPS_Ecc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].id              = ARAD_INT_IPS_ECC_2BERRINT;
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].reg             = IPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].reg_test        = IPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].field           = ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].mask_reg        = IPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].mask_field      = ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].cnt_reg         = IPS_ECC_2B_ERR_CNTr;
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_ECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].name = "IPS_EmptyDqcqWrite";
#endif
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].id              = ARAD_INT_IPS_EMPTYDQCQWRITE;
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].reg             = IPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].reg_test        = IPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].field           = EMPTY_DQCQ_WRITEf;
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].mask_reg        = IPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].mask_field      = EMPTY_DQCQ_WRITE_MASKf;
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].interrupt_clear_param1 = (void*)(&ARAD_INT_IPS_EMPTYDQCQWRITE_read_fifo);
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_EMPTYDQCQWRITE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].name = "IPS_EnqBlockOverflow";
#endif
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].id              = ARAD_INT_IPS_ENQBLOCKOVERFLOW;
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].reg             = IPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].reg_test        = IPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].field           = ENQ_BLOCK_OVERFLOWf;
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].mask_reg        = IPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].mask_field      = ENQ_BLOCK_OVERFLOW_MASKf;
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].interrupt_clear_param1 = (void*)(&ARAD_INT_IPS_ENQBLOCKOVERFLOW_read_fifo);
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_ENQBLOCKOVERFLOW].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].name = "IPS_ParityErrInt";
#endif
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].id              = ARAD_INT_IPS_PARITYERRINT;
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].reg             = IPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].reg_test        = IPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].field           = PARITY_ERR_INTf;
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].mask_reg        = IPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].mask_field      = PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].cnt_reg         = IPS_PARITY_ERR_CNTr;
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_PARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPS_PARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_PARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_PARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_PARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].name = "IPS_PushQueueActive";
#endif
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].id              = ARAD_INT_IPS_PUSHQUEUEACTIVE;
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].reg             = IPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].reg_test        = IPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].field           = PUSH_QUEUE_ACTIVEf;
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].mask_reg        = IPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].mask_field      = PUSH_QUEUE_ACTIVE_MASKf;
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].interrupt_clear_param1 = (void*)(&ARAD_INT_IPS_PUSHQUEUEACTIVE_read_fifo);
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_PUSHQUEUEACTIVE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].name = "IPS_QueueEnteredDel";
#endif
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].id              = ARAD_INT_IPS_QUEUEENTEREDDEL;
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].reg             = IPS_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].reg_test        = IPS_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].field           = QUEUE_ENTERED_DELf;
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].mask_reg        = IPS_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].mask_field      = QUEUE_ENTERED_DEL_MASKf;
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].interrupt_clear_param1 = (void*)(&ARAD_INT_IPS_QUEUEENTEREDDEL_read_fifo);
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPS_QUEUEENTEREDDEL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].name = "IPT_Ecc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].id              = ARAD_INT_IPT_ECC_1BERRINT;
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].reg             = IPT_ECC_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].reg_test        = IPT_ECC_ERR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].field           = ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].mask_reg        = IPT_ECC_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].mask_field      = ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].cnt_reg         = IPT_ECC_1B_ERR_CNTr;
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_ECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].name = "IPT_Ecc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].id              = ARAD_INT_IPT_ECC_2BERRINT;
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].reg             = IPT_ECC_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].reg_test        = IPT_ECC_ERR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].field           = ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].mask_reg        = IPT_ECC_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].mask_field      = ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].cnt_reg         = IPT_ECC_2B_ERR_CNTr;
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_ECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].name = "IPT_ParityErrInt";
#endif
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].id              = ARAD_INT_IPT_PARITYERRINT;
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].reg             = IPT_ECC_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].reg_test        = IPT_ECC_ERR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].field           = PARITY_ERR_INTf;
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].mask_reg        = IPT_ECC_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].mask_field      = PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].cnt_reg         = IPT_PARITY_ERR_CNTr;
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_PARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPT_PARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_PARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_PARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_PARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));

#ifdef BCM_88660_A0

    if (!SOC_IS_ARADPLUS(unit)) 
#endif   
    {
#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].name = "IPT_BdqsEmpty";
#endif
    arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].id              = ARAD_INT_IPT_BDQSEMPTY;
    arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].reg             = IPT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].reg_test        = IPT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].field           = BDQS_EMPTYf;
    arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].mask_reg        = IPT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].mask_field      = BDQS_EMPTY_MASKf;
    arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    } 
#ifdef BCM_88660_A0    
    else {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].name = "IPT_BdqsEmpty";
#endif
        arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].id              = ARAD_INT_IPT_BDQSEMPTY;
        arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].reg             = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].reg_test        = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].field           = INVALIDf;
        arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].mask_reg        = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].mask_field      = INVALIDf;
        arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].statistics_count            = NULL;
        arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].storm_nominal_count         = NULL;
        arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].storm_detection_occurrences = NULL;
        arad_interrupts[ARAD_INT_IPT_BDQSEMPTY].storm_detection_start_time  = NULL;
    }
#endif   

#ifdef BCM_88660_A0

    if (!SOC_IS_ARADPLUS(unit)) 
#endif   
    {
#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPT_BDQSFULL].name = "IPT_BdqsFull";
#endif
    arad_interrupts[ARAD_INT_IPT_BDQSFULL].id              = ARAD_INT_IPT_BDQSFULL;
    arad_interrupts[ARAD_INT_IPT_BDQSFULL].reg             = IPT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_BDQSFULL].reg_test        = IPT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPT_BDQSFULL].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPT_BDQSFULL].field           = BDQS_FULLf;
    arad_interrupts[ARAD_INT_IPT_BDQSFULL].mask_reg        = IPT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_BDQSFULL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPT_BDQSFULL].mask_field      = BDQS_FULL_MASKf;
    arad_interrupts[ARAD_INT_IPT_BDQSFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPT_BDQSFULL].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPT_BDQSFULL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPT_BDQSFULL].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IPT_BDQSFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_BDQSFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_BDQSFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_BDQSFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPT_BDQSFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_BDQSFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_BDQSFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_BDQSFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    } 
#ifdef BCM_88660_A0    
    else {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IPT_BDQSFULL].name = "IPT_BdqsFull";
#endif
        arad_interrupts[ARAD_INT_IPT_BDQSFULL].id              = ARAD_INT_IPT_BDQSFULL;
        arad_interrupts[ARAD_INT_IPT_BDQSFULL].reg             = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_BDQSFULL].reg_test        = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_BDQSFULL].field           = INVALIDf;
        arad_interrupts[ARAD_INT_IPT_BDQSFULL].mask_reg        = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_BDQSFULL].mask_field      = INVALIDf;
        arad_interrupts[ARAD_INT_IPT_BDQSFULL].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IPT_BDQSFULL].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_IPT_BDQSFULL].statistics_count            = NULL;
        arad_interrupts[ARAD_INT_IPT_BDQSFULL].storm_nominal_count         = NULL;
        arad_interrupts[ARAD_INT_IPT_BDQSFULL].storm_detection_occurrences = NULL;
        arad_interrupts[ARAD_INT_IPT_BDQSFULL].storm_detection_start_time  = NULL;
    }
#endif   

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].name = "IPT_CnmDramPktTooSmallEncp";
#endif
    arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].id              = ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP;
    arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].reg             = IPT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].reg_test        = IPT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].field           = CNM_DRAM_PKT_TOO_SMALL_ENCPf;
    arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].mask_reg        = IPT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].mask_field      = CNM_DRAM_PKT_TOO_SMALL_ENCP_MASKf;
    arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_CNMDRAMPKTTOOSMALLENCP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].name = "IPT_CnmPacketDeleted";
#endif
    arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].id              = ARAD_INT_IPT_CNMPACKETDELETED;
    arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].reg             = IPT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].reg_test        = IPT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].field           = CNM_PACKET_DELETEDf;
    arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].mask_reg        = IPT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].mask_field      = CNM_PACKET_DELETED_MASKf;
    arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_CNMPACKETDELETED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].name = "IPT_CrcDeletedBuffersFifoFull";
#endif
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].id              = ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].reg             = IPT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].reg_test        = IPT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].field           = CRC_DELETED_BUFFERS_FIFO_FULLf;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].mask_reg        = IPT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].mask_field      = CRC_DELETED_BUFFERS_FIFO_FULL_MASKf;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFOFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].name = "IPT_CrcDeletedBuffersFifoNotEmpty";
#endif
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].id              = ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].reg             = IPT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].reg_test        = IPT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].field           = CRC_DELETED_BUFFERS_FIFO_NOT_EMPTYf;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].mask_reg        = IPT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].mask_field      = CRC_DELETED_BUFFERS_FIFO_NOT_EMPTY_MASKf;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_CRCDELETEDBUFFERSFIFONOTEMPTY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPT_CRCERRPKT].name = "IPT_CrcErrPkt";
#endif
    arad_interrupts[ARAD_INT_IPT_CRCERRPKT].id              = ARAD_INT_IPT_CRCERRPKT;
    arad_interrupts[ARAD_INT_IPT_CRCERRPKT].reg             = IPT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_CRCERRPKT].reg_test        = IPT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPT_CRCERRPKT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPT_CRCERRPKT].field           = CRC_ERR_PKTf;
    arad_interrupts[ARAD_INT_IPT_CRCERRPKT].mask_reg        = IPT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_CRCERRPKT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPT_CRCERRPKT].mask_field      = CRC_ERR_PKT_MASKf;
    arad_interrupts[ARAD_INT_IPT_CRCERRPKT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPT_CRCERRPKT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPT_CRCERRPKT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPT_CRCERRPKT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IPT_CRCERRPKT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_CRCERRPKT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_CRCERRPKT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_CRCERRPKT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPT_CRCERRPKT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_CRCERRPKT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_CRCERRPKT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_CRCERRPKT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));

#ifdef BCM_88660_A0

    if (!SOC_IS_ARADPLUS(unit)) 
#endif   
    {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].name = "IPT_DtqsEmpty";
#endif
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].id              = ARAD_INT_IPT_DTQSEMPTY;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].reg             = IPT_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].reg_test        = IPT_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].reg_index       = 0;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].field           = DTQS_EMPTYf;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].mask_reg        = IPT_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].mask_field      = DTQS_EMPTY_MASKf;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].vector_id       = 0;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    } 
#ifdef BCM_88660_A0    
    else {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].name = "IPT_DtqsEmpty";
#endif
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].id              = ARAD_INT_IPT_DTQSEMPTY;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].reg             = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].reg_test        = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].field           = INVALIDf;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].mask_reg        = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].mask_field      = INVALIDf;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].statistics_count            = NULL;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].storm_nominal_count         = NULL;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].storm_detection_occurrences = NULL;
        arad_interrupts[ARAD_INT_IPT_DTQSEMPTY].storm_detection_start_time  = NULL;
    }
#endif   

#ifdef BCM_88660_A0

    if (!SOC_IS_ARADPLUS(unit)) 
#endif   
    {
#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPT_DTQSFULL].name = "IPT_DtqsFull";
#endif
    arad_interrupts[ARAD_INT_IPT_DTQSFULL].id              = ARAD_INT_IPT_DTQSFULL;
    arad_interrupts[ARAD_INT_IPT_DTQSFULL].reg             = IPT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_DTQSFULL].reg_test        = IPT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPT_DTQSFULL].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPT_DTQSFULL].field           = DTQS_FULLf;
    arad_interrupts[ARAD_INT_IPT_DTQSFULL].mask_reg        = IPT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_DTQSFULL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPT_DTQSFULL].mask_field      = DTQS_FULL_MASKf;
    arad_interrupts[ARAD_INT_IPT_DTQSFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPT_DTQSFULL].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPT_DTQSFULL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPT_DTQSFULL].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IPT_DTQSFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_DTQSFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_DTQSFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_DTQSFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPT_DTQSFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_DTQSFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_DTQSFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_DTQSFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    } 
#ifdef BCM_88660_A0    
    else {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IPT_DTQSFULL].name = "IPT_DtqsFull";
#endif
        arad_interrupts[ARAD_INT_IPT_DTQSFULL].id              = ARAD_INT_IPT_DTQSFULL;
        arad_interrupts[ARAD_INT_IPT_DTQSFULL].reg             = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_DTQSFULL].reg_test        = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_DTQSFULL].field           = INVALIDf;
        arad_interrupts[ARAD_INT_IPT_DTQSFULL].mask_reg        = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_DTQSFULL].mask_field      = INVALIDf;
        arad_interrupts[ARAD_INT_IPT_DTQSFULL].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IPT_DTQSFULL].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_IPT_DTQSFULL].statistics_count            = NULL;
        arad_interrupts[ARAD_INT_IPT_DTQSFULL].storm_nominal_count         = NULL;
        arad_interrupts[ARAD_INT_IPT_DTQSFULL].storm_detection_occurrences = NULL;
        arad_interrupts[ARAD_INT_IPT_DTQSFULL].storm_detection_start_time  = NULL;
    }
#endif   

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].name = "IPT_EccErrInterrupt";
#endif
    arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].id              = ARAD_INT_IPT_ECCERRINTERRUPT;
    arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].reg             = IPT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].reg_test        = IPT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].field           = ECC_ERR_INTERRUPTf;
    arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].mask_reg        = IPT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].mask_field      = ECC_ERR_INTERRUPT_MASKf;
    arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].vector_id       = 1;
    arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].vector_info     = &arad_interrupt_tree_ipt_eccerrinterruptregister;
    arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_ECCERRINTERRUPT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));


#ifdef BCM_88660_A0

    if (!SOC_IS_ARADPLUS(unit)) 
#endif   
    {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].name = "IPT_EgqEmpty";
#endif
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].id              = ARAD_INT_IPT_EGQEMPTY;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].reg             = IPT_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].reg_test        = IPT_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].reg_index       = 0;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].field           = EGQ_EMPTYf;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].mask_reg        = IPT_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].mask_field      = EGQ_EMPTY_MASKf;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].vector_id       = 0;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IPT_EGQEMPTY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IPT_EGQEMPTY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IPT_EGQEMPTY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IPT_EGQEMPTY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    } 
#ifdef BCM_88660_A0    
    else {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].name = "IPT_EgqEmpty";
#endif
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].id              = ARAD_INT_IPT_EGQEMPTY;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].reg             = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].reg_test        = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].field           = INVALIDf;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].mask_reg        = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].mask_field      = INVALIDf;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].statistics_count            = NULL;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].storm_nominal_count         = NULL;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].storm_detection_occurrences = NULL;
        arad_interrupts[ARAD_INT_IPT_EGQEMPTY].storm_detection_start_time  = NULL;
    }
#endif   

#ifdef BCM_88660_A0

    if (!SOC_IS_ARADPLUS(unit)) 
#endif   
    {
#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IPT_EGQFULL].name = "IPT_EgqFull";
#endif
    arad_interrupts[ARAD_INT_IPT_EGQFULL].id              = ARAD_INT_IPT_EGQFULL;
    arad_interrupts[ARAD_INT_IPT_EGQFULL].reg             = IPT_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_EGQFULL].reg_test        = IPT_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IPT_EGQFULL].reg_index       = 0;
    arad_interrupts[ARAD_INT_IPT_EGQFULL].field           = EGQ_FULLf;
    arad_interrupts[ARAD_INT_IPT_EGQFULL].mask_reg        = IPT_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IPT_EGQFULL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IPT_EGQFULL].mask_field      = EGQ_FULL_MASKf;
    arad_interrupts[ARAD_INT_IPT_EGQFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IPT_EGQFULL].vector_id       = 0;
    arad_interrupts[ARAD_INT_IPT_EGQFULL].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IPT_EGQFULL].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IPT_EGQFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_EGQFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_EGQFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IPT_EGQFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IPT_EGQFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_EGQFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_EGQFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IPT_EGQFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    } 
#ifdef BCM_88660_A0    
    else {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IPT_EGQFULL].name = "IPT_EgqFull";
#endif
        arad_interrupts[ARAD_INT_IPT_EGQFULL].id              = ARAD_INT_IPT_EGQFULL;
        arad_interrupts[ARAD_INT_IPT_EGQFULL].reg             = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_EGQFULL].reg_test        = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_EGQFULL].field           = INVALIDf;
        arad_interrupts[ARAD_INT_IPT_EGQFULL].mask_reg        = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_EGQFULL].mask_field      = INVALIDf;
        arad_interrupts[ARAD_INT_IPT_EGQFULL].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IPT_EGQFULL].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_IPT_EGQFULL].statistics_count            = NULL;
        arad_interrupts[ARAD_INT_IPT_EGQFULL].storm_nominal_count         = NULL;
        arad_interrupts[ARAD_INT_IPT_EGQFULL].storm_detection_occurrences = NULL;
        arad_interrupts[ARAD_INT_IPT_EGQFULL].storm_detection_start_time  = NULL;
    }
#endif   

#ifdef BCM_88660_A0

    if (!SOC_IS_ARADPLUS(unit)) 
#endif   
    {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].name = "IPT_MopEmpty";
#endif
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].id              = ARAD_INT_IPT_MOPEMPTY;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].reg             = IPT_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].reg_test        = IPT_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].reg_index       = 0;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].field           = MOP_EMPTYf;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].mask_reg        = IPT_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].mask_field      = MOP_EMPTY_MASKf;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].vector_id       = 0;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IPT_MOPEMPTY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IPT_MOPEMPTY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IPT_MOPEMPTY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IPT_MOPEMPTY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    } 
#ifdef BCM_88660_A0    
    else {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].name = "IPT_MopEmpty";
#endif
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].id              = ARAD_INT_IPT_MOPEMPTY;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].reg             = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].reg_test        = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].field           = INVALIDf;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].mask_reg        = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].mask_field      = INVALIDf;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].statistics_count            = NULL;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].storm_nominal_count         = NULL;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].storm_detection_occurrences = NULL;
        arad_interrupts[ARAD_INT_IPT_MOPEMPTY].storm_detection_start_time  = NULL;
    }
#endif   

#ifdef BCM_88660_A0

    if (!SOC_IS_ARADPLUS(unit)) 
#endif   
    {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IPT_MOPFULL].name = "IPT_MopFull";
#endif
        arad_interrupts[ARAD_INT_IPT_MOPFULL].id              = ARAD_INT_IPT_MOPFULL;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].reg             = IPT_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].reg_test        = IPT_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].reg_index       = 0;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].field           = MOP_FULLf;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].mask_reg        = IPT_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].mask_field      = MOP_FULL_MASKf;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].vector_id       = 0;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IPT_MOPFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IPT_MOPFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_IPT_MOPFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_IPT_MOPFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IPT_MOPFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IPT_MOPFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_IPT_MOPFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IPT * sizeof(uint32));
    } 
#ifdef BCM_88660_A0    
    else {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_IPT_MOPFULL].name = "IPT_MopFull";
#endif
        arad_interrupts[ARAD_INT_IPT_MOPFULL].id              = ARAD_INT_IPT_MOPFULL;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].reg             = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].reg_test        = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].field           = INVALIDf;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].mask_reg        = INVALIDr;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].mask_field      = INVALIDf;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].vector_info     = NULL;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].statistics_count            = NULL;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].storm_nominal_count         = NULL;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].storm_detection_occurrences = NULL;
        arad_interrupts[ARAD_INT_IPT_MOPFULL].storm_detection_start_time  = NULL;
    }
#endif   

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].name = "IQM_Ecc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].id              = ARAD_INT_IQM_ECC_1BERRINT;
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].reg             = IQM_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].reg_test        = IQM_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].field           = ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].mask_reg        = IQM_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].mask_field      = ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].cnt_reg         = IQM_ECC_1B_ERR_CNTr;
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_ECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].name = "IQM_Ecc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].id              = ARAD_INT_IQM_ECC_2BERRINT;
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].reg             = IQM_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].reg_test        = IQM_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].field           = ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].mask_reg        = IQM_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].mask_field      = ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].cnt_reg         = IQM_ECC_2B_ERR_CNTr;
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_ECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].name = "IQM_ParityErrInt";
#endif
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].id              = ARAD_INT_IQM_PARITYERRINT;
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].reg             = IQM_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].reg_test        = IQM_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].field           = PARITY_ERR_INTf;
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].mask_reg        = IQM_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].mask_field      = PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].cnt_reg         = IQM_PARITY_ERR_CNTr;
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_PARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_PARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_PARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_PARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_PARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].name = "IQM_CnmPktRjct";
#endif
    arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].id              = ARAD_INT_IQM_CNMPKTRJCT;
    arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].field           = CNM_PKT_RJCTf;
    arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].mask_field      = CNM_PKT_RJCT_MASKf;
    arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_CNMPKTRJCT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].name = "IQM_DoubleCdErr";
#endif
    arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].id              = ARAD_INT_IQM_DOUBLECDERR;
    arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].field           = DOUBLE_CD_ERRf;
    arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].mask_field      = DOUBLE_CD_ERR_MASKf;
    arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_DOUBLECDERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].name = "IQM_DramDynSizeRollOver";
#endif
    arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].id              = ARAD_INT_IQM_DRAMDYNSIZEROLLOVER;
    arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].field           = DRAM_DYN_SIZE_ROLL_OVERf;
    arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].mask_field      = DRAM_DYN_SIZE_ROLL_OVER_MASKf;
    arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_DRAMDYNSIZEROLLOVER].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_ECCINTRERR].name = "IQM_EccIntrErr";
#endif
    arad_interrupts[ARAD_INT_IQM_ECCINTRERR].id              = ARAD_INT_IQM_ECCINTRERR;
    arad_interrupts[ARAD_INT_IQM_ECCINTRERR].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_ECCINTRERR].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_ECCINTRERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_ECCINTRERR].field           = ECC_INTR_ERRf;
    arad_interrupts[ARAD_INT_IQM_ECCINTRERR].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_ECCINTRERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_ECCINTRERR].mask_field      = ECC_INTR_ERR_MASKf;
    arad_interrupts[ARAD_INT_IQM_ECCINTRERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_ECCINTRERR].vector_id       = 1;
    arad_interrupts[ARAD_INT_IQM_ECCINTRERR].vector_info     = &arad_interrupt_tree_iqm_eccinterruptregister;
    arad_interrupts[ARAD_INT_IQM_ECCINTRERR].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_IQM_ECCINTRERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_ECCINTRERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_ECCINTRERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_ECCINTRERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_ECCINTRERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_ECCINTRERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_ECCINTRERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_ECCINTRERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].name = "IQM_EnqQnumOvf";
#endif
    arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].id              = ARAD_INT_IQM_ENQQNUMOVF;
    arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].field           = ENQ_QNUM_OVFf;
    arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].mask_field      = ENQ_QNUM_OVF_MASKf;
    arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_ENQQNUMOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].name = "IQM_FrFlMcDbRollOver";
#endif
    arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].id              = ARAD_INT_IQM_FRFLMCDBROLLOVER;
    arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].field           = FR_FL_MC_DB_ROLL_OVERf;
    arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].mask_field      = FR_FL_MC_DB_ROLL_OVER_MASKf;
    arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FRFLMCDBROLLOVER].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].name = "IQM_FrMnMcDbRollOver";
#endif
    arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].id              = ARAD_INT_IQM_FRMNMCDBROLLOVER;
    arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].field           = FR_MN_MC_DB_ROLL_OVERf;
    arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].mask_field      = FR_MN_MC_DB_ROLL_OVER_MASKf;
    arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FRMNMCDBROLLOVER].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].name = "IQM_FrUcDbRollOver";
#endif
    arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].id              = ARAD_INT_IQM_FRUCDBROLLOVER;
    arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].field           = FR_UC_DB_ROLL_OVERf;
    arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].mask_field      = FR_UC_DB_ROLL_OVER_MASKf;
    arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FRUCDBROLLOVER].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].name = "IQM_FreeBdbOvf";
#endif
    arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].id              = ARAD_INT_IQM_FREEBDBOVF;
    arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].field           = FREE_BDB_OVFf;
    arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].mask_field      = FREE_BDB_OVF_MASKf;
    arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FREEBDBOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].name = "IQM_FreeBdbUnf";
#endif
    arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].id              = ARAD_INT_IQM_FREEBDBUNF;
    arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].field           = FREE_BDB_UNFf;
    arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].mask_field      = FREE_BDB_UNF_MASKf;
    arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FREEBDBUNF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].name = "IQM_FullUscntOvf";
#endif
    arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].id              = ARAD_INT_IQM_FULLUSCNTOVF;
    arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].field           = FULL_USCNT_OVFf;
    arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].mask_field      = FULL_USCNT_OVF_MASKf;
    arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_FULLUSCNTOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].name = "IQM_IngMc2IspErr";
#endif
    arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].id              = ARAD_INT_IQM_INGMC2ISPERR;
    arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].field           = ING_MC_2_ISP_ERRf;
    arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].mask_field      = ING_MC_2_ISP_ERR_MASKf;
    arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_INGMC2ISPERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].name = "IQM_MiniUscntOvf";
#endif
    arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].id              = ARAD_INT_IQM_MINIUSCNTOVF;
    arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].field           = MINI_USCNT_OVFf;
    arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].mask_field      = MINI_USCNT_OVF_MASKf;
    arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_MINIUSCNTOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].name = "IQM_PktEnqMcErr";
#endif
    arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].id              = ARAD_INT_IQM_PKTENQMCERR;
    arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].field           = PKT_ENQ_MC_ERRf;
    arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].mask_field      = PKT_ENQ_MC_ERR_MASKf;
    arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_PKTENQMCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].name = "IQM_PktEnqQnvalidErr";
#endif
    arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].id              = ARAD_INT_IQM_PKTENQQNVALIDERR;
    arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].field           = PKT_ENQ_QNVALID_ERRf;
    arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].mask_field      = PKT_ENQ_QNVALID_ERR_MASKf;
    arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_PKTENQQNVALIDERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].name = "IQM_PktEnqRsrcErr";
#endif
    arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].id              = ARAD_INT_IQM_PKTENQRSRCERR;
    arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].field           = PKT_ENQ_RSRC_ERRf;
    arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].mask_field      = PKT_ENQ_RSRC_ERR_MASKf;
    arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_PKTENQRSRCERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].name = "IQM_PktEnqSnErr";
#endif
    arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].id              = ARAD_INT_IQM_PKTENQSNERR;
    arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].field           = PKT_ENQ_SN_ERRf;
    arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].mask_field      = PKT_ENQ_SN_ERR_MASKf;
    arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_PKTENQSNERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_QROLLOVER].name = "IQM_QrollOver";
#endif
    arad_interrupts[ARAD_INT_IQM_QROLLOVER].id              = ARAD_INT_IQM_QROLLOVER;
    arad_interrupts[ARAD_INT_IQM_QROLLOVER].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_QROLLOVER].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_QROLLOVER].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_QROLLOVER].field           = QROLL_OVERf;
    arad_interrupts[ARAD_INT_IQM_QROLLOVER].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_QROLLOVER].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_QROLLOVER].mask_field      = QROLL_OVER_MASKf;
    arad_interrupts[ARAD_INT_IQM_QROLLOVER].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_QROLLOVER].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_QROLLOVER].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_QROLLOVER].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_QROLLOVER].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_QROLLOVER].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_QROLLOVER].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_QROLLOVER].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_QROLLOVER].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_QROLLOVER].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_QROLLOVER].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_QROLLOVER].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].name = "IQM_StDeqRptOvf";
#endif
    arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].id              = ARAD_INT_IQM_STDEQRPTOVF;
    arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].field           = ST_DEQ_RPT_OVFf;
    arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].mask_field      = ST_DEQ_RPT_OVF_MASKf;
    arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_STDEQRPTOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].name = "IQM_StEgrRptOvf";
#endif
    arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].id              = ARAD_INT_IQM_STEGRRPTOVF;
    arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].field           = ST_EGR_RPT_OVFf;
    arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].mask_field      = ST_EGR_RPT_OVF_MASKf;
    arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_STEGRRPTOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].name = "IQM_StEnqRptOvf";
#endif
    arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].id              = ARAD_INT_IQM_STENQRPTOVF;
    arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].field           = ST_ENQ_RPT_OVFf;
    arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].mask_field      = ST_ENQ_RPT_OVF_MASKf;
    arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_STENQRPTOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].name = "IQM_StIngrRptOvf";
#endif
    arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].id              = ARAD_INT_IQM_STINGRRPTOVF;
    arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].field           = ST_INGR_RPT_OVFf;
    arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].mask_field      = ST_INGR_RPT_OVF_MASKf;
    arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_STINGRRPTOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].name = "IQM_VsqRollOver";
#endif
    arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].id              = ARAD_INT_IQM_VSQROLLOVER;
    arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].reg             = IQM_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].reg_test        = IQM_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].reg_index       = 0;
    arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].field           = VSQ_ROLL_OVERf;
    arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].mask_reg        = IQM_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].mask_field      = VSQ_ROLL_OVER_MASKf;
    arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].vector_id       = 0;
    arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IQM_VSQROLLOVER].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IQM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].name = "IRE_Ecc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].id              = ARAD_INT_IRE_ECC_1BERRINT;
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].reg             = IRE_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].reg_test        = IRE_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].field           = ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].mask_reg        = IRE_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].mask_field      = ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].cnt_reg         = IRE_ECC_1B_ERR_CNTr;
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_ECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].name = "IRE_Ecc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].id              = ARAD_INT_IRE_ECC_2BERRINT;
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].reg             = IRE_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].reg_test        = IRE_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].field           = ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].mask_reg        = IRE_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].mask_field      = ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].cnt_reg         = IRE_ECC_2B_ERR_CNTr;
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_ECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].name = "IRE_ParityErrInt";
#endif
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].id              = ARAD_INT_IRE_PARITYERRINT;
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].reg             = IRE_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].reg_test        = IRE_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].field           = PARITY_ERR_INTf;
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].mask_reg        = IRE_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].mask_field      = PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].cnt_reg         = IRE_PARITY_ERR_CNTr;
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_PARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_PARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_PARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_PARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_PARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].name = "IRE_BurstErrFollowSopDifContext";
#endif
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].id              = ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].field           = BURST_ERR_FOLLOW_SOP_DIF_CONTEXTf;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].mask_field      = BURST_ERR_FOLLOW_SOP_DIF_CONTEXT_MASKf;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPDIFCONTEXT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].name = "IRE_BurstErrFollowSopIsErr";
#endif
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].id              = ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].field           = BURST_ERR_FOLLOW_SOP_IS_ERRf;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].mask_field      = BURST_ERR_FOLLOW_SOP_IS_ERR_MASKf;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].name = "IRE_BurstErrFollowSopIsSop";
#endif
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].id              = ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].field           = BURST_ERR_FOLLOW_SOP_IS_SOPf;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].mask_field      = BURST_ERR_FOLLOW_SOP_IS_SOP_MASKf;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPISSOP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].name = "IRE_BurstErrFollowSopNotValid";
#endif
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].id              = ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].field           = BURST_ERR_FOLLOW_SOP_NOT_VALIDf;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].mask_field      = BURST_ERR_FOLLOW_SOP_NOT_VALID_MASKf;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_BURSTERRFOLLOWSOPNOTVALID].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].name = "IRE_CpuErrDataArrived";
#endif
    arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].id              = ARAD_INT_IRE_CPUERRDATAARRIVED;
    arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].field           = CPU_ERR_DATA_ARRIVEDf;
    arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].mask_field      = CPU_ERR_DATA_ARRIVED_MASKf;
    arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_CPUERRDATAARRIVED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].name = "IRE_CpuErrUnexpectedSop";
#endif
    arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].id              = ARAD_INT_IRE_CPUERRUNEXPECTEDSOP;
    arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].field           = CPU_ERR_UNEXPECTED_SOPf;
    arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].mask_field      = CPU_ERR_UNEXPECTED_SOP_MASKf;
    arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_CPUERRUNEXPECTEDSOP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].name = "IRE_ErrorBadReassemblyContext";
#endif
    arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].id              = ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT;
    arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].field           = ERROR_BAD_REASSEMBLY_CONTEXTf;
    arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].mask_field      = ERROR_BAD_REASSEMBLY_CONTEXT_MASKf;
    arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_ERRORBADREASSEMBLYCONTEXT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_ERRORECC].name = "IRE_ErrorEcc";
#endif
    arad_interrupts[ARAD_INT_IRE_ERRORECC].id              = ARAD_INT_IRE_ERRORECC;
    arad_interrupts[ARAD_INT_IRE_ERRORECC].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_ERRORECC].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_ERRORECC].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_ERRORECC].field           = ERROR_ECCf;
    arad_interrupts[ARAD_INT_IRE_ERRORECC].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_ERRORECC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_ERRORECC].mask_field      = ERROR_ECC_MASKf;
    arad_interrupts[ARAD_INT_IRE_ERRORECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_ERRORECC].vector_id       = 1;
    arad_interrupts[ARAD_INT_IRE_ERRORECC].vector_info     = &arad_interrupt_tree_ire_eccinterruptregister;
    arad_interrupts[ARAD_INT_IRE_ERRORECC].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_IRE_ERRORECC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_ERRORECC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_ERRORECC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_ERRORECC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_ERRORECC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_ERRORECC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_ERRORECC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_ERRORECC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].name = "IRE_NifErrDataArrived";
#endif
    arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].id              = ARAD_INT_IRE_NIFERRDATAARRIVED;
    arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].field           = NIF_ERR_DATA_ARRIVEDf;
    arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].mask_field      = NIF_ERR_DATA_ARRIVED_MASKf;
    arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_NIFERRDATAARRIVED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].name = "IRE_NifErrPacketSize";
#endif
    arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].id              = ARAD_INT_IRE_NIFERRPACKETSIZE;
    arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].field           = NIF_ERR_PACKET_SIZEf;
    arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].mask_field      = NIF_ERR_PACKET_SIZE_MASKf;
    arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_NIFERRPACKETSIZE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].name = "IRE_NifErr_64BytesPack";
#endif
    arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].id              = ARAD_INT_IRE_NIFERR_64BYTESPACK;
    arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].field           = NIF_ERR_64_BYTES_PACKf;
    arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].mask_field      = NIF_ERR_64_BYTES_PACK_MASKf;
    arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_NIFERR_64BYTESPACK].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].name = "IRE_OampErrDataArrived";
#endif
    arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].id              = ARAD_INT_IRE_OAMPERRDATAARRIVED;
    arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].field           = OAMP_ERR_DATA_ARRIVEDf;
    arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].mask_field      = OAMP_ERR_DATA_ARRIVED_MASKf;
    arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_OAMPERRDATAARRIVED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].name = "IRE_OampErrUnexpectedSop";
#endif
    arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].id              = ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP;
    arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].field           = OAMP_ERR_UNEXPECTED_SOPf;
    arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].mask_field      = OAMP_ERR_UNEXPECTED_SOP_MASKf;
    arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_OAMPERRUNEXPECTEDSOP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].name = "IRE_OlpErrDataArrived";
#endif
    arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].id              = ARAD_INT_IRE_OLPERRDATAARRIVED;
    arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].field           = OLP_ERR_DATA_ARRIVEDf;
    arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].mask_field      = OLP_ERR_DATA_ARRIVED_MASKf;
    arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_OLPERRDATAARRIVED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].name = "IRE_OlpErrUnexpectedSop";
#endif
    arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].id              = ARAD_INT_IRE_OLPERRUNEXPECTEDSOP;
    arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].field           = OLP_ERR_UNEXPECTED_SOPf;
    arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].mask_field      = OLP_ERR_UNEXPECTED_SOP_MASKf;
    arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_OLPERRUNEXPECTEDSOP].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].name = "IRE_RcyErrDataArrived";
#endif
    arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].id              = ARAD_INT_IRE_RCYERRDATAARRIVED;
    arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].field           = RCY_ERR_DATA_ARRIVEDf;
    arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].mask_field      = RCY_ERR_DATA_ARRIVED_MASKf;
    arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_RCYERRDATAARRIVED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].name = "IRE_RcyErrPacketSize";
#endif
    arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].id              = ARAD_INT_IRE_RCYERRPACKETSIZE;
    arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].field           = RCY_ERR_PACKET_SIZEf;
    arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].mask_field      = RCY_ERR_PACKET_SIZE_MASKf;
    arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_RCYERRPACKETSIZE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].name = "IRE_RcyErr_64BytesPack";
#endif
    arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].id              = ARAD_INT_IRE_RCYERR_64BYTESPACK;
    arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].field           = RCY_ERR_64_BYTES_PACKf;
    arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].mask_field      = RCY_ERR_64_BYTES_PACK_MASKf;
    arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_RCYERR_64BYTESPACK].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].name = "IRE_RegiErrDataArrived";
#endif
    arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].id              = ARAD_INT_IRE_REGIERRDATAARRIVED;
    arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].field           = REGI_ERR_DATA_ARRIVEDf;
    arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].mask_field      = REGI_ERR_DATA_ARRIVED_MASKf;
    arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_REGIERRDATAARRIVED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].name = "IRE_RegiErrPacketSize";
#endif
    arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].id              = ARAD_INT_IRE_REGIERRPACKETSIZE;
    arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].field           = REGI_ERR_PACKET_SIZEf;
    arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].mask_field      = REGI_ERR_PACKET_SIZE_MASKf;
    arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_REGIERRPACKETSIZE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].name = "IRE_RegiErr_64BytesPack";
#endif
    arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].id              = ARAD_INT_IRE_REGIERR_64BYTESPACK;
    arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].field           = REGI_ERR_64_BYTES_PACKf;
    arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].mask_field      = REGI_ERR_64_BYTES_PACK_MASKf;
    arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_REGIERR_64BYTESPACK].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_TDMERR].name = "IRE_TdmErr";
#endif
    arad_interrupts[ARAD_INT_IRE_TDMERR].id              = ARAD_INT_IRE_TDMERR;
    arad_interrupts[ARAD_INT_IRE_TDMERR].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_TDMERR].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_TDMERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_TDMERR].field           = TDM_ERRf;
    arad_interrupts[ARAD_INT_IRE_TDMERR].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_TDMERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_TDMERR].mask_field      = TDM_ERR_MASKf;
    arad_interrupts[ARAD_INT_IRE_TDMERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_TDMERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_TDMERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_TDMERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_TDMERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_TDMERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_TDMERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_TDMERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_TDMERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_TDMERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_TDMERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_TDMERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].name = "IRE_TdmSizeErr";
#endif
    arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].id              = ARAD_INT_IRE_TDMSIZEERR;
    arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].reg             = IRE_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].reg_test        = IRE_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].field           = TDM_SIZE_ERRf;
    arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].mask_reg        = IRE_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].mask_field      = TDM_SIZE_ERR_MASKf;
    arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRE_TDMSIZEERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRE * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].name = "IRR_Ecc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].id              = ARAD_INT_IRR_ECC_1BERRINT;
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].reg             = IRR_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].reg_test        = IRR_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].field           = ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].mask_reg        = IRR_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].mask_field      = ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].cnt_reg         = IRR_ECC_1B_ERR_CNTr;
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].name = "IRR_Ecc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].id              = ARAD_INT_IRR_ECC_2BERRINT;
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].reg             = IRR_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].reg_test        = IRR_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].field           = ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].mask_reg        = IRR_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].mask_field      = ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].cnt_reg         = IRR_ECC_2B_ERR_CNTr;
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].name = "IRR_ParityErrInt";
#endif
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].id              = ARAD_INT_IRR_PARITYERRINT;
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].reg             = IRR_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].reg_test        = IRR_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].field           = PARITY_ERR_INTf;
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].mask_reg        = IRR_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].mask_field      = PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].cnt_reg         = IRR_PARITY_ERR_CNTr;
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_PARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRR_PARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_PARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_PARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_PARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].name = "IRR_ErrIsMaxReplication";
#endif
    arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].id              = ARAD_INT_IRR_ERRISMAXREPLICATION;
    arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].reg             = IRR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].reg_test        = IRR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].field           = ERR_IS_MAX_REPLICATIONf;
    arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].mask_reg        = IRR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].mask_field      = ERR_IS_MAX_REPLICATION_MASKf;
    arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRISMAXREPLICATION].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].name = "IRR_ErrIsReplicationEmpty";
#endif
    arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].id              = ARAD_INT_IRR_ERRISREPLICATIONEMPTY;
    arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].reg             = IRR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].reg_test        = IRR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].field           = ERR_IS_REPLICATION_EMPTYf;
    arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].mask_reg        = IRR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].mask_field      = ERR_IS_REPLICATION_EMPTY_MASKf;
    arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRISREPLICATIONEMPTY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].name = "IRR_ErrMaxReplication";
#endif
    arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].id              = ARAD_INT_IRR_ERRMAXREPLICATION;
    arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].reg             = IRR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].reg_test        = IRR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].field           = ERR_MAX_REPLICATIONf;
    arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].mask_reg        = IRR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].mask_field      = ERR_MAX_REPLICATION_MASKf;
    arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRMAXREPLICATION].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].name = "IRR_ErrReplicationEmpty";
#endif
    arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].id              = ARAD_INT_IRR_ERRREPLICATIONEMPTY;
    arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].reg             = IRR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].reg_test        = IRR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].field           = ERR_REPLICATION_EMPTYf;
    arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].mask_reg        = IRR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].mask_field      = ERR_REPLICATION_EMPTY_MASKf;
    arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRREPLICATIONEMPTY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRR_ERRORECC].name = "IRR_ErrorEcc";
#endif
    arad_interrupts[ARAD_INT_IRR_ERRORECC].id              = ARAD_INT_IRR_ERRORECC;
    arad_interrupts[ARAD_INT_IRR_ERRORECC].reg             = IRR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRORECC].reg_test        = IRR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRR_ERRORECC].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORECC].field           = ERROR_ECCf;
    arad_interrupts[ARAD_INT_IRR_ERRORECC].mask_reg        = IRR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRORECC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORECC].mask_field      = ERROR_ECC_MASKf;
    arad_interrupts[ARAD_INT_IRR_ERRORECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRR_ERRORECC].vector_id       = 1;
    arad_interrupts[ARAD_INT_IRR_ERRORECC].vector_info     = &arad_interrupt_tree_irr_eccinterruptregister;
    arad_interrupts[ARAD_INT_IRR_ERRORECC].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_IRR_ERRORECC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORECC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORECC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORECC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORECC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORECC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORECC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORECC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].name = "IRR_ErrorResequencer0OutOfSeq";
#endif
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].id              = ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].reg             = IRR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].reg_test        = IRR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].field           = ERROR_RESEQUENCER_0_OUT_OF_SEQf;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].mask_reg        = IRR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].mask_field      = ERROR_RESEQUENCER_0_OUT_OF_SEQ_MASKf;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSEQ].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].name = "IRR_ErrorResequencer0OutOfSync";
#endif
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].id              = ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].reg             = IRR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].reg_test        = IRR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].field           = ERROR_RESEQUENCER_0_OUT_OF_SYNCf;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].mask_reg        = IRR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].mask_field      = ERROR_RESEQUENCER_0_OUT_OF_SYNC_MASKf;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER0OUTOFSYNC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].name = "IRR_ErrorResequencer1OutOfSeq";
#endif
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].id              = ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].reg             = IRR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].reg_test        = IRR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].field           = ERROR_RESEQUENCER_1_OUT_OF_SEQf;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].mask_reg        = IRR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].mask_field      = ERROR_RESEQUENCER_1_OUT_OF_SEQ_MASKf;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSEQ].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].name = "IRR_ErrorResequencer1OutOfSync";
#endif
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].id              = ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].reg             = IRR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].reg_test        = IRR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].field           = ERROR_RESEQUENCER_1_OUT_OF_SYNCf;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].mask_reg        = IRR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].mask_field      = ERROR_RESEQUENCER_1_OUT_OF_SYNC_MASKf;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER1OUTOFSYNC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].name = "IRR_ErrorResequencer2OutOfSeq";
#endif
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].id              = ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].reg             = IRR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].reg_test        = IRR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].field           = ERROR_RESEQUENCER_2_OUT_OF_SEQf;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].mask_reg        = IRR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].mask_field      = ERROR_RESEQUENCER_2_OUT_OF_SEQ_MASKf;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSEQ].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].name = "IRR_ErrorResequencer2OutOfSync";
#endif
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].id              = ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].reg             = IRR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].reg_test        = IRR_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].reg_index       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].field           = ERROR_RESEQUENCER_2_OUT_OF_SYNCf;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].mask_reg        = IRR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].mask_field      = ERROR_RESEQUENCER_2_OUT_OF_SYNC_MASKf;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].vector_id       = 0;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].vector_info     = NULL;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_IRR_ERRORRESEQUENCER2OUTOFSYNC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_IRR * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].name = "MMU_Ecc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].id              = ARAD_INT_MMU_ECC_1BERRINT;
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].reg             = MMU_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].reg_test        = MMU_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].field           = ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].mask_reg        = MMU_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].mask_field      = ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].cnt_reg         = MMU_ECC_1B_ERR_CNTr;
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_MMU_ECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].name = "MMU_Ecc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].id              = ARAD_INT_MMU_ECC_2BERRINT;
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].reg             = MMU_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].reg_test        = MMU_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].field           = ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].mask_reg        = MMU_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].mask_field      = ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].cnt_reg         = MMU_ECC_2B_ERR_CNTr;
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_MMU_ECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].name = "MMU_DramOppCrcErrInt";
#endif
    arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].id              = ARAD_INT_MMU_DRAMOPPCRCERRINT;
    arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].reg             = MMU_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].field           = DRAM_OPP_CRC_ERR_INTf;
    arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].mask_field      = DRAM_OPP_CRC_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_MMU_DRAMOPPCRCERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));

    if(SOC_IS_ARDON(unit)) {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].name = "MMU_BacABG_0_OverflowInt";
#endif
        arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].id              = ARAD_INT_MMU_BACABG_0_OVERFLOWINT;
        arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].reg             = MMU_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].field           = BACA_BG_0_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].mask_field      = BACA_BG_0_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACABG_0_OVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));    
 
 
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].name = "MMU_BacABG_1_OverflowInt";
#endif
        arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].id              = ARAD_INT_MMU_BACABG_1_OVERFLOWINT;
        arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].reg             = MMU_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].field           = BACA_BG_1_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].mask_field      = BACA_BG_1_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACABG_1_OVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));    


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].name = "MMU_BacABG_2_OverflowInt";
#endif
        arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].id              = ARAD_INT_MMU_BACABG_2_OVERFLOWINT;
        arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].reg             = MMU_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].field           = BACA_BG_2_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].mask_field      = BACA_BG_2_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACABG_2_OVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));    


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].name = "MMU_BacABG_3_OverflowInt";
#endif
        arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].id              = ARAD_INT_MMU_BACABG_3_OVERFLOWINT;
        arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].reg             = MMU_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].field           = BACA_BG_3_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].mask_field      = BACA_BG_3_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACABG_3_OVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));    


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].name = "MMU_BacBBG_0_OverflowInt";
#endif
        arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].id              = ARAD_INT_MMU_BACBBG_0_OVERFLOWINT;
        arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].reg             = MMU_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].field           = BACB_BG_0_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].mask_field      = BACB_BG_0_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACBBG_0_OVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));    


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].name = "MMU_BacBBG_1_OverflowInt";
#endif
        arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].id              = ARAD_INT_MMU_BACBBG_1_OVERFLOWINT;
        arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].reg             = MMU_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].field           = BACB_BG_1_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].mask_field      = BACB_BG_1_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACBBG_1_OVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));    

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].name = "MMU_BacBBG_2_OverflowInt";
#endif
        arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].id              = ARAD_INT_MMU_BACBBG_2_OVERFLOWINT;
        arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].reg             = MMU_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].field           = BACB_BG_2_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].mask_field      = BACB_BG_2_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACBBG_2_OVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));    


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].name = "MMU_BacBBG_3_OverflowInt";
#endif
        arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].id              = ARAD_INT_MMU_BACBBG_3_OVERFLOWINT;
        arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].reg             = MMU_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].field           = BACB_BG_3_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].mask_field      = BACB_BG_3_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACBBG_3_OVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));    


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].name = "MMU_BacCBG_0_OverflowInt";
#endif
        arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].id              = ARAD_INT_MMU_BACCBG_0_OVERFLOWINT;
        arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].reg             = MMU_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].field           = BACC_BG_0_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].mask_field      = BACC_BG_0_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACCBG_0_OVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));    

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].name = "MMU_BacCBG_1_OverflowInt";
#endif
        arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].id              = ARAD_INT_MMU_BACCBG_1_OVERFLOWINT;
        arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].reg             = MMU_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].field           = BACC_BG_1_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].mask_field      = BACC_BG_1_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACCBG_1_OVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));    

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].name = "MMU_BacCBG_2_OverflowInt";
#endif
        arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].id              = ARAD_INT_MMU_BACCBG_2_OVERFLOWINT;
        arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].reg             = MMU_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].field           = BACC_BG_2_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].mask_field      = BACC_BG_2_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACCBG_2_OVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));    


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].name = "MMU_BacCBG_3_OverflowInt";
#endif
        arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].id              = ARAD_INT_MMU_BACCBG_3_OVERFLOWINT;
        arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].reg             = MMU_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].field           = BACC_BG_3_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].mask_field      = BACC_BG_3_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACCBG_3_OVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));    


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].name = "MMU_BacDBG_0_OverflowInt";
#endif
        arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].id              = ARAD_INT_MMU_BACDBG_0_OVERFLOWINT;
        arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].reg             = MMU_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].field           = BACD_BG_0_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].mask_field      = BACD_BG_0_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACDBG_0_OVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));    

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].name = "MMU_BacDBG_1_OverflowInt";
#endif
        arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].id              = ARAD_INT_MMU_BACDBG_1_OVERFLOWINT;
        arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].reg             = MMU_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].field           = BACD_BG_1_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].mask_field      = BACD_BG_1_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACDBG_1_OVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));    

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].name = "MMU_BacDBG_2_OverflowInt";
#endif
        arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].id              = ARAD_INT_MMU_BACDBG_2_OVERFLOWINT;
        arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].reg             = MMU_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].field           = BACD_BG_2_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].mask_field      = BACD_BG_2_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACDBG_2_OVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));    

#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].name = "MMU_BacDBG_3_OverflowInt";
#endif
        arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].id              = ARAD_INT_MMU_BACDBG_3_OVERFLOWINT;
        arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].reg             = MMU_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].field           = BACD_BG_3_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].mask_field      = BACD_BG_3_OVERFLOW_MASKf;
        arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_MMU_BACDBG_3_OVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));    
    }
    
#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_MMU_ERRORECC].name = "MMU_ErrorEcc";
#endif
    arad_interrupts[ARAD_INT_MMU_ERRORECC].id              = ARAD_INT_MMU_ERRORECC;
    arad_interrupts[ARAD_INT_MMU_ERRORECC].reg             = MMU_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_MMU_ERRORECC].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_MMU_ERRORECC].reg_index       = 0;
    arad_interrupts[ARAD_INT_MMU_ERRORECC].field           = ERROR_ECCf;
    arad_interrupts[ARAD_INT_MMU_ERRORECC].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_MMU_ERRORECC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_MMU_ERRORECC].mask_field      = ERROR_ECC_MASKf;
    arad_interrupts[ARAD_INT_MMU_ERRORECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_MMU_ERRORECC].vector_id       = 1;
    arad_interrupts[ARAD_INT_MMU_ERRORECC].vector_info     = &arad_interrupt_tree_mmu_eccinterruptregister;
    arad_interrupts[ARAD_INT_MMU_ERRORECC].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_MMU_ERRORECC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_MMU_ERRORECC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_MMU_ERRORECC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_MMU_ERRORECC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_MMU_ERRORECC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_MMU_ERRORECC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_MMU_ERRORECC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_MMU_ERRORECC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].name = "MMU_OcbOppCrcErrInt";
#endif
    arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].id              = ARAD_INT_MMU_OCBOPPCRCERRINT;
    arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].reg             = MMU_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].reg_test        = MMU_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].field           = OCB_OPP_CRC_ERR_INTf;
    arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].mask_reg        = MMU_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].mask_field      = OCB_OPP_CRC_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_MMU_OCBOPPCRCERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_MMU * sizeof(uint32));

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].name = "NBI_ParityErrInt";
#endif
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].id              = ARAD_INT_NBI_PARITYERRINT;
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].reg             = NBI_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].reg_test        = NBI_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].field           = PARITY_ERR_INTf;
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].mask_reg        = NBI_ECC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].mask_field      = PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].cnt_reg         = NBI_PARITY_ERR_CNTr;
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_NBI_PARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_NBI_PARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_NBI_PARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_NBI_PARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_NBI_PARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].name = "NBI_RxFifoOverflowInt";
#endif
    arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].id              = ARAD_INT_NBI_RXFIFOOVERFLOWINT;
    arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].reg             = NBI_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].field           = RX_FIFO_OVERFLOW_INTf;
    arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].mask_field      = RX_FIFO_OVERFLOW_INT_MASKf;
    arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_NBI_RXFIFOOVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].name = "NBI_TxFifoOverflowInt";
#endif
    arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].id              = ARAD_INT_NBI_TXFIFOOVERFLOWINT;
    arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].reg             = NBI_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].field           = TX_FIFO_OVERFLOW_INTf;
    arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].mask_field      = TX_FIFO_OVERFLOW_INT_MASKf;
    arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_NBI_TXFIFOOVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


    if(SOC_IS_ARDON(unit)) {
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].name = "NBI_RxOvfErrInt";
#endif
        arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].id              = ARAD_INT_NBI_RXOVFERRINT;
        arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].field           = RX_OVF_ERR_INTf;
        arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].mask_field      = RX_OVF_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_RXOVFERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].name = "NBI_TxOvfErrInt";
#endif
        arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].id              = ARAD_INT_NBI_TXOVFERRINT;
        arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].field           = TX_OVF_ERR_INTf;
        arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].mask_field      = TX_OVF_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_TXOVFERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
    }

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].name = "NBI_Ecc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].id              = ARAD_INT_NBI_ECC_1BERRINT;
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].reg             = NBI_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].reg_test        = NBI_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].field           = ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].mask_reg        = NBI_ECC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].mask_field      = ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].cnt_reg         = NBI_ECC_1B_ERR_CNTr;
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_NBI_ECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].name = "NBI_Ecc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].id              = ARAD_INT_NBI_ECC_2BERRINT;
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].reg             = NBI_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].reg_test        = NBI_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].field           = ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].mask_reg        = NBI_ECC_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].mask_field      = ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].cnt_reg         = NBI_ECC_2B_ERR_CNTr;
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_NBI_ECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


    if(!SOC_IS_ARDON(unit)) {
    
#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].name = "NBI_IlknCrc32LaneErrIndicationLanes0_11Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].id              = ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].field           = ILKN_CRC_32_LANE_ERR_INDICATION_LANES_0_11_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].mask_field      = ILKN_CRC_32_LANE_ERR_INDICATION_LANES_0_11_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES0_11INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].name = "NBI_IlknCrc32LaneErrIndicationLanes12_23Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].id              = ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].field           = ILKN_CRC_32_LANE_ERR_INDICATION_LANES_12_23_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].mask_field      = ILKN_CRC_32_LANE_ERR_INDICATION_LANES_12_23_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNCRC32LANEERRINDICATIONLANES12_23INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].name = "NBI_IlknLaneBadFramingTypeErrLanes0_11Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].id              = ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].field           = ILKN_LANE_BAD_FRAMING_TYPE_ERR_LANES_0_11_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].mask_field      = ILKN_LANE_BAD_FRAMING_TYPE_ERR_LANES_0_11_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES0_11INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].name = "NBI_IlknLaneBadFramingTypeErrLanes12_23Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].id              = ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].field           = ILKN_LANE_BAD_FRAMING_TYPE_ERR_LANES_12_23_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].mask_field      = ILKN_LANE_BAD_FRAMING_TYPE_ERR_LANES_12_23_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEBADFRAMINGTYPEERRLANES12_23INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].name = "NBI_IlknLaneFramingErrLanes0_11Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].id              = ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].field           = ILKN_LANE_FRAMING_ERR_LANES_0_11_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].mask_field      = ILKN_LANE_FRAMING_ERR_LANES_0_11_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES0_11INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].name = "NBI_IlknLaneFramingErrLanes12_23Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].id              = ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].field           = ILKN_LANE_FRAMING_ERR_LANES_12_23_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].mask_field      = ILKN_LANE_FRAMING_ERR_LANES_12_23_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEFRAMINGERRLANES12_23INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].name = "NBI_IlknLaneMetaFrameLengthErrLanes0_11Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].id              = ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].field           = ILKN_LANE_META_FRAME_LENGTH_ERR_LANES_0_11_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].mask_field      = ILKN_LANE_META_FRAME_LENGTH_ERR_LANES_0_11_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES0_11INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].name = "NBI_IlknLaneMetaFrameLengthErrLanes12_23Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].id              = ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].field           = ILKN_LANE_META_FRAME_LENGTH_ERR_LANES_12_23_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].mask_field      = ILKN_LANE_META_FRAME_LENGTH_ERR_LANES_12_23_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMELENGTHERRLANES12_23INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].name = "NBI_IlknLaneMetaFrameRepeatErrLanes0_11Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].id              = ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].field           = ILKN_LANE_META_FRAME_REPEAT_ERR_LANES_0_11_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].mask_field      = ILKN_LANE_META_FRAME_REPEAT_ERR_LANES_0_11_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES0_11INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].name = "NBI_IlknLaneMetaFrameRepeatErrLanes12_23Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].id              = ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].field           = ILKN_LANE_META_FRAME_REPEAT_ERR_LANES_12_23_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].mask_field      = ILKN_LANE_META_FRAME_REPEAT_ERR_LANES_12_23_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMEREPEATERRLANES12_23INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].name = "NBI_IlknLaneMetaFrameSyncWordErrLanes0_11Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].id              = ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].field           = ILKN_LANE_META_FRAME_SYNC_WORD_ERR_LANES_0_11_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].mask_field      = ILKN_LANE_META_FRAME_SYNC_WORD_ERR_LANES_0_11_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES0_11INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].name = "NBI_IlknLaneMetaFrameSyncWordErrLanes12_23Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].id              = ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].field           = ILKN_LANE_META_FRAME_SYNC_WORD_ERR_LANES_12_23_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].mask_field      = ILKN_LANE_META_FRAME_SYNC_WORD_ERR_LANES_12_23_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANEMETAFRAMESYNCWORDERRLANES12_23INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].name = "NBI_IlknLaneScramblerStateErrLanes0_11Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].id              = ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].field           = ILKN_LANE_SCRAMBLER_STATE_ERR_LANES_0_11_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].mask_field      = ILKN_LANE_SCRAMBLER_STATE_ERR_LANES_0_11_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES0_11INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].name = "NBI_IlknLaneScramblerStateErrLanes12_23Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].id              = ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].field           = ILKN_LANE_SCRAMBLER_STATE_ERR_LANES_12_23_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].mask_field      = ILKN_LANE_SCRAMBLER_STATE_ERR_LANES_12_23_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANESCRAMBLERSTATEERRLANES12_23INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].name = "NBI_IlknLaneSynchErrLanes0_11Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].id              = ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].field           = ILKN_LANE_SYNCH_ERR_LANES_0_11_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].mask_field      = ILKN_LANE_SYNCH_ERR_LANES_0_11_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES0_11INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].name = "NBI_IlknLaneSynchErrLanes12_23Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].id              = ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].field           = ILKN_LANE_SYNCH_ERR_LANES_12_23_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].mask_field      = ILKN_LANE_SYNCH_ERR_LANES_12_23_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLANESYNCHERRLANES12_23INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].name = "NBI_IlknLinkPartnerStatusChangeIlkn0Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].id              = ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].field           = ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_0_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].mask_field      = ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_0_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN0INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].name = "NBI_IlknLinkPartnerStatusChangeIlkn1Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].id              = ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].field           = ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_1_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].mask_field      = ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_1_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNLINKPARTNERSTATUSCHANGEILKN1INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].name = "NBI_IlknRx0RetransErrInt";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].id              = ARAD_INT_NBI_ILKNRX0RETRANSERRINT;
        arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].field           = ILKN_RX_0_RETRANS_ERR_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].mask_field      = ILKN_RX_0_RETRANS_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRX0RETRANSERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].name = "NBI_IlknRx1RetransErrInt";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].id              = ARAD_INT_NBI_ILKNRX1RETRANSERRINT;
        arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].field           = ILKN_RX_1_RETRANS_ERR_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].mask_field      = ILKN_RX_1_RETRANS_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRX1RETRANSERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].name = "NBI_IlknRxParityErrInt";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].id              = ARAD_INT_NBI_ILKNRXPARITYERRINT;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].field           = ILKN_RX_PARITY_ERR_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].mask_field      = ILKN_RX_PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].cnt_reg         = NBI_PARITY_ERR_CNTr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].name = "NBI_IlknRxPort0AlignErrInt";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].id              = ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].field           = ILKN_RX_PORT_0_ALIGN_ERR_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].mask_field      = ILKN_RX_PORT_0_ALIGN_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0ALIGNERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].name = "NBI_IlknRxPort0StatusChangeInt";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].id              = ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].field           = ILKN_RX_PORT_0_STATUS_CHANGE_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].mask_field      = ILKN_RX_PORT_0_STATUS_CHANGE_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSCHANGEINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].name = "NBI_IlknRxPort0StatusErrInt";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].id              = ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].field           = ILKN_RX_PORT_0_STATUS_ERR_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].mask_field      = ILKN_RX_PORT_0_STATUS_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT0STATUSERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].name = "NBI_IlknRxPort1AlignErrInt";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].id              = ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].field           = ILKN_RX_PORT_1_ALIGN_ERR_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].mask_field      = ILKN_RX_PORT_1_ALIGN_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1ALIGNERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].name = "NBI_IlknRxPort1StatusChangeInt";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].id              = ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].field           = ILKN_RX_PORT_1_STATUS_CHANGE_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].mask_field      = ILKN_RX_PORT_1_STATUS_CHANGE_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSCHANGEINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].name = "NBI_IlknRxPort1StatusErrInt";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].id              = ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].field           = ILKN_RX_PORT_1_STATUS_ERR_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].mask_field      = ILKN_RX_PORT_1_STATUS_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNRXPORT1STATUSERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].name = "NBI_IlknTxParityErrInt";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].id              = ARAD_INT_NBI_ILKNTXPARITYERRINT;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].field           = ILKN_TX_PARITY_ERR_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].mask_field      = ILKN_TX_PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].cnt_reg         = NBI_PARITY_ERR_CNTr;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNTXPARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].name = "NBI_IlknTxPort0StatusErrInt";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].id              = ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].field           = ILKN_TX_PORT_0_STATUS_ERR_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].mask_field      = ILKN_TX_PORT_0_STATUS_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNTXPORT0STATUSERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].name = "NBI_IlknTxPort1StatusErrInt";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].id              = ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].reg             = NBI_ILKN_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].reg_test        = NBI_ILKN_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].field           = ILKN_TX_PORT_1_STATUS_ERR_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].mask_reg        = NBI_ILKN_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].mask_field      = ILKN_TX_PORT_1_STATUS_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNTXPORT1STATUSERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].name = "NBI_EccParityInt";
#endif
        arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].id              = ARAD_INT_NBI_ECCPARITYINT;
        arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].field           = ECC_PARITY_INTf;
        arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].mask_field      = ECC_PARITY_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].vector_id       = 1;
        arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].vector_info     = &arad_interrupt_tree_nbi_eccinterruptregister;
        arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ECCPARITYINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].name = "NBI_ErrBitsFromEgqInt";
#endif
        arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].id              = ARAD_INT_NBI_ERRBITSFROMEGQINT;
        arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].field           = ERR_BITS_FROM_EGQ_INTf;
        arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].mask_field      = ERR_BITS_FROM_EGQ_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ERRBITSFROMEGQINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].name = "NBI_IlegalIlknInputFromRx0Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].id              = ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].field           = ILEGAL_ILKN_INPUT_FROM_RX_0_INTf;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].mask_field      = ILEGAL_ILKN_INPUT_FROM_RX_0_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX0INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].name = "NBI_IlegalIlknInputFromRx1Int";
#endif
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].id              = ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].field           = ILEGAL_ILKN_INPUT_FROM_RX_1_INTf;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].mask_field      = ILEGAL_ILKN_INPUT_FROM_RX_1_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILEGALILKNINPUTFROMRX1INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNINT].name = "NBI_IlknInt";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNINT].id              = ARAD_INT_NBI_ILKNINT;
        arad_interrupts[ARAD_INT_NBI_ILKNINT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNINT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNINT].field           = ILKN_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNINT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNINT].mask_field      = ILKN_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNINT].vector_id       = 1;
        arad_interrupts[ARAD_INT_NBI_ILKNINT].vector_info     = &arad_interrupt_tree_nbi_ilkninterruptregister;
        arad_interrupts[ARAD_INT_NBI_ILKNINT].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].name = "NBI_IlknTx1_32byte_ConsecutiveClksInt";
#endif
        arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].id              = ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT;
        arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].field           = ILKN_TX_1_32_BYTE_CONSECUTIVE_CLKS_INTf;
        arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].mask_field      = ILKN_TX_1_32_BYTE_CONSECUTIVE_CLKS_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_ILKNTX1_32_BYTE_CONSECUTIVECLKSINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].name = "NBI_LinkStatusChangeInt";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINT;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].field           = LINK_STATUS_CHANGE_INTf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].mask_field      = LINK_STATUS_CHANGE_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].vector_id       = 1;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].vector_info     = &arad_interrupt_tree_nbi_linkstatuschangeinterruptregister;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].name = "NBI_NbiThrownBurstsCounters0_75pInterrupt";
#endif
        arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].id              = ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT;
        arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].field           = NBI_THROWN_BURSTS_COUNTERS_0_75P_INTERRUPTf;
        arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].mask_field      = NBI_THROWN_BURSTS_COUNTERS_0_75P_INT_MASKERRUPTf;
        arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].vector_id       = 1;
        arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].vector_info     = &arad_interrupt_tree_nbi_nbithrownburstscounters75pinterruptregister;
        arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].name = "NBI_RxElkOvfInt";
#endif
        arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].id              = ARAD_INT_NBI_RXELKOVFINT;
        arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].field           = RX_ELK_OVF_INTf;
        arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].mask_field      = RX_ELK_OVF_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_RXELKOVFINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].name = "NBI_RxNumThrownEopsInt";
#endif
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].id              = ARAD_INT_NBI_RXNUMTHROWNEOPSINT;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].field           = RX_NUM_THROWN_EOPS_INTf;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].mask_field      = RX_NUM_THROWN_EOPS_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_RXNUMTHROWNEOPSINT_read_fifo);
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPSINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].name = "NBI_RxNumThrownEops_75pInt";
#endif
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].id              = ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].field           = RX_NUM_THROWN_EOPS_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].mask_field      = RX_NUM_THROWN_EOPS_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_RXNUMTHROWNEOPSINT_read_fifo); 
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_RXNUMTHROWNEOPS_75PINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATINT].name = "NBI_StatInt";
#endif
        arad_interrupts[ARAD_INT_NBI_STATINT].id              = ARAD_INT_NBI_STATINT;
        arad_interrupts[ARAD_INT_NBI_STATINT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATINT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATINT].field           = STAT_INTf;
        arad_interrupts[ARAD_INT_NBI_STATINT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATINT].mask_field      = STAT_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_STATINT].vector_id       = 1;
        arad_interrupts[ARAD_INT_NBI_STATINT].vector_info     = &arad_interrupt_tree_nbi_statinterruptregister;
        arad_interrupts[ARAD_INT_NBI_STATINT].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_NBI_STATINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].name = "NBI_SyncEth0Int";
#endif
        arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].id              = ARAD_INT_NBI_SYNCETH0INT;
        arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].field           = SYNC_ETH_0_INTf;
        arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].mask_field      = SYNC_ETH_0_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_SYNCETH0INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].name = "NBI_SyncEth1Int";
#endif
        arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].id              = ARAD_INT_NBI_SYNCETH1INT;
        arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].field           = SYNC_ETH_1_INTf;
        arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].mask_field      = SYNC_ETH_1_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_SYNCETH1INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].name = "NBI_WrongEgqWordInt";
#endif
        arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].id              = ARAD_INT_NBI_WRONGEGQWORDINT;
        arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].field           = WRONG_EGQ_WORD_INTf;
        arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].mask_field      = WRONG_EGQ_WORD_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_WRONGEGQWORDINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].name = "NBI_WrongPortFromEgqInt";
#endif
        arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].id              = ARAD_INT_NBI_WRONGPORTFROMEGQINT;
        arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].field           = WRONG_PORT_FROM_EGQ_INTf;
        arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].mask_field      = WRONG_PORT_FROM_EGQ_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_WRONGPORTFROMEGQINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].name = "NBI_WrongWordFromMalInt";
#endif
        arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].id              = ARAD_INT_NBI_WRONGWORDFROMMALINT;
        arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].reg             = NBI_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].reg_test        = NBI_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].field           = WRONG_WORD_FROM_MAL_INTf;
        arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].mask_reg        = NBI_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].mask_field      = WRONG_WORD_FROM_MAL_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_WRONGWORDFROMMALINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_0";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_0].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_1";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_1;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_1].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_10";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_10;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_10].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_11";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_11;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_11].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_12";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_12;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_12].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_13";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_13;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_13].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_14";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_14;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_14].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_15";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_15;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_15].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_16";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_16;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_16].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_17";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_17;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_17].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_18";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_18;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_18].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_19";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_19;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_19].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_2";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_2;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_2].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_20";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_20;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_20].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_21";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_21;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_21].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_22";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_22;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_22].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_23";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_23;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_23].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_24";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_24;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_24].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_25";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_25;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_25].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_26";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_26;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_26].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_27";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_27;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_27].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_3";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_3;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_3].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_4";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_4;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_4].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_5";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_5;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_5].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_6";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_6;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_6].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_7";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_7;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_7].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_8";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_8;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_8].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].name = "NBI_LinkStatusChangeInterruptRegister_BitInField_9";
#endif
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].id              = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].reg             = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].reg_test        = NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].field           = LINK_STATUS_CHANGE_INTERRUPT_REGISTERf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].mask_reg        = NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].mask_field      = LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].bit_in_field    = ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_BIT_IN_FIELD_9;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_LINKSTATUSCHANGEINTERRUPTREGISTER_9].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].name = "NBI_NumThrownBurstsCounter_75pRx0Port0Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_0_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_0_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].name = "NBI_NumThrownBurstsCounter_75pRx0Port1Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_1_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_1_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].name = "NBI_NumThrownBurstsCounter_75pRx0Port2Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_2_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_2_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].name = "NBI_NumThrownBurstsCounter_75pRx0Port3Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_3_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_3_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].name = "NBI_NumThrownBurstsCounter_75pRx1Port0Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_0_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_0_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].name = "NBI_NumThrownBurstsCounter_75pRx1Port1Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_1_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_1_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].name = "NBI_NumThrownBurstsCounter_75pRx1Port2Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_2_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_2_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].name = "NBI_NumThrownBurstsCounter_75pRx1Port3Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_3_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_3_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].name = "NBI_NumThrownBurstsCounter_75pRx2Port0Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_0_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_0_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].name = "NBI_NumThrownBurstsCounter_75pRx2Port1Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_1_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_1_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].name = "NBI_NumThrownBurstsCounter_75pRx2Port2Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_2_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_2_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].name = "NBI_NumThrownBurstsCounter_75pRx2Port3Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_3_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_3_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].name = "NBI_NumThrownBurstsCounter_75pRx3Port0Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_0_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_0_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].name = "NBI_NumThrownBurstsCounter_75pRx3Port1Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_1_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_1_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].name = "NBI_NumThrownBurstsCounter_75pRx3Port2Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_2_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_2_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].name = "NBI_NumThrownBurstsCounter_75pRx3Port3Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_3_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_3_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].name = "NBI_NumThrownBurstsCounter_75pRx4Port0Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_0_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_0_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].name = "NBI_NumThrownBurstsCounter_75pRx4Port1Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_1_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_1_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].name = "NBI_NumThrownBurstsCounter_75pRx4Port2Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_2_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_2_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].name = "NBI_NumThrownBurstsCounter_75pRx4Port3Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_3_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_3_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].name = "NBI_NumThrownBurstsCounter_75pRx5Port0Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_0_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_0_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].name = "NBI_NumThrownBurstsCounter_75pRx5Port1Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_1_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_1_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].name = "NBI_NumThrownBurstsCounter_75pRx5Port2Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_2_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_2_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].name = "NBI_NumThrownBurstsCounter_75pRx5Port3Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_3_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_3_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].name = "NBI_NumThrownBurstsCounter_75pRx6Port0Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_0_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_0_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].name = "NBI_NumThrownBurstsCounter_75pRx6Port1Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_1_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_1_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].name = "NBI_NumThrownBurstsCounter_75pRx6Port2Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_2_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_2_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].name = "NBI_NumThrownBurstsCounter_75pRx6Port3Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_3_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_3_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].name = "NBI_NumThrownBurstsCounter_75pRxHrf0Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_HRF_0_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_HRF_0_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF0INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].name = "NBI_NumThrownBurstsCounter_75pRxHrf1Int";
#endif
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].id              = ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].reg             = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].reg_test        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].field           = NUM_THROWN_BURSTS_COUNTER_75P_RX_HRF_1_INTf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].mask_reg        = NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].mask_field      = NUM_THROWN_BURSTS_COUNTER_75P_RX_HRF_1_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].interrupt_clear = soc_interrupt_clear_on_read_array_index; 
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].interrupt_clear_param1 = (void*)(&ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT_read_fifo);
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].interrupt_clear_param2 = NULL;
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_NUMTHROWNBURSTSCOUNTER_75PRXHRF1INT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].name = "NBI_StatCnt75pInt_BitInField_0";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].id              = ARAD_INT_NBI_STATCNT75PINT_0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_0].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].name = "NBI_StatCnt75pInt_BitInField_1";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].id              = ARAD_INT_NBI_STATCNT75PINT_1;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_1;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_1].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].name = "NBI_StatCnt75pInt_BitInField_10";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].id              = ARAD_INT_NBI_STATCNT75PINT_10;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_10;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_10].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].name = "NBI_StatCnt75pInt_BitInField_11";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].id              = ARAD_INT_NBI_STATCNT75PINT_11;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_11;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_11].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].name = "NBI_StatCnt75pInt_BitInField_12";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].id              = ARAD_INT_NBI_STATCNT75PINT_12;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_12;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_12].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].name = "NBI_StatCnt75pInt_BitInField_13";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].id              = ARAD_INT_NBI_STATCNT75PINT_13;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_13;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_13].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].name = "NBI_StatCnt75pInt_BitInField_14";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].id              = ARAD_INT_NBI_STATCNT75PINT_14;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_14;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_14].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].name = "NBI_StatCnt75pInt_BitInField_15";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].id              = ARAD_INT_NBI_STATCNT75PINT_15;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_15;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_15].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].name = "NBI_StatCnt75pInt_BitInField_16";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].id              = ARAD_INT_NBI_STATCNT75PINT_16;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_16;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_16].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].name = "NBI_StatCnt75pInt_BitInField_17";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].id              = ARAD_INT_NBI_STATCNT75PINT_17;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_17;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_17].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].name = "NBI_StatCnt75pInt_BitInField_18";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].id              = ARAD_INT_NBI_STATCNT75PINT_18;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_18;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_18].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].name = "NBI_StatCnt75pInt_BitInField_19";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].id              = ARAD_INT_NBI_STATCNT75PINT_19;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_19;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_19].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].name = "NBI_StatCnt75pInt_BitInField_2";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].id              = ARAD_INT_NBI_STATCNT75PINT_2;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_2;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_2].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].name = "NBI_StatCnt75pInt_BitInField_20";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].id              = ARAD_INT_NBI_STATCNT75PINT_20;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_20;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_20].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].name = "NBI_StatCnt75pInt_BitInField_21";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].id              = ARAD_INT_NBI_STATCNT75PINT_21;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_21;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_21].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].name = "NBI_StatCnt75pInt_BitInField_22";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].id              = ARAD_INT_NBI_STATCNT75PINT_22;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_22;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_22].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].name = "NBI_StatCnt75pInt_BitInField_23";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].id              = ARAD_INT_NBI_STATCNT75PINT_23;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_23;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_23].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].name = "NBI_StatCnt75pInt_BitInField_24";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].id              = ARAD_INT_NBI_STATCNT75PINT_24;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_24;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_24].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].name = "NBI_StatCnt75pInt_BitInField_25";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].id              = ARAD_INT_NBI_STATCNT75PINT_25;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_25;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_25].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].name = "NBI_StatCnt75pInt_BitInField_26";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].id              = ARAD_INT_NBI_STATCNT75PINT_26;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_26;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_26].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].name = "NBI_StatCnt75pInt_BitInField_27";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].id              = ARAD_INT_NBI_STATCNT75PINT_27;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_27;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_27].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].name = "NBI_StatCnt75pInt_BitInField_3";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].id              = ARAD_INT_NBI_STATCNT75PINT_3;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_3;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_3].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].name = "NBI_StatCnt75pInt_BitInField_4";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].id              = ARAD_INT_NBI_STATCNT75PINT_4;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_4;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_4].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].name = "NBI_StatCnt75pInt_BitInField_5";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].id              = ARAD_INT_NBI_STATCNT75PINT_5;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_5;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_5].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].name = "NBI_StatCnt75pInt_BitInField_6";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].id              = ARAD_INT_NBI_STATCNT75PINT_6;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_6;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_6].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].name = "NBI_StatCnt75pInt_BitInField_7";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].id              = ARAD_INT_NBI_STATCNT75PINT_7;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_7;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_7].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].name = "NBI_StatCnt75pInt_BitInField_8";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].id              = ARAD_INT_NBI_STATCNT75PINT_8;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_8;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_8].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].name = "NBI_StatCnt75pInt_BitInField_9";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].id              = ARAD_INT_NBI_STATCNT75PINT_9;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].reg             = NBI_STAT_CNT_75P_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].reg_test        = NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].field           = STAT_CNT_75P_INTf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].mask_reg        = NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].mask_field      = STAT_CNT_75P_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].bit_in_field    = ARAD_INT_NBI_STATCNT75PINT_BIT_IN_FIELD_9;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75PINT_9].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATCNT75P].name = "NBI_StatCnt75p";
#endif
        arad_interrupts[ARAD_INT_NBI_STATCNT75P].id              = ARAD_INT_NBI_STATCNT75P;
        arad_interrupts[ARAD_INT_NBI_STATCNT75P].reg             = NBI_STAT_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75P].reg_test        = NBI_STAT_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75P].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75P].field           = STAT_CNT_75Pf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75P].mask_reg        = NBI_STAT_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATCNT75P].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATCNT75P].mask_field      = STAT_CNT_75P_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATCNT75P].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_STATCNT75P].vector_id       = 1;
        arad_interrupts[ARAD_INT_NBI_STATCNT75P].vector_info     = &arad_interrupt_tree_nbi_statcnt75pinterruptregister;
        arad_interrupts[ARAD_INT_NBI_STATCNT75P].interrupt_clear = NULL;
        arad_interrupts[ARAD_INT_NBI_STATCNT75P].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75P].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75P].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATCNT75P].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75P].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75P].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75P].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATCNT75P].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATREADERRINT].name = "NBI_StatReadErrInt";
#endif
        arad_interrupts[ARAD_INT_NBI_STATREADERRINT].id              = ARAD_INT_NBI_STATREADERRINT;
        arad_interrupts[ARAD_INT_NBI_STATREADERRINT].reg             = NBI_STAT_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATREADERRINT].reg_test        = NBI_STAT_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATREADERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATREADERRINT].field           = STAT_READ_ERR_INTf;
        arad_interrupts[ARAD_INT_NBI_STATREADERRINT].mask_reg        = NBI_STAT_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATREADERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATREADERRINT].mask_field      = STAT_READ_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATREADERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_STATREADERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATREADERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATREADERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATREADERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATREADERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATREADERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATREADERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATREADERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATREADERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATREADERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATREADERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].name = "NBI_StatRxBurstLengthOverflowInt";
#endif
        arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].id              = ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT;
        arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].reg             = NBI_STAT_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].reg_test        = NBI_STAT_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].field           = STAT_RX_BURST_LENGTH_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].mask_reg        = NBI_STAT_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].mask_field      = STAT_RX_BURST_LENGTH_OVERFLOW_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATRXBURSTLENGTHOVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].name = "NBI_StatRxFrameErrInt";
#endif
        arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].id              = ARAD_INT_NBI_STATRXFRAMEERRINT;
        arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].reg             = NBI_STAT_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].reg_test        = NBI_STAT_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].field           = STAT_RX_FRAME_ERR_INTf;
        arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].mask_reg        = NBI_STAT_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].mask_field      = STAT_RX_FRAME_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATRXFRAMEERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].name = "NBI_StatTxBurstLengthOverflowInt";
#endif
        arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].id              = ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT;
        arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].reg             = NBI_STAT_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].reg_test        = NBI_STAT_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].field           = STAT_TX_BURST_LENGTH_OVERFLOW_INTf;
        arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].mask_reg        = NBI_STAT_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].mask_field      = STAT_TX_BURST_LENGTH_OVERFLOW_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATTXBURSTLENGTHOVERFLOWINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
        arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].name = "NBI_StatTxFrameErrInt";
#endif
        arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].id              = ARAD_INT_NBI_STATTXFRAMEERRINT;
        arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].reg             = NBI_STAT_INTERRUPT_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].reg_test        = NBI_STAT_INTERRUPT_REGISTER_TESTr;
        arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].reg_index       = 0;
        arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].field           = STAT_TX_FRAME_ERR_INTf;
        arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].mask_reg        = NBI_STAT_INTERRUPT_MASK_REGISTERr;
        arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].mask_reg_index  = 0;
        arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].mask_field      = STAT_TX_FRAME_ERR_INT_MASKf;
        arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
        arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].vector_id       = 0;
        arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].vector_info     = NULL;
        arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].interrupt_clear = soc_interrupt_clear_on_write;
        arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32), "DPP: interrupts_info allocation");
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
        sal_memset(arad_interrupts[ARAD_INT_NBI_STATTXFRAMEERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_NBI * sizeof(uint32));
    }

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].name = "OAMPEcc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].id              = ARAD_INT_OAMP_ECC_1BERRINT;
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].reg             = OAMP_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].reg_test        = OAMP_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].field           = ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].mask_reg        = OAMP_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].mask_field      = ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].cnt_reg         = OAMP_ECC_1B_ERR_CNTr;
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_ECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].name = "OAMPEcc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].id              = ARAD_INT_OAMP_ECC_2BERRINT;
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].reg             = OAMP_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].reg_test        = OAMP_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].field           = ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].mask_reg        = OAMP_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].mask_field      = ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].cnt_reg         = OAMP_ECC_2B_ERR_CNTr;
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_ECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].name = "OAMPParityErrInt";
#endif
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].id              = ARAD_INT_OAMP_PARITYERRINT;
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].reg             = OAMP_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].reg_test        = OAMP_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].field           = PARITY_ERR_INTf;
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].mask_reg        = OAMP_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].mask_field      = PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].cnt_reg         = OAMP_PARITY_ERR_CNTr;
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_PARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_OAMP_ERRECC].name = "OAMPErrEcc";
#endif
    arad_interrupts[ARAD_INT_OAMP_ERRECC].id              = ARAD_INT_OAMP_ERRECC;
    arad_interrupts[ARAD_INT_OAMP_ERRECC].reg             = OAMP_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_OAMP_ERRECC].reg_test        = OAMP_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_OAMP_ERRECC].reg_index       = 0;
    arad_interrupts[ARAD_INT_OAMP_ERRECC].field           = ERR_ECCf;
    arad_interrupts[ARAD_INT_OAMP_ERRECC].mask_reg        = OAMP_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_OAMP_ERRECC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_OAMP_ERRECC].mask_field      = ERR_ECC_MASKf;
    arad_interrupts[ARAD_INT_OAMP_ERRECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_OAMP_ERRECC].vector_id       = 1;
    arad_interrupts[ARAD_INT_OAMP_ERRECC].vector_info     = &arad_interrupt_tree_oamp_eccinterruptregister;
    arad_interrupts[ARAD_INT_OAMP_ERRECC].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_OAMP_ERRECC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_ERRECC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_ERRECC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_ERRECC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_OAMP_ERRECC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_ERRECC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_ERRECC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_ERRECC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].name = "OAMPPendingEvent";
#endif
    arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].id              = ARAD_INT_OAMP_PENDINGEVENT;
    arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].reg             = OAMP_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].reg_test        = OAMP_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].reg_index       = 0;
    arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].field           = PENDING_EVENTf;
    arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].mask_reg        = OAMP_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].mask_field      = PENDING_EVENT_MASKf;
    arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].vector_id       = 0;
    arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_PENDINGEVENT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].name = "OAMPRmapemInterruptOne";
#endif
    arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].id              = ARAD_INT_OAMP_RMAPEMINTERRUPTONE;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].reg             = OAMP_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].reg_test        = OAMP_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].reg_index       = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].field           = RMAPEM_INTERRUPT_ONEf;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].mask_reg        = OAMP_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].mask_field      = RMAPEM_INTERRUPT_ONE_MASKf;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].vector_id       = 1;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].vector_info     = &arad_interrupt_tree_oamp_rmapeminterruptregisterone;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMINTERRUPTONE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].name = "OAMPRmapemErrorCamTableFull";
#endif
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].id              = ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].reg             = OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].reg_test        = OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].reg_index       = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].field           = RMAPEM_ERROR_CAM_TABLE_FULLf;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].mask_reg        = OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].mask_field      = RMAPEM_ERROR_CAM_TABLE_FULL_MASKf;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].vector_id       = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].interrupt_clear_param1 = (void*)(&ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL_read_fifo);
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORCAMTABLEFULL].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].name = "OAMPRmapemErrorDeleteUnknownKey";
#endif
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].id              = ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].reg             = OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].reg_test        = OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].reg_index       = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].field           = RMAPEM_ERROR_DELETE_UNKNOWN_KEYf;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].mask_reg        = OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].mask_field      = RMAPEM_ERROR_DELETE_UNKNOWN_KEY_MASKf;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].vector_id       = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].interrupt_clear_param1 = (void*)(&ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY_read_fifo);
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORDELETEUNKNOWNKEY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].name = "OAMPRmapemErrorReachedMaxEntryLimit";
#endif
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].id              = ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].reg             = OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].reg_test        = OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].reg_index       = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].field           = RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMITf;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].mask_reg        = OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].mask_field      = RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_MASKf;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].vector_id       = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].interrupt_clear_param1 = (void*)(&ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT_read_fifo);
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORREACHEDMAXENTRYLIMIT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].name = "OAMPRmapemErrorTableCoherency";
#endif
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].id              = ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].reg             = OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].reg_test        = OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].reg_index       = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].field           = RMAPEM_ERROR_TABLE_COHERENCYf;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].mask_reg        = OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].mask_field      = RMAPEM_ERROR_TABLE_COHERENCY_MASKf;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].vector_id       = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].vector_info     = NULL;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].interrupt_clear_param1 = (void*)(&ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY_read_fifo);
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMERRORTABLECOHERENCY].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].name = "OAMPRmapemManagementCompleted";
#endif
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].id              = ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].reg             = OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].reg_test        = OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].reg_index       = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].field           = RMAPEM_MANAGEMENT_COMPLETEDf;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].mask_reg        = OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].mask_field      = RMAPEM_MANAGEMENT_COMPLETED_MASKf;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].vector_id       = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTCOMPLETED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].name = "OAMPRmapemManagementUnitFailureValid";
#endif
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].id              = ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].reg             = OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].reg_test        = OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].reg_index       = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].field           = RMAPEM_MANAGEMENT_UNIT_FAILURE_VALIDf;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].mask_reg        = OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].mask_field      = RMAPEM_MANAGEMENT_UNIT_FAILURE_VALID_MASKf;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].vector_id       = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].vector_info     = NULL;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMMANAGEMENTUNITFAILUREVALID].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].name = "OAMPRmapemWarningInsertedExisting";
#endif
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].id              = ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].reg             = OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].reg_test        = OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TESTr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].reg_index       = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].field           = RMAPEM_WARNING_INSERTED_EXISTINGf;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].mask_reg        = OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONEr;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].mask_field      = RMAPEM_WARNING_INSERTED_EXISTING_MASKf;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].vector_id       = 0;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].vector_info     = NULL;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].interrupt_clear_param1 = (void*)(&ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING_read_fifo);
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].interrupt_clear_param2 = NULL;
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OAMP_RMAPEMWARNINGINSERTEDEXISTING].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_OAMP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].name = "OLP_Ecc_1bErrInt";
#endif
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].id              = ARAD_INT_OLP_ECC_1BERRINT;
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].reg             = OLP_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].reg_test        = OLP_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].field           = ECC_1B_ERR_INTf;
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].mask_reg        = OLP_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].mask_field      = ECC_1B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].cnt_reg         = OLP_ECC_1B_ERR_CNTr;
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OLP_ECC_1BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].name = "OLP_Ecc_2bErrInt";
#endif
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].id              = ARAD_INT_OLP_ECC_2BERRINT;
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].reg             = OLP_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].reg_test        = OLP_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].field           = ECC_2B_ERR_INTf;
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].mask_reg        = OLP_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].mask_field      = ECC_2B_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].cnt_reg         = OLP_ECC_2B_ERR_CNTr;
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OLP_ECC_2BERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].name = "OLP_ParityErrInt";
#endif
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].id              = ARAD_INT_OLP_PARITYERRINT;
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].reg             = OLP_ECC_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].reg_test        = OLP_ECC_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].reg_index       = 0;
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].field           = PARITY_ERR_INTf;
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].mask_reg        = OLP_ECC_INTERRUPT_REGISTER_MASKr;
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].mask_field      = PARITY_ERR_INT_MASKf;
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].cnt_reg         = OLP_PARITY_ERR_CNTr;
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].vector_id       = 0;
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OLP_PARITYERRINT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_OLP_PARITYERRINT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OLP_PARITYERRINT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OLP_PARITYERRINT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OLP_PARITYERRINT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_OLP_ERRORECC].name = "OLP_ErrorEcc";
#endif
    arad_interrupts[ARAD_INT_OLP_ERRORECC].id              = ARAD_INT_OLP_ERRORECC;
    arad_interrupts[ARAD_INT_OLP_ERRORECC].reg             = OLP_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_OLP_ERRORECC].reg_test        = OLP_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_OLP_ERRORECC].reg_index       = 0;
    arad_interrupts[ARAD_INT_OLP_ERRORECC].field           = ERROR_ECCf;
    arad_interrupts[ARAD_INT_OLP_ERRORECC].mask_reg        = OLP_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_OLP_ERRORECC].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_OLP_ERRORECC].mask_field      = ERROR_ECC_MASKf;
    arad_interrupts[ARAD_INT_OLP_ERRORECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_OLP_ERRORECC].vector_id       = 1;
    arad_interrupts[ARAD_INT_OLP_ERRORECC].vector_info     = &arad_interrupt_tree_olp_eccinterruptregister;
    arad_interrupts[ARAD_INT_OLP_ERRORECC].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_OLP_ERRORECC].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OLP_ERRORECC].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OLP_ERRORECC].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_OLP_ERRORECC].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_OLP_ERRORECC].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OLP_ERRORECC].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OLP_ERRORECC].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_OLP_ERRORECC].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_OLP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].name = "PORT_TXFIFO0_MEM_ERR";
#endif
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].id              = ARAD_INT_PORT_TXFIFO0_MEM_ERR;
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].reg             = PORT_INTR_STATUSr;
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].field           = TXFIFO_0_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].mask_reg        = PORT_INTR_ENABLEr;
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].mask_field      = TXFIFO_0_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].interrupt_clear = soc_interrupt_clear_on_reg_write;
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].interrupt_clear_param1 = (void*)(&ARAD_INT_PORT_TXFIFO0_MEM_ERR_reg_write);
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_TXFIFO0_MEM_ERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].name = "PORT_TXFIFO1_MEM_ERR";
#endif
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].id              = ARAD_INT_PORT_TXFIFO1_MEM_ERR;
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].reg             = PORT_INTR_STATUSr;
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].field           = TXFIFO_1_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].mask_reg        = PORT_INTR_ENABLEr;
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].mask_field      = TXFIFO_1_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].interrupt_clear = soc_interrupt_clear_on_reg_write;
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].interrupt_clear_param1 = (void*)(&ARAD_INT_PORT_TXFIFO1_MEM_ERR_reg_write);
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_TXFIFO1_MEM_ERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].name = "PORT_TXFIFO2_MEM_ERR";
#endif
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].id              = ARAD_INT_PORT_TXFIFO1_MEM_ERR;
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].reg             = PORT_INTR_STATUSr;
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].field           = TXFIFO_2_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].mask_reg        = PORT_INTR_ENABLEr;
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].mask_field      = TXFIFO_2_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].interrupt_clear = soc_interrupt_clear_on_reg_write;
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].interrupt_clear_param1 = (void*)(&ARAD_INT_PORT_TXFIFO2_MEM_ERR_reg_write);
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_TXFIFO2_MEM_ERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].name = "PORT_CDC_TXFIFO_MEM_ERR";
#endif
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].id              = ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR;
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].reg             = PORT_INTR_STATUSr;
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].field           = CDC_TXFIFO_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].mask_reg        = PORT_INTR_ENABLEr;
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].mask_field      = CDC_TXFIFO_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].interrupt_clear = soc_interrupt_clear_on_reg_write;
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].interrupt_clear_param1 = (void*)(&ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR_reg_write);
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_CDC_TXFIFO_MEM_ERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));

#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].name = "PORT_CDC_RXFIFO_MEM_ERR";
#endif
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].id              = ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR;
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].reg             = PORT_INTR_STATUSr;
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].field           = CDC_RXFIFO_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].mask_reg        = PORT_INTR_ENABLEr;
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].mask_field      = CDC_RXFIFO_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].interrupt_clear = soc_interrupt_clear_on_reg_write;
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].interrupt_clear_param1 = (void*)(&ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR_reg_write);
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_CDC_RXFIFO_MEM_ERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].name = "PORT_MIB_TSC0_MEM_ERR";
#endif
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].id              = ARAD_INT_PORT_MIB_TSC0_MEM_ERR;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].reg             = PORT_INTR_STATUSr;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].field           = MIB_TSC_0_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].mask_reg        = PORT_INTR_ENABLEr;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].mask_field      = MIB_TSC_0_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].interrupt_clear = soc_interrupt_clear_on_reg_write;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].interrupt_clear_param1 = (void*)(&ARAD_INT_PORT_MIB_TSC0_MEM_ERR_reg_write);
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_MIB_TSC0_MEM_ERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].name = "PORT_MIB_TSC1_MEM_ERR";
#endif
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].id              = ARAD_INT_PORT_MIB_TSC1_MEM_ERR;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].reg             = PORT_INTR_STATUSr;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].field           = MIB_TSC_1_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].mask_reg        = PORT_INTR_ENABLEr;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].mask_field      = MIB_TSC_1_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].interrupt_clear = soc_interrupt_clear_on_reg_write;
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].interrupt_clear_param1 = (void*)(&ARAD_INT_PORT_MIB_TSC1_MEM_ERR_reg_write);
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_MIB_TSC1_MEM_ERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].name = "PORT_MIB_RSC0_MEM_ERR";
#endif
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].id              = ARAD_INT_PORT_MIB_RSC0_MEM_ERR;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].reg             = PORT_INTR_STATUSr;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].field           = MIB_RSC_0_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].mask_reg        = PORT_INTR_ENABLEr;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].mask_field      = MIB_RSC_0_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].interrupt_clear = soc_interrupt_clear_on_reg_write;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].interrupt_clear_param1 = (void*)(&ARAD_INT_PORT_MIB_RSC0_MEM_ERR_reg_write);
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_MIB_RSC0_MEM_ERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].name = "PORT_MIB_RSC1_MEM_ERR";
#endif
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].id              = ARAD_INT_PORT_MIB_RSC1_MEM_ERR;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].reg             = PORT_INTR_STATUSr;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].reg_index       = 0;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].field           = MIB_RSC_1_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].mask_reg        = PORT_INTR_ENABLEr;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].mask_field      = MIB_RSC_1_MEM_ERRf;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].vector_id       = 0;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].interrupt_clear = soc_interrupt_clear_on_reg_write;
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].interrupt_clear_param1 = (void*)(&ARAD_INT_PORT_MIB_RSC1_MEM_ERR_reg_write);
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_PORT_MIB_RSC1_MEM_ERR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_PORT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].name = "RTP_LinkMaskChange";
#endif
    arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].id              = ARAD_INT_RTP_LINKMASKCHANGE;
    arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].reg             = RTP_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].reg_test        = RTP_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].reg_index       = 0;
    arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].field           = LINK_MASK_CHANGEf;
    arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].mask_reg        = RTP_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].mask_field      = LINK_MASK_CHANGE_MASKf;
    arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].vector_id       = 0;
    arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].vector_info     = NULL;
    arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_RTP_LINKMASKCHANGE].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].name = "SCH_DCDEccErrorFixed";
#endif
    arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].id              = ARAD_INT_SCH_DCDECCERRORFIXED;
    arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].reg             = SCH_ECC_1B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].field           = DCD_ECC_ERROR_FIXEDf;
    arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].mask_reg        = SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].mask_field      = DCD_ECC_ERROR_FIXED_MASKf;
    arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DCDECCERRORFIXED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].name = "SCH_DHDEccErrorFixed";
#endif
    arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].id              = ARAD_INT_SCH_DHDECCERRORFIXED;
    arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].reg             = SCH_ECC_1B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].field           = DHD_ECC_ERROR_FIXEDf;
    arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].mask_reg        = SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].mask_field      = DHD_ECC_ERROR_FIXED_MASKf;
    arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DHDECCERRORFIXED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].name = "SCH_FDMDEccErrorFixed";
#endif
    arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].id              = ARAD_INT_SCH_FDMDECCERRORFIXED;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].reg             = SCH_ECC_1B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].field           = FDMD_ECC_ERROR_FIXEDf;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].mask_reg        = SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].mask_field      = FDMD_ECC_ERROR_FIXED_MASKf;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FDMDECCERRORFIXED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].name = "SCH_FLHCLEccErrorFixed";
#endif
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].id              = ARAD_INT_SCH_FLHCLECCERRORFIXED;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].reg             = SCH_ECC_1B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].field           = FLHCL_ECC_ERROR_FIXEDf;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].mask_reg        = SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].mask_field      = FLHCL_ECC_ERROR_FIXED_MASKf;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHCLECCERRORFIXED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].name = "SCH_FLHFQEccErrorFixed";
#endif
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].id              = ARAD_INT_SCH_FLHFQECCERRORFIXED;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].reg             = SCH_ECC_1B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].field           = FLHFQ_ECC_ERROR_FIXEDf;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].mask_reg        = SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].mask_field      = FLHFQ_ECC_ERROR_FIXED_MASKf;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHFQECCERRORFIXED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].name = "SCH_FLHHREccErrorFixed";
#endif
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].id              = ARAD_INT_SCH_FLHHRECCERRORFIXED;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].reg             = SCH_ECC_1B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].field           = FLHHR_ECC_ERROR_FIXEDf;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].mask_reg        = SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].mask_field      = FLHHR_ECC_ERROR_FIXED_MASKf;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHHRECCERRORFIXED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].name = "SCH_FLTCLEccErrorFixed";
#endif
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].id              = ARAD_INT_SCH_FLTCLECCERRORFIXED;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].reg             = SCH_ECC_1B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].field           = FLTCL_ECC_ERROR_FIXEDf;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].mask_reg        = SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].mask_field      = FLTCL_ECC_ERROR_FIXED_MASKf;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTCLECCERRORFIXED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].name = "SCH_FLTFQEccErrorFixed";
#endif
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].id              = ARAD_INT_SCH_FLTFQECCERRORFIXED;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].reg             = SCH_ECC_1B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].field           = FLTFQ_ECC_ERROR_FIXEDf;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].mask_reg        = SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].mask_field      = FLTFQ_ECC_ERROR_FIXED_MASKf;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTFQECCERRORFIXED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].name = "SCH_FLTHREccErrorFixed";
#endif
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].id              = ARAD_INT_SCH_FLTHRECCERRORFIXED;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].reg             = SCH_ECC_1B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].field           = FLTHR_ECC_ERROR_FIXEDf;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].mask_reg        = SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].mask_field      = FLTHR_ECC_ERROR_FIXED_MASKf;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTHRECCERRORFIXED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].name = "SCH_FSMEccErrorFixed";
#endif
    arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].id              = ARAD_INT_SCH_FSMECCERRORFIXED;
    arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].reg             = SCH_ECC_1B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].field           = FSM_ECC_ERROR_FIXEDf;
    arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].mask_reg        = SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].mask_field      = FSM_ECC_ERROR_FIXED_MASKf;
    arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FSMECCERRORFIXED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].name = "SCH_SHDDEccErrorFixed";
#endif
    arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].id              = ARAD_INT_SCH_SHDDECCERRORFIXED;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].reg             = SCH_ECC_1B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].field           = SHDD_ECC_ERROR_FIXEDf;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].mask_reg        = SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].mask_field      = SHDD_ECC_ERROR_FIXED_MASKf;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHDDECCERRORFIXED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_DCDECCERROR].name = "SCH_DCDEccError";
#endif
    arad_interrupts[ARAD_INT_SCH_DCDECCERROR].id              = ARAD_INT_SCH_DCDECCERROR;
    arad_interrupts[ARAD_INT_SCH_DCDECCERROR].reg             = SCH_ECC_2B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_DCDECCERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_DCDECCERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_DCDECCERROR].field           = DCD_ECC_ERRORf;
    arad_interrupts[ARAD_INT_SCH_DCDECCERROR].mask_reg        = SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_DCDECCERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_DCDECCERROR].mask_field      = DCD_ECC_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_DCDECCERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_DCDECCERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_DCDECCERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_DCDECCERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_DCDECCERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DCDECCERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DCDECCERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DCDECCERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_DCDECCERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DCDECCERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DCDECCERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DCDECCERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_DHDECCERROR].name = "SCH_DHDEccError";
#endif
    arad_interrupts[ARAD_INT_SCH_DHDECCERROR].id              = ARAD_INT_SCH_DHDECCERROR;
    arad_interrupts[ARAD_INT_SCH_DHDECCERROR].reg             = SCH_ECC_2B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_DHDECCERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_DHDECCERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_DHDECCERROR].field           = DHD_ECC_ERRORf;
    arad_interrupts[ARAD_INT_SCH_DHDECCERROR].mask_reg        = SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_DHDECCERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_DHDECCERROR].mask_field      = DHD_ECC_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_DHDECCERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_DHDECCERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_DHDECCERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_DHDECCERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_DHDECCERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DHDECCERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DHDECCERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DHDECCERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_DHDECCERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DHDECCERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DHDECCERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DHDECCERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].name = "SCH_FDMDEccError";
#endif
    arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].id              = ARAD_INT_SCH_FDMDECCERROR;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].reg             = SCH_ECC_2B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].field           = FDMD_ECC_ERRORf;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].mask_reg        = SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].mask_field      = FDMD_ECC_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FDMDECCERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].name = "SCH_FLHCLEccError";
#endif
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].id              = ARAD_INT_SCH_FLHCLECCERROR;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].reg             = SCH_ECC_2B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].field           = FLHCL_ECC_ERRORf;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].mask_reg        = SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].mask_field      = FLHCL_ECC_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHCLECCERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].name = "SCH_FLHFQEccError";
#endif
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].id              = ARAD_INT_SCH_FLHFQECCERROR;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].reg             = SCH_ECC_2B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].field           = FLHFQ_ECC_ERRORf;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].mask_reg        = SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].mask_field      = FLHFQ_ECC_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHFQECCERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].name = "SCH_FLHHREccError";
#endif
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].id              = ARAD_INT_SCH_FLHHRECCERROR;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].reg             = SCH_ECC_2B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].field           = FLHHR_ECC_ERRORf;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].mask_reg        = SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].mask_field      = FLHHR_ECC_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLHHRECCERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].name = "SCH_FLTCLEccError";
#endif
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].id              = ARAD_INT_SCH_FLTCLECCERROR;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].reg             = SCH_ECC_2B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].field           = FLTCL_ECC_ERRORf;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].mask_reg        = SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].mask_field      = FLTCL_ECC_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTCLECCERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].name = "SCH_FLTFQEccError";
#endif
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].id              = ARAD_INT_SCH_FLTFQECCERROR;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].reg             = SCH_ECC_2B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].field           = FLTFQ_ECC_ERRORf;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].mask_reg        = SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].mask_field      = FLTFQ_ECC_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTFQECCERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].name = "SCH_FLTHREccError";
#endif
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].id              = ARAD_INT_SCH_FLTHRECCERROR;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].reg             = SCH_ECC_2B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].field           = FLTHR_ECC_ERRORf;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].mask_reg        = SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].mask_field      = FLTHR_ECC_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FLTHRECCERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FSMECCERROR].name = "SCH_FSMEccError";
#endif
    arad_interrupts[ARAD_INT_SCH_FSMECCERROR].id              = ARAD_INT_SCH_FSMECCERROR;
    arad_interrupts[ARAD_INT_SCH_FSMECCERROR].reg             = SCH_ECC_2B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FSMECCERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FSMECCERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FSMECCERROR].field           = FSM_ECC_ERRORf;
    arad_interrupts[ARAD_INT_SCH_FSMECCERROR].mask_reg        = SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FSMECCERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FSMECCERROR].mask_field      = FSM_ECC_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_FSMECCERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FSMECCERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FSMECCERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FSMECCERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FSMECCERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FSMECCERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FSMECCERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FSMECCERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FSMECCERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FSMECCERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FSMECCERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FSMECCERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].name = "SCH_SHDDEccError";
#endif
    arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].id              = ARAD_INT_SCH_SHDDECCERROR;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].reg             = SCH_ECC_2B_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].field           = SHDD_ECC_ERRORf;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].mask_reg        = SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].mask_field      = SHDD_ECC_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHDDECCERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].name = "SCH_ActFlow BadParams";
#endif
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].id              = ARAD_INT_SCH_ACTFLOW_BADPARAMS;
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].reg             = SCH_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].reg_test        = SCH_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].field           = ACT_FLOW_BAD_PARAMSf;
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].mask_reg        = SCH_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].mask_field      = ACT_FLOW_BAD_PARAMS_MASKf;
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].interrupt_clear_param1 = (void*)(&ARAD_INT_SCH_ACTFLOW_BADPARAMS_read_fifo);
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_ACTFLOW_BADPARAMS].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_ECCERROR].name = "SCH_EccError";
#endif
    arad_interrupts[ARAD_INT_SCH_ECCERROR].id              = ARAD_INT_SCH_ECCERROR;
    arad_interrupts[ARAD_INT_SCH_ECCERROR].reg             = SCH_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_ECCERROR].reg_test        = SCH_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_SCH_ECCERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_ECCERROR].field           = ECC_ERRORf;
    arad_interrupts[ARAD_INT_SCH_ECCERROR].mask_reg        = SCH_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_ECCERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_ECCERROR].mask_field      = ECC_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_ECCERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_ECCERROR].vector_id       = 1;
    arad_interrupts[ARAD_INT_SCH_ECCERROR].vector_info     = &arad_interrupt_tree_sch_ecc2berrinterruptregister;
    arad_interrupts[ARAD_INT_SCH_ECCERROR].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_SCH_ECCERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_ECCERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_ECCERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_ECCERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_ECCERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_ECCERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_ECCERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_ECCERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].name = "SCH_EccErrorFixed";
#endif
    arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].id              = ARAD_INT_SCH_ECCERRORFIXED;
    arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].reg             = SCH_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].reg_test        = SCH_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].field           = ECC_ERROR_FIXEDf;
    arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].mask_reg        = SCH_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].mask_field      = ECC_ERROR_FIXED_MASKf;
    arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].vector_id       = 1;
    arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].vector_info     = &arad_interrupt_tree_sch_ecc1berrinterruptregister;
    arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_ECCERRORFIXED].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].name = "SCH_FCTFIFOOvf";
#endif
    arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].id              = ARAD_INT_SCH_FCTFIFOOVF;
    arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].reg             = SCH_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].reg_test        = SCH_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].field           = FCTFIFO_OVFf;
    arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].mask_reg        = SCH_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].mask_field      = FCTFIFO_OVF_MASKf;
    arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].interrupt_clear = soc_interrupt_clear_on_write; 
    arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FCTFIFOOVF].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].name = "SCH_ParityError";
#endif
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].id              = ARAD_INT_SCH_PARITYERROR;
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].reg             = SCH_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].reg_test        = SCH_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].field           = PARITY_ERRORf;
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].mask_reg        = SCH_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].mask_field      = PARITY_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].cnt_reg         = SCH_PARITY_ERR_CNTr;
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].vector_id       = 1;
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].vector_info     = &arad_interrupt_tree_sch_parerrinterruptregister;
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_PARITYERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_PARITYERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_PARITYERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_PARITYERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_PARITYERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].name = "SCH_RestartFlowEvent";
#endif
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].id              = ARAD_INT_SCH_RESTARTFLOWEVENT;
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].reg             = SCH_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].reg_test        = SCH_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].field           = RESTART_FLOW_EVENTf;
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].mask_reg        = SCH_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].mask_field      = RESTART_FLOW_EVENT_MASKf;
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].interrupt_clear_param1 = (void*)(&ARAD_INT_SCH_RESTARTFLOWEVENT_read_fifo);
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_RESTARTFLOWEVENT].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].name = "SCH_SMPFullLevel1";
#endif
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].id              = ARAD_INT_SCH_SMPFULLLEVEL1;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].reg             = SCH_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].reg_test        = SCH_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].field           = SMP_FULL_LEVEL_1f;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].mask_reg        = SCH_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].mask_field      = SMP_FULL_LEVEL_1_MASKf;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].interrupt_clear = soc_interrupt_clear_on_write; 
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL1].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].name = "SCH_SMPFullLevel2";
#endif
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].id              = ARAD_INT_SCH_SMPFULLLEVEL2;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].reg             = SCH_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].reg_test        = SCH_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].field           = SMP_FULL_LEVEL_2f;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].mask_reg        = SCH_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].mask_field      = SMP_FULL_LEVEL_2_MASKf;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].interrupt_clear = soc_interrupt_clear_on_write; 
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SMPFULLLEVEL2].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].name = "SCH_ShpFlow BadParams";
#endif
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].id              = ARAD_INT_SCH_SHPFLOW_BADPARAMS;
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].reg             = SCH_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].reg_test        = SCH_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].field           = SHP_FLOW_BAD_PARAMSf;
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].mask_reg        = SCH_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].mask_field      = SHP_FLOW_BAD_PARAMS_MASKf;
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].interrupt_clear_param1 = (void*)(&ARAD_INT_SCH_SHPFLOW_BADPARAMS_read_fifo);
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHPFLOW_BADPARAMS].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].name = "SCH_SmpBadMsg";
#endif
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].id              = ARAD_INT_SCH_SMPBADMSG;
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].reg             = SCH_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].reg_test        = SCH_INTERRUPT_REGISTER_TESTr;
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].field           = SMP_BAD_MSGf;
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].mask_reg        = SCH_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].mask_field      = SMP_BAD_MSG_MASKf;
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].interrupt_clear = soc_interrupt_clear_on_read_fifo; 
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].interrupt_clear_param1 = (void*)(&ARAD_INT_SCH_SMPBADMSG_read_fifo);
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SMPBADMSG].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_SMPBADMSG].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SMPBADMSG].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SMPBADMSG].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SMPBADMSG].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].name = "SCH_CAL0ParError";
#endif
    arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].id              = ARAD_INT_SCH_CAL0PARERROR;
    arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].field           = CAL_0_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].mask_field      = CAL_0_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL0PARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].name = "SCH_CAL1ParError";
#endif
    arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].id              = ARAD_INT_SCH_CAL1PARERROR;
    arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].field           = CAL_1_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].mask_field      = CAL_1_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL1PARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].name = "SCH_CAL2ParError";
#endif
    arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].id              = ARAD_INT_SCH_CAL2PARERROR;
    arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].field           = CAL_2_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].mask_field      = CAL_2_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL2PARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].name = "SCH_CAL3ParError";
#endif
    arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].id              = ARAD_INT_SCH_CAL3PARERROR;
    arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].field           = CAL_3_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].mask_field      = CAL_3_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL3PARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].name = "SCH_CAL4ParError";
#endif
    arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].id              = ARAD_INT_SCH_CAL4PARERROR;
    arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].field           = CAL_4_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].mask_field      = CAL_4_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CAL4PARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].name = "SCH_CSDTParError";
#endif
    arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].id              = ARAD_INT_SCH_CSDTPARERROR;
    arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].field           = CSDT_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].mask_field      = CSDT_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CSDTPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].name = "SCH_CSSTParError";
#endif
    arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].id              = ARAD_INT_SCH_CSSTPARERROR;
    arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].field           = CSST_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].mask_field      = CSST_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_CSSTPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_DPNPARERROR].name = "SCH_DPNParError";
#endif
    arad_interrupts[ARAD_INT_SCH_DPNPARERROR].id              = ARAD_INT_SCH_DPNPARERROR;
    arad_interrupts[ARAD_INT_SCH_DPNPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_DPNPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_DPNPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_DPNPARERROR].field           = DPN_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_DPNPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_DPNPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_DPNPARERROR].mask_field      = DPN_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_DPNPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_DPNPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_DPNPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_DPNPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_DPNPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DPNPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DPNPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DPNPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_DPNPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DPNPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DPNPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DPNPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_DRMPARERROR].name = "SCH_DRMParError";
#endif
    arad_interrupts[ARAD_INT_SCH_DRMPARERROR].id              = ARAD_INT_SCH_DRMPARERROR;
    arad_interrupts[ARAD_INT_SCH_DRMPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_DRMPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_DRMPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_DRMPARERROR].field           = DRM_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_DRMPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_DRMPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_DRMPARERROR].mask_field      = DRM_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_DRMPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_DRMPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_DRMPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_DRMPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_DRMPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DRMPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DRMPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DRMPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_DRMPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DRMPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DRMPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DRMPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_DSMPARERROR].name = "SCH_DSMParError";
#endif
    arad_interrupts[ARAD_INT_SCH_DSMPARERROR].id              = ARAD_INT_SCH_DSMPARERROR;
    arad_interrupts[ARAD_INT_SCH_DSMPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_DSMPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_DSMPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_DSMPARERROR].field           = DSM_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_DSMPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_DSMPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_DSMPARERROR].mask_field      = DSM_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_DSMPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_DSMPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_DSMPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_DSMPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_DSMPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DSMPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DSMPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_DSMPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_DSMPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DSMPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DSMPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_DSMPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].name = "SCH_FDMSParError";
#endif
    arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].id              = ARAD_INT_SCH_FDMSPARERROR;
    arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].field           = FDMS_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].mask_field      = FDMS_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FDMSPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FFMPARERROR].name = "SCH_FFMParError";
#endif
    arad_interrupts[ARAD_INT_SCH_FFMPARERROR].id              = ARAD_INT_SCH_FFMPARERROR;
    arad_interrupts[ARAD_INT_SCH_FFMPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FFMPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FFMPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FFMPARERROR].field           = FFM_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_FFMPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FFMPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FFMPARERROR].mask_field      = FFM_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_FFMPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FFMPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FFMPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FFMPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FFMPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FFMPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FFMPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FFMPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FFMPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FFMPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FFMPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FFMPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FGMPARERROR].name = "SCH_FGMParError";
#endif
    arad_interrupts[ARAD_INT_SCH_FGMPARERROR].id              = ARAD_INT_SCH_FGMPARERROR;
    arad_interrupts[ARAD_INT_SCH_FGMPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FGMPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FGMPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FGMPARERROR].field           = FGM_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_FGMPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FGMPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FGMPARERROR].mask_field      = FGM_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_FGMPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FGMPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FGMPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FGMPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FGMPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FGMPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FGMPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FGMPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FGMPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FGMPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FGMPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FGMPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FIMPARERROR].name = "SCH_FIMParError";
#endif
    arad_interrupts[ARAD_INT_SCH_FIMPARERROR].id              = ARAD_INT_SCH_FIMPARERROR;
    arad_interrupts[ARAD_INT_SCH_FIMPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FIMPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FIMPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FIMPARERROR].field           = FIM_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_FIMPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FIMPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FIMPARERROR].mask_field      = FIM_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_FIMPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FIMPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FIMPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FIMPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FIMPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FIMPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FIMPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FIMPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FIMPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FIMPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FIMPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FIMPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FQMPARERROR].name = "SCH_FQMParError";
#endif
    arad_interrupts[ARAD_INT_SCH_FQMPARERROR].id              = ARAD_INT_SCH_FQMPARERROR;
    arad_interrupts[ARAD_INT_SCH_FQMPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FQMPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FQMPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FQMPARERROR].field           = FQM_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_FQMPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FQMPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FQMPARERROR].mask_field      = FQM_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_FQMPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FQMPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FQMPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FQMPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FQMPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FQMPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FQMPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FQMPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FQMPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FQMPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FQMPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FQMPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_FSFPARERROR].name = "SCH_FSFParError";
#endif
    arad_interrupts[ARAD_INT_SCH_FSFPARERROR].id              = ARAD_INT_SCH_FSFPARERROR;
    arad_interrupts[ARAD_INT_SCH_FSFPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FSFPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_FSFPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_FSFPARERROR].field           = FSF_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_FSFPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_FSFPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_FSFPARERROR].mask_field      = FSF_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_FSFPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_FSFPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_FSFPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_FSFPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_FSFPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FSFPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FSFPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_FSFPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_FSFPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FSFPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FSFPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_FSFPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].name = "SCH_PSDDParError";
#endif
    arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].id              = ARAD_INT_SCH_PSDDPARERROR;
    arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].field           = PSDD_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].mask_field      = PSDD_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_PSDDPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].name = "SCH_PSDTParError";
#endif
    arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].id              = ARAD_INT_SCH_PSDTPARERROR;
    arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].field           = PSDT_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].mask_field      = PSDT_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_PSDTPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].name = "SCH_PSSTParError";
#endif
    arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].id              = ARAD_INT_SCH_PSSTPARERROR;
    arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].field           = PSST_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].mask_field      = PSST_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_PSSTPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_PSWPARERROR].name = "SCH_PSWParError";
#endif
    arad_interrupts[ARAD_INT_SCH_PSWPARERROR].id              = ARAD_INT_SCH_PSWPARERROR;
    arad_interrupts[ARAD_INT_SCH_PSWPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_PSWPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_PSWPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_PSWPARERROR].field           = PSW_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_PSWPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_PSWPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_PSWPARERROR].mask_field      = PSW_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_PSWPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_PSWPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_PSWPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_PSWPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_PSWPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_PSWPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_PSWPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_PSWPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_PSWPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_PSWPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_PSWPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_PSWPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_SCCPARERROR].name = "SCH_SCCParError";
#endif
    arad_interrupts[ARAD_INT_SCH_SCCPARERROR].id              = ARAD_INT_SCH_SCCPARERROR;
    arad_interrupts[ARAD_INT_SCH_SCCPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SCCPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_SCCPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_SCCPARERROR].field           = SCC_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_SCCPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SCCPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_SCCPARERROR].mask_field      = SCC_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_SCCPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_SCCPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_SCCPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_SCCPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_SCCPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SCCPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SCCPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SCCPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_SCCPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SCCPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SCCPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SCCPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_SCTPARERROR].name = "SCH_SCTParError";
#endif
    arad_interrupts[ARAD_INT_SCH_SCTPARERROR].id              = ARAD_INT_SCH_SCTPARERROR;
    arad_interrupts[ARAD_INT_SCH_SCTPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SCTPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_SCTPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_SCTPARERROR].field           = SCT_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_SCTPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SCTPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_SCTPARERROR].mask_field      = SCT_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_SCTPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_SCTPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_SCTPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_SCTPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_SCTPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SCTPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SCTPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SCTPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_SCTPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SCTPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SCTPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SCTPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_SEMPARERROR].name = "SCH_SEMParError";
#endif
    arad_interrupts[ARAD_INT_SCH_SEMPARERROR].id              = ARAD_INT_SCH_SEMPARERROR;
    arad_interrupts[ARAD_INT_SCH_SEMPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SEMPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_SEMPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_SEMPARERROR].field           = SEM_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_SEMPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SEMPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_SEMPARERROR].mask_field      = SEM_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_SEMPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_SEMPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_SEMPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_SEMPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_SEMPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SEMPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SEMPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SEMPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_SEMPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SEMPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SEMPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SEMPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_SHCPARERROR].name = "SCH_SHCParError";
#endif
    arad_interrupts[ARAD_INT_SCH_SHCPARERROR].id              = ARAD_INT_SCH_SHCPARERROR;
    arad_interrupts[ARAD_INT_SCH_SHCPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SHCPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_SHCPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_SHCPARERROR].field           = SHC_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_SHCPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SHCPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_SHCPARERROR].mask_field      = SHC_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_SHCPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_SHCPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_SHCPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_SHCPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_SHCPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SHCPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SHCPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SHCPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHCPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHCPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHCPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHCPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].name = "SCH_SHDSParError";
#endif
    arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].id              = ARAD_INT_SCH_SHDSPARERROR;
    arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].field           = SHDS_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].mask_field      = SHDS_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SHDSPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_SIMPARERROR].name = "SCH_SIMParError";
#endif
    arad_interrupts[ARAD_INT_SCH_SIMPARERROR].id              = ARAD_INT_SCH_SIMPARERROR;
    arad_interrupts[ARAD_INT_SCH_SIMPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SIMPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_SIMPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_SIMPARERROR].field           = SIM_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_SIMPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_SIMPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_SIMPARERROR].mask_field      = SIM_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_SIMPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_SIMPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_SIMPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_SIMPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_SIMPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SIMPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SIMPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_SIMPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_SIMPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SIMPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SIMPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_SIMPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_SCH_TMCPARERROR].name = "SCH_TMCParError";
#endif
    arad_interrupts[ARAD_INT_SCH_TMCPARERROR].id              = ARAD_INT_SCH_TMCPARERROR;
    arad_interrupts[ARAD_INT_SCH_TMCPARERROR].reg             = SCH_PAR_ERR_INTERRUPT_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_TMCPARERROR].reg_test        = INVALIDr;
    arad_interrupts[ARAD_INT_SCH_TMCPARERROR].reg_index       = 0;
    arad_interrupts[ARAD_INT_SCH_TMCPARERROR].field           = TMC_PAR_ERRORf;
    arad_interrupts[ARAD_INT_SCH_TMCPARERROR].mask_reg        = SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr;
    arad_interrupts[ARAD_INT_SCH_TMCPARERROR].mask_reg_index  = 0;
    arad_interrupts[ARAD_INT_SCH_TMCPARERROR].mask_field      = TMC_PAR_ERROR_MASKf;
    arad_interrupts[ARAD_INT_SCH_TMCPARERROR].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_SCH_TMCPARERROR].vector_id       = 0;
    arad_interrupts[ARAD_INT_SCH_TMCPARERROR].vector_info     = NULL;
    arad_interrupts[ARAD_INT_SCH_TMCPARERROR].interrupt_clear = soc_interrupt_clear_on_write;
    arad_interrupts[ARAD_INT_SCH_TMCPARERROR].statistics_count            = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_TMCPARERROR].storm_nominal_count         = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_TMCPARERROR].storm_detection_occurrences = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    arad_interrupts[ARAD_INT_SCH_TMCPARERROR].storm_detection_start_time  = sal_alloc(SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(arad_interrupts[ARAD_INT_SCH_TMCPARERROR].statistics_count            , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_TMCPARERROR].storm_nominal_count         , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_TMCPARERROR].storm_detection_occurrences , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));
    sal_memset(arad_interrupts[ARAD_INT_SCH_TMCPARERROR].storm_detection_start_time  , 0, SOC_ARAD_NOF_INSTANCES_SCH * sizeof(uint32));


    
#if !defined(SOC_NO_NAMES)
    arad_interrupts[ARAD_INT_LAST].name = "";
#endif
    arad_interrupts[ARAD_INT_LAST].reg = INVALIDr;
    arad_interrupts[ARAD_INT_LAST].reg_test = INVALIDr;
    arad_interrupts[ARAD_INT_LAST].reg_index = 0;
    arad_interrupts[ARAD_INT_LAST].field = INVALIDf;
    arad_interrupts[ARAD_INT_LAST].mask_reg = INVALIDr;
    arad_interrupts[ARAD_INT_LAST].mask_reg_index = 0;
    arad_interrupts[ARAD_INT_LAST].mask_field = INVALIDf;
    arad_interrupts[ARAD_INT_LAST].bit_in_field = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    arad_interrupts[ARAD_INT_LAST].interrupt_clear = NULL;
    arad_interrupts[ARAD_INT_LAST].statistics_count = NULL;
    arad_interrupts[ARAD_INT_LAST].storm_detection_occurrences = NULL;
    arad_interrupts[ARAD_INT_LAST].storm_detection_start_time  = NULL;
    

exit:
    SOCDNX_FUNC_RETURN;
}
void arad_interrupts_array_deinit(int unit)
{
    soc_interrupt_db_t *arad_interrupts;            
    soc_interrupt_tree_t *arad_interrupt_tree;
    int inter = 0;
    SOCDNX_INIT_FUNC_DEFS;

    
    if(NULL == SOC_CONTROL(unit)->interrupts_info) {
        SOC_EXIT;
    }

    arad_interrupts = SOC_CONTROL(unit)->interrupts_info->interrupt_db_info;
    arad_interrupt_tree = SOC_CONTROL(unit)->interrupts_info->interrupt_tree_info;

    for (inter = 0; inter < ARAD_INT_LAST ; inter++) {
        if (arad_interrupts[inter].statistics_count != NULL) {
            sal_free(arad_interrupts[inter].statistics_count);
            arad_interrupts[inter].statistics_count = NULL;
        }
        if (arad_interrupts[inter].storm_nominal_count != NULL) {
            sal_free(arad_interrupts[inter].storm_nominal_count);
            arad_interrupts[inter].storm_nominal_count = NULL;
        }       
        if (arad_interrupts[inter].storm_detection_occurrences != NULL) {
            sal_free(arad_interrupts[inter].storm_detection_occurrences);
            arad_interrupts[inter].storm_detection_occurrences = NULL;
        }
        if (arad_interrupts[inter].storm_detection_start_time != NULL) {
            sal_free(arad_interrupts[inter].storm_detection_start_time);
            arad_interrupts[inter].storm_detection_start_time = NULL;
        }
    }

    if (arad_interrupts != NULL) {
        sal_free(arad_interrupts);
        SOC_CONTROL(unit)->interrupts_info->interrupt_db_info = NULL;
    }

    if (arad_interrupt_tree != NULL) {
        sal_free(arad_interrupt_tree);
        SOC_CONTROL(unit)->interrupts_info->interrupt_tree_info = NULL;
    }

    if(SOC_CONTROL(unit)->interrupts_info != NULL) {
        sal_free(SOC_CONTROL(unit)->interrupts_info);
        SOC_CONTROL(unit)->interrupts_info = NULL;
    }

exit:               
    SOCDNX_FUNC_RETURN_VOID;  
}


int
soc_arad_nof_interrupts(int unit, int *nof_interrupts) {
    SOCDNX_INIT_FUNC_DEFS;
    (*nof_interrupts) = ARAD_INT_LAST;
    SOCDNX_FUNC_RETURN;
}
#undef _ERR_MSG_MODULE_NAME



