Loading plugins phase: Elapsed time ==> 0s.203ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\psoc4\Patrulator\Patrulator.cydsn\Patrulator.cyprj -d CY8C4245AXI-483 -s C:\psoc4\Patrulator\Patrulator.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0028: warning: Clock Warning: (UART_SCBCLK's accuracy range '1.500 MHz +/- 2.000%, (1.470 MHz - 1.530 MHz)' is not within the specified tolerance range '1.382 MHz +/- 5.000%, (1.313 MHz - 1.452 MHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\SCB_P4_v2_0\PSoC4\SCB_P4_v2_0.cysch (Instance:SCBCLK)
 * C:\psoc4\Patrulator\Patrulator.cydsn\Patrulator.cydwr (UART_SCBCLK)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.781ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.078ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Patrulator.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc4\Patrulator\Patrulator.cydsn\Patrulator.cyprj -dcpsoc3 Patrulator.v -verilog
======================================================================

======================================================================
Compiling:  Patrulator.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc4\Patrulator\Patrulator.cydsn\Patrulator.cyprj -dcpsoc3 Patrulator.v -verilog
======================================================================

======================================================================
Compiling:  Patrulator.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc4\Patrulator\Patrulator.cydsn\Patrulator.cyprj -dcpsoc3 -verilog Patrulator.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jun 11 11:59:07 2015


======================================================================
Compiling:  Patrulator.v
Program  :   vpp
Options  :    -yv2 -q10 Patrulator.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jun 11 11:59:07 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Patrulator.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Patrulator.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc4\Patrulator\Patrulator.cydsn\Patrulator.cyprj -dcpsoc3 -verilog Patrulator.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jun 11 11:59:07 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\psoc4\Patrulator\Patrulator.cydsn\codegentemp\Patrulator.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\psoc4\Patrulator\Patrulator.cydsn\codegentemp\Patrulator.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Patrulator.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc4\Patrulator\Patrulator.cydsn\Patrulator.cyprj -dcpsoc3 -verilog Patrulator.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jun 11 11:59:07 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\psoc4\Patrulator\Patrulator.cydsn\codegentemp\Patrulator.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\psoc4\Patrulator\Patrulator.cydsn\codegentemp\Patrulator.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:Net_452\
	\UART:Net_682\
	\UART:uncfg_rx_irq\
	\UART:Net_754\
	\UART:Net_767\
	\UART:Net_547\
	\UART:Net_891\
	\UART:Net_474\
	\UART:Net_899\
	\RFID_REG:Net_1\
	\RFID_REG:Net_2\
	\RFID_REG:bSR:ctrl_f0_full\
	Net_92
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_565
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:TimerUDB:zeros_2\


Deleted 19 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Barna_net_0
Aliasing tmpOE__SW_1_net_0 to tmpOE__Barna_net_0
Aliasing \Reset_Timer:Net_75\ to zero
Aliasing \Reset_Timer:Net_69\ to tmpOE__Barna_net_0
Aliasing \Reset_Timer:Net_82\ to \Reset_Timer:Net_66\
Aliasing \Reset_Timer:Net_72\ to \Reset_Timer:Net_66\
Aliasing Net_250 to tmpOE__Barna_net_0
Aliasing tmpOE__Piros_net_0 to tmpOE__Barna_net_0
Aliasing Net_131 to tmpOE__Barna_net_0
Aliasing Net_627 to zero
Aliasing tmpOE__RFID_RX_net_0 to tmpOE__Barna_net_0
Aliasing tmpOE__Sarga_net_0 to tmpOE__Barna_net_0
Aliasing tmpOE__Narancs_net_0 to tmpOE__Barna_net_0
Aliasing \UART:Net_459\ to zero
Aliasing \UART:Net_676\ to zero
Aliasing \UART:Net_245\ to zero
Aliasing \UART:Net_416\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__Barna_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__Barna_net_0
Aliasing \UART:Net_747\ to zero
Aliasing \RFID_REG:bSR:final_load\ to zero
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_1:TimerUDB:ctrl_tmode_1\ to tmpOE__Barna_net_0
Aliasing \Timer_1:TimerUDB:ctrl_tmode_0\ to zero
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing tmpOE__P1_6_net_0 to tmpOE__Barna_net_0
Aliasing \RFID_REG:bSR:load_reg\\D\ to zero
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[7] = tmpOE__Barna_net_0[1]
Removing Lhs of wire tmpOE__SW_1_net_0[14] = tmpOE__Barna_net_0[1]
Removing Lhs of wire \Reset_Timer:Net_81\[20] = Net_285[12]
Removing Lhs of wire \Reset_Timer:Net_75\[21] = zero[6]
Removing Lhs of wire \Reset_Timer:Net_69\[22] = tmpOE__Barna_net_0[1]
Removing Lhs of wire \Reset_Timer:Net_66\[23] = Net_295[15]
Removing Lhs of wire \Reset_Timer:Net_82\[24] = Net_295[15]
Removing Lhs of wire \Reset_Timer:Net_72\[25] = Net_295[15]
Removing Lhs of wire Net_250[33] = tmpOE__Barna_net_0[1]
Removing Lhs of wire Net_252[36] = cy_tff_2[35]
Removing Lhs of wire tmpOE__Piros_net_0[38] = tmpOE__Barna_net_0[1]
Removing Lhs of wire Net_131[43] = tmpOE__Barna_net_0[1]
Removing Rhs of wire Net_610[44] = \Timer_1:TimerUDB:tc_reg_i\[275]
Removing Lhs of wire Net_545[46] = cy_tff_1[45]
Removing Lhs of wire Net_627[47] = zero[6]
Removing Lhs of wire tmpOE__RFID_RX_net_0[49] = tmpOE__Barna_net_0[1]
Removing Lhs of wire tmpOE__Sarga_net_0[54] = tmpOE__Barna_net_0[1]
Removing Lhs of wire tmpOE__Narancs_net_0[61] = tmpOE__Barna_net_0[1]
Removing Lhs of wire \UART:Net_459\[69] = zero[6]
Removing Lhs of wire \UART:Net_652\[70] = zero[6]
Removing Lhs of wire \UART:Net_676\[72] = zero[6]
Removing Lhs of wire \UART:Net_245\[73] = zero[6]
Removing Lhs of wire \UART:Net_416\[74] = zero[6]
Removing Rhs of wire \UART:Net_654\[75] = \UART:Net_379\[76]
Removing Lhs of wire \UART:SCBclock\[79] = \UART:Net_847\[68]
Removing Lhs of wire \UART:Net_653\[80] = zero[6]
Removing Lhs of wire \UART:Net_909\[81] = zero[6]
Removing Lhs of wire \UART:Net_663\[82] = zero[6]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[84] = tmpOE__Barna_net_0[1]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[93] = tmpOE__Barna_net_0[1]
Removing Lhs of wire \UART:Net_739\[97] = zero[6]
Removing Lhs of wire \UART:Net_747\[98] = zero[6]
Removing Lhs of wire \RFID_REG:Net_350\[131] = Net_351[31]
Removing Rhs of wire \RFID_REG:bSR:ctrl_clk_enable\[134] = \RFID_REG:bSR:control_0\[135]
Removing Lhs of wire \RFID_REG:bSR:status_2\[147] = zero[6]
Removing Lhs of wire \RFID_REG:bSR:status_0\[148] = zero[6]
Removing Lhs of wire \RFID_REG:bSR:final_load\[149] = zero[6]
Removing Lhs of wire \RFID_REG:bSR:status_1\[150] = Net_650[62]
Removing Rhs of wire \RFID_REG:bSR:status_3\[151] = \RFID_REG:bSR:f0_blk_stat_final\[152]
Removing Rhs of wire \RFID_REG:bSR:status_3\[151] = \RFID_REG:bSR:f0_blk_stat_16_1\[161]
Removing Rhs of wire \RFID_REG:bSR:status_4\[153] = \RFID_REG:bSR:f0_bus_stat_final\[154]
Removing Rhs of wire \RFID_REG:bSR:status_4\[153] = \RFID_REG:bSR:f0_bus_stat_16_1\[162]
Removing Rhs of wire \RFID_REG:bSR:status_5\[155] = \RFID_REG:bSR:f1_blk_stat_final\[156]
Removing Rhs of wire \RFID_REG:bSR:status_5\[155] = \RFID_REG:bSR:f1_blk_stat_16_1\[163]
Removing Rhs of wire \RFID_REG:bSR:status_6\[157] = \RFID_REG:bSR:f1_bus_stat_final\[158]
Removing Rhs of wire \RFID_REG:bSR:status_6\[157] = \RFID_REG:bSR:f1_bus_stat_16_1\[164]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[257] = \Timer_1:TimerUDB:control_7\[249]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_ten\[258] = \Timer_1:TimerUDB:control_4\[252]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[259] = zero[6]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_tmode_1\[261] = tmpOE__Barna_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_tmode_0\[262] = zero[6]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[268] = \Timer_1:TimerUDB:runmode_enable\[280]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[269] = \Timer_1:TimerUDB:hwEnable\[270]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[269] = \Timer_1:TimerUDB:control_7\[249]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[274] = \Timer_1:TimerUDB:status_tc\[271]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[279] = \Timer_1:TimerUDB:capt_fifo_load\[267]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[286] = zero[6]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[287] = zero[6]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[288] = zero[6]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[289] = \Timer_1:TimerUDB:status_tc\[271]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[290] = \Timer_1:TimerUDB:capt_fifo_load\[267]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[291] = \Timer_1:TimerUDB:fifo_full\[292]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[293] = \Timer_1:TimerUDB:fifo_nempty\[294]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[297] = Net_647[2]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[298] = \Timer_1:TimerUDB:trig_reg\[285]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[299] = \Timer_1:TimerUDB:per_zero\[273]
Removing Lhs of wire tmpOE__P1_6_net_0[388] = tmpOE__Barna_net_0[1]
Removing Lhs of wire \RFID_REG:bSR:load_reg\\D\[395] = zero[6]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[396] = zero[6]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[397] = \Timer_1:TimerUDB:status_tc\[271]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[398] = \Timer_1:TimerUDB:control_7\[249]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[399] = \Timer_1:TimerUDB:capt_fifo_load\[267]
Removing Lhs of wire \Timer_1:TimerUDB:trig_last\\D\[400] = Net_611[32]

------------------------------------------------------
Aliased 0 equations, 73 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Barna_net_0' (cost = 0):
tmpOE__Barna_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_654' (cost = 0):
Net_654 <= (not cy_tff_1);

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:trigger_polarized\' (cost = 0):
\Timer_1:TimerUDB:trigger_polarized\ <= (\Timer_1:TimerUDB:trig_fall_detected\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_647' (cost = 72):
Net_647 <= ((not cy_tff_1 and Net_611 and Net_650));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:trigger_enable\' (cost = 3):
\Timer_1:TimerUDB:trigger_enable\ <= ((\Timer_1:TimerUDB:control_4\ and \Timer_1:TimerUDB:trig_fall_detected\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 1):
\Timer_1:TimerUDB:timer_enable\ <= ((\Timer_1:TimerUDB:control_7\ and \Timer_1:TimerUDB:control_4\ and \Timer_1:TimerUDB:trig_fall_detected\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 8 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Aliasing cy_tff_1D to Net_654
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[267] = zero[6]
Removing Lhs of wire cy_tff_1D[394] = Net_654[55]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc4\Patrulator\Patrulator.cydsn\Patrulator.cyprj -dcpsoc3 Patrulator.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.828ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.2.0.724, Family: PSoC3, Started at: Thursday, 11 June 2015 11:59:08
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc4\Patrulator\Patrulator.cydsn\Patrulator.cyprj -d CY8C4245AXI-483 Patrulator.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \RFID_REG:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock Clock_3MHz to clock HFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff2\
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_12KHz'. Signal=Net_285_ff8
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \RFID_REG:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: cy_tff_1:macrocell.q was determined to be a routed clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: cy_tff_1:macrocell.q
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: HFCLK was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: HFCLK was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: cy_tff_1:macrocell.q
        Effective Clock: HFCLK
        Enable Signal: cy_tff_1:macrocell.q
    Routed Clock: Net_610:macrocell.q
        Effective Clock: HFCLK
        Enable Signal: Net_610:macrocell.q
    Routed Clock: \RFID_REG:bSR:StsReg\:statusicell.interrupt
        Effective Clock: HFCLK
        Enable Signal: \RFID_REG:bSR:StsReg\:statusicell.interrupt
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Barna(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Barna(0)__PA ,
            input => Net_647 ,
            pad => Barna(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Narancs(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Narancs(0)__PA ,
            input => Net_650 ,
            pad => Narancs(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_6(0)__PA ,
            input => cy_tff_2 ,
            annotation => Net_94 ,
            pad => P1_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Piros(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Piros(0)__PA ,
            input => Net_611 ,
            pad => Piros(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RFID_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RFID_RX(0)__PA ,
            fb => Net_611 ,
            pad => RFID_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_1(0)__PA ,
            fb => Net_295 ,
            pad => SW_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sarga(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Sarga(0)__PA ,
            input => Net_654 ,
            pad => Sarga(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:Net_654\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            input => \UART:Net_656\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_351, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_611
        );
        Output = Net_351 (fanout=2)

    MacroCell: Name=Net_610, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:per_zero\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = Net_610 (fanout=1)

    MacroCell: Name=Net_647, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_611 * !cy_tff_1 * Net_650
        );
        Output = Net_647 (fanout=4)

    MacroCell: Name=Net_654, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cy_tff_1
        );
        Output = Net_654 (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:per_zero\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_611 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * \Timer_1:TimerUDB:trig_last\
            + !Net_611 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
            + cy_tff_1 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
            + !Net_650 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_1:TimerUDB:trig_fall_detected\ (fanout=4)

    MacroCell: Name=\Timer_1:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_611
        );
        Output = \Timer_1:TimerUDB:trig_last\ (fanout=2)

    MacroCell: Name=\Timer_1:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_1:TimerUDB:trig_reg\ (fanout=2)

    MacroCell: Name=\Timer_1:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_611 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_rise_detected\
            + Net_611 * cy_tff_1 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * !\Timer_1:TimerUDB:trig_last\
            + Net_611 * !Net_650 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * !\Timer_1:TimerUDB:trig_last\
            + cy_tff_1 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_rise_detected\
            + !Net_650 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_1:TimerUDB:trig_rise_detected\ (fanout=1)

    MacroCell: Name=cy_tff_1, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(Net_610)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cy_tff_1 (fanout=9)

    MacroCell: Name=cy_tff_2, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(Net_631)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cy_tff_2 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\RFID_REG:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_2 => \RFID_REG:bSR:ctrl_clk_enable\ ,
            route_si => Net_351 ,
            f1_load => Net_650 ,
            chain_out => \RFID_REG:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => cy_tff_1 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000000100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(cy_tff_1)
        Next in chain : \RFID_REG:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\RFID_REG:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_2 => \RFID_REG:bSR:ctrl_clk_enable\ ,
            route_si => Net_351 ,
            f1_load => Net_650 ,
            f0_bus_stat_comb => \RFID_REG:bSR:status_4\ ,
            f0_blk_stat_comb => \RFID_REG:bSR:status_3\ ,
            f1_bus_stat_comb => \RFID_REG:bSR:status_6\ ,
            f1_blk_stat_comb => \RFID_REG:bSR:status_5\ ,
            chain_in => \RFID_REG:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => cy_tff_1 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000100100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(cy_tff_1)
        Previous in chain : \RFID_REG:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_2 => Net_647 ,
            cs_addr_1 => \Timer_1:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_2 => Net_647 ,
            cs_addr_1 => \Timer_1:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\RFID_REG:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            status_6 => \RFID_REG:bSR:status_6\ ,
            status_5 => \RFID_REG:bSR:status_5\ ,
            status_4 => \RFID_REG:bSR:status_4\ ,
            status_3 => \RFID_REG:bSR:status_3\ ,
            status_1 => Net_650 ,
            interrupt => Net_631 ,
            clk_en => cy_tff_1 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(cy_tff_1)

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_647 ,
            clock => ClockBlock_HFCLK ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\RFID_REG:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            control_7 => \RFID_REG:bSR:control_7\ ,
            control_6 => \RFID_REG:bSR:control_6\ ,
            control_5 => \RFID_REG:bSR:control_5\ ,
            control_4 => \RFID_REG:bSR:control_4\ ,
            control_3 => \RFID_REG:bSR:control_3\ ,
            control_2 => \RFID_REG:bSR:control_2\ ,
            control_1 => \RFID_REG:bSR:control_1\ ,
            control_0 => \RFID_REG:bSR:ctrl_clk_enable\ ,
            clk_en => cy_tff_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(cy_tff_1)

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Count_Bits:Counter7\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            count_6 => Net_173_6 ,
            count_5 => Net_173_5 ,
            count_4 => Net_173_4 ,
            count_3 => Net_173_3 ,
            count_2 => Net_173_2 ,
            count_1 => Net_173_1 ,
            count_0 => Net_173_0 ,
            tc => Net_650 ,
            clk_en => cy_tff_1 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(cy_tff_1)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =RFID_ISR
        PORT MAP (
            interrupt => Net_631 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =Reset_ISR
        PORT MAP (
            interrupt => Net_293 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    0 :    4 :    4 :   0.00%
Pins                          :    9 :   27 :   36 :  25.00%
UDB Macrocells                :   11 :   21 :   32 :  34.38%
UDB Unique Pterms             :   15 :   49 :   64 :  23.44%
UDB Total Pterms              :   16 :      :      : 
UDB Datapath Cells            :    4 :    0 :    4 : 100.00%
UDB Status Cells              :    2 :    2 :    4 :  50.00%
            StatusI Registers :    2 
UDB Control Cells             :    3 :    1 :    4 :  75.00%
            Control Registers :    2 
                 Count7 Cells :    1 
Interrupts                    :    2 :   30 :   32 :   6.25%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    1 :    3 :    4 :  25.00%
Serial Communication Blocks   :    1 :    1 :    2 :  50.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.500ms
Tech mapping phase: Elapsed time ==> 0s.531ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0397268s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0015944 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :    1 :    8 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.86
                   Pterms :            2.29
               Macrocells :            1.57
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 90, final cost is 90 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       4.25 :       2.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=cy_tff_1, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(Net_610)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cy_tff_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_1:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_1:TimerUDB:trig_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:per_zero\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_610, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:per_zero\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = Net_610 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_647, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_611 * !cy_tff_1 * Net_650
        );
        Output = Net_647 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_1:TimerUDB:trig_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_611
        );
        Output = \Timer_1:TimerUDB:trig_last\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_2 => Net_647 ,
        cs_addr_1 => \Timer_1:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_647 ,
        clock => ClockBlock_HFCLK ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_611 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_rise_detected\
            + Net_611 * cy_tff_1 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * !\Timer_1:TimerUDB:trig_last\
            + Net_611 * !Net_650 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * !\Timer_1:TimerUDB:trig_last\
            + cy_tff_1 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_rise_detected\
            + !Net_650 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_1:TimerUDB:trig_rise_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_611 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * \Timer_1:TimerUDB:trig_last\
            + !Net_611 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
            + cy_tff_1 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
            + !Net_650 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_1:TimerUDB:trig_fall_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RFID_REG:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_2 => \RFID_REG:bSR:ctrl_clk_enable\ ,
        route_si => Net_351 ,
        f1_load => Net_650 ,
        chain_out => \RFID_REG:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => cy_tff_1 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000000100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(cy_tff_1)
    Next in chain : \RFID_REG:bSR:sC16:BShiftRegDp:u1\

controlcell: Name =\RFID_REG:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        control_7 => \RFID_REG:bSR:control_7\ ,
        control_6 => \RFID_REG:bSR:control_6\ ,
        control_5 => \RFID_REG:bSR:control_5\ ,
        control_4 => \RFID_REG:bSR:control_4\ ,
        control_3 => \RFID_REG:bSR:control_3\ ,
        control_2 => \RFID_REG:bSR:control_2\ ,
        control_1 => \RFID_REG:bSR:control_1\ ,
        control_0 => \RFID_REG:bSR:ctrl_clk_enable\ ,
        clk_en => cy_tff_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(cy_tff_1)

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=cy_tff_2, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(Net_631)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cy_tff_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_2 => Net_647 ,
        cs_addr_1 => \Timer_1:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

count7cell: Name =\Count_Bits:Counter7\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        count_6 => Net_173_6 ,
        count_5 => Net_173_5 ,
        count_4 => Net_173_4 ,
        count_3 => Net_173_3 ,
        count_2 => Net_173_2 ,
        count_1 => Net_173_1 ,
        count_0 => Net_173_0 ,
        tc => Net_650 ,
        clk_en => cy_tff_1 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(cy_tff_1)

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_351, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_611
        );
        Output = Net_351 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_654, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cy_tff_1
        );
        Output = Net_654 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RFID_REG:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_2 => \RFID_REG:bSR:ctrl_clk_enable\ ,
        route_si => Net_351 ,
        f1_load => Net_650 ,
        f0_bus_stat_comb => \RFID_REG:bSR:status_4\ ,
        f0_blk_stat_comb => \RFID_REG:bSR:status_3\ ,
        f1_bus_stat_comb => \RFID_REG:bSR:status_6\ ,
        f1_blk_stat_comb => \RFID_REG:bSR:status_5\ ,
        chain_in => \RFID_REG:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => cy_tff_1 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000100100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(cy_tff_1)
    Previous in chain : \RFID_REG:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\RFID_REG:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        status_6 => \RFID_REG:bSR:status_6\ ,
        status_5 => \RFID_REG:bSR:status_5\ ,
        status_4 => \RFID_REG:bSR:status_4\ ,
        status_3 => \RFID_REG:bSR:status_3\ ,
        status_1 => Net_650 ,
        interrupt => Net_631 ,
        clk_en => cy_tff_1 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(cy_tff_1)

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =RFID_ISR
        PORT MAP (
            interrupt => Net_631 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(16)] 
    interrupt: Name =Reset_ISR
        PORT MAP (
            interrupt => Net_293 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=7]: 
Pin : Name = SW_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_1(0)__PA ,
        fb => Net_295 ,
        pad => SW_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = RFID_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RFID_RX(0)__PA ,
        fb => Net_611 ,
        pad => RFID_RX(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P1_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_6(0)__PA ,
        input => cy_tff_2 ,
        annotation => Net_94 ,
        pad => P1_6(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Narancs(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Narancs(0)__PA ,
        input => Net_650 ,
        pad => Narancs(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Sarga(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Sarga(0)__PA ,
        input => Net_654 ,
        pad => Sarga(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Piros(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Piros(0)__PA ,
        input => Net_611 ,
        pad => Piros(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Barna(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Barna(0)__PA ,
        input => Net_647 ,
        pad => Barna(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:Net_654\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        input => \UART:Net_656\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \UART:Net_847_ff2\ ,
            ff_div_8 => Net_285_ff8 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: 
    SCB Block @ [FFB(SCB,0)]: 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff2\ ,
            interrupt => Net_623 ,
            rx => \UART:Net_654\ ,
            tx => \UART:Net_656\ ,
            rts => \UART:Net_751\ ,
            mosi_m => \UART:Net_660\ ,
            select_m_3 => \UART:ss_3\ ,
            select_m_2 => \UART:ss_2\ ,
            select_m_1 => \UART:ss_1\ ,
            select_m_0 => \UART:ss_0\ ,
            sclk_m => \UART:Net_687\ ,
            miso_s => \UART:Net_703\ ,
            tx_req => \UART:Net_823\ ,
            rx_req => \UART:Net_824\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD Fixed Block group 0: empty
8-bit CapSense IDAC group 0: empty
7-bit CapSense IDAC group 0: empty
TCPWM Block group 0: 
    Tcpwm Block @ [FFB(TCPWM,0)]: 
    m0s8tcpwmcell: Name =\Reset_Timer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_285_ff8 ,
            capture => zero ,
            count => tmpOE__Barna_net_0 ,
            reload => Net_295 ,
            stop => Net_295 ,
            start => Net_295 ,
            tr_underflow => Net_326 ,
            tr_overflow => Net_325 ,
            tr_compare_match => Net_328 ,
            line_out => Net_329 ,
            line_out_compl => Net_330 ,
            interrupt => Net_293 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp Fixed Block group 0: empty
Temperature Sensor group 0: empty
SAR Fixed Block group 0: empty
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-------------------
   0 |   7 |     * |      NONE |      RES_PULL_UP |      SW_1(0) | FB(Net_295)
-----+-----+-------+-----------+------------------+--------------+-------------------
   1 |   5 |     * |      NONE |    RES_PULL_DOWN |   RFID_RX(0) | FB(Net_611)
     |   6 |     * |      NONE |         CMOS_OUT |      P1_6(0) | In(cy_tff_2)
-----+-----+-------+-----------+------------------+--------------+-------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |   Narancs(0) | In(Net_650)
     |   1 |     * |      NONE |         CMOS_OUT |     Sarga(0) | In(Net_654)
     |   2 |     * |      NONE |         CMOS_OUT |     Piros(0) | In(Net_611)
     |   3 |     * |      NONE |         CMOS_OUT |     Barna(0) | In(Net_647)
-----+-----+-------+-----------+------------------+--------------+-------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL | \UART:rx(0)\ | FB(\UART:Net_654\)
     |   1 |     * |      NONE |         CMOS_OUT | \UART:tx(0)\ | In(\UART:Net_656\)
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.703ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.625ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Patrulator_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.843ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.890ms
API generation phase: Elapsed time ==> 0s.937ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
