# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 12 2017 08:03:55

# File Generated:     Dec 6 2017 21:40:41

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
	5::Path Details for Clock Relationship Summary
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: D[0]
			6.1.2::Path details for port: D[1]
			6.1.3::Path details for port: D[2]
			6.1.4::Path details for port: D[3]
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: SEG[1]
			6.2.2::Path details for port: SEG[2]
			6.2.3::Path details for port: SEG[3]
			6.2.4::Path details for port: SEG[4]
			6.2.5::Path details for port: SEG[5]
			6.2.6::Path details for port: SEG[6]
			6.2.7::Path details for port: SEG[7]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: D[0]
			6.4.2::Path details for port: D[1]
			6.4.3::Path details for port: D[2]
			6.4.4::Path details for port: D[3]
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: SEG[1]
			6.5.2::Path details for port: SEG[2]
			6.5.3::Path details for port: SEG[3]
			6.5.4::Path details for port: SEG[4]
			6.5.5::Path details for port: SEG[5]
			6.5.6::Path details for port: SEG[6]
			6.5.7::Path details for port: SEG[7]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: decoder_7_seg|CLK  | N/A  | Target: 1.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
D[0]       CLK         3061         decoder_7_seg|CLK:R    
D[1]       CLK         2823         decoder_7_seg|CLK:R    
D[2]       CLK         2732         decoder_7_seg|CLK:R    
D[3]       CLK         2774         decoder_7_seg|CLK:R    


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
SEG[1]     CLK         5063          decoder_7_seg|CLK:R    
SEG[2]     CLK         5063          decoder_7_seg|CLK:R    
SEG[3]     CLK         5063          decoder_7_seg|CLK:R    
SEG[4]     CLK         5063          decoder_7_seg|CLK:R    
SEG[5]     CLK         5063          decoder_7_seg|CLK:R    
SEG[6]     CLK         5063          decoder_7_seg|CLK:R    
SEG[7]     CLK         5063          decoder_7_seg|CLK:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
D[0]       CLK         -1980       decoder_7_seg|CLK:R    
D[1]       CLK         -1307       decoder_7_seg|CLK:R    
D[2]       CLK         -1342       decoder_7_seg|CLK:R    
D[3]       CLK         -725        decoder_7_seg|CLK:R    


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
SEG[1]     CLK         4861                  decoder_7_seg|CLK:R    
SEG[2]     CLK         4861                  decoder_7_seg|CLK:R    
SEG[3]     CLK         4861                  decoder_7_seg|CLK:R    
SEG[4]     CLK         4861                  decoder_7_seg|CLK:R    
SEG[5]     CLK         4861                  decoder_7_seg|CLK:R    
SEG[6]     CLK         4861                  decoder_7_seg|CLK:R    
SEG[7]     CLK         4861                  decoder_7_seg|CLK:R    


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary

===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 


===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: D[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[0]
Clock Port        : CLK
Clock Reference   : decoder_7_seg|CLK:R
Setup Time        : 3061


Data Path Delay                5826
+ Setup Time                     70
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 3061

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
D[0]                              decoder_7_seg              0      0                  RISE  1       
D_ibuf_0_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
D_ibuf_0_iopad/DOUT               IO_PAD                     510    510                RISE  1       
D_ibuf_0_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
D_ibuf_0_preio/DIN0               PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__71/I                           Odrv12                     0      1127               RISE  1       
I__71/O                           Odrv12                     491    1618               RISE  1       
I__72/I                           Sp12to4                    0      1618               RISE  1       
I__72/O                           Sp12to4                    428    2046               RISE  1       
I__73/I                           Span4Mux_v                 0      2046               RISE  1       
I__73/O                           Span4Mux_v                 351    2397               RISE  1       
I__74/I                           Span4Mux_v                 0      2397               RISE  1       
I__74/O                           Span4Mux_v                 351    2747               RISE  1       
I__75/I                           LocalMux                   0      2747               RISE  1       
I__75/O                           LocalMux                   330    3077               RISE  1       
I__81/I                           InMux                      0      3077               RISE  1       
I__81/O                           InMux                      259    3336               RISE  1       
I__86/I                           CascadeMux                 0      3336               RISE  1       
I__86/O                           CascadeMux                 0      3336               RISE  1       
SEG_2_7_1__N_20_i_LC_1_3_5/in2    LogicCell40_SEQ_MODE_0000  0      3336               RISE  1       
SEG_2_7_1__N_20_i_LC_1_3_5/lcout  LogicCell40_SEQ_MODE_0000  351    3687               FALL  1       
I__106/I                          Odrv12                     0      3687               FALL  1       
I__106/O                          Odrv12                     540    4227               FALL  1       
I__107/I                          Span12Mux_s8_v             0      4227               FALL  1       
I__107/O                          Span12Mux_s8_v             393    4620               FALL  1       
I__108/I                          Sp12to4                    0      4620               FALL  1       
I__108/O                          Sp12to4                    449    5069               FALL  1       
I__109/I                          Span4Mux_s3_h              0      5069               FALL  1       
I__109/O                          Span4Mux_s3_h              231    5300               FALL  1       
I__110/I                          LocalMux                   0      5300               FALL  1       
I__110/O                          LocalMux                   309    5609               FALL  1       
I__111/I                          IoInMux                    0      5609               FALL  1       
I__111/O                          IoInMux                    217    5826               FALL  1       
SEG_obuf_7_preio/DOUT0(SEG_1[7])  PRE_IO_PIN_TYPE_010101     0      5826               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__33/I                                           ClkMux                  0      2527               RISE  1       
I__33/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_7_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

6.1.2::Path details for port: D[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[1]
Clock Port        : CLK
Clock Reference   : decoder_7_seg|CLK:R
Setup Time        : 2823


Data Path Delay                5588
+ Setup Time                     70
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 2823

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
D[1]                              decoder_7_seg              0      0                  RISE  1       
D_ibuf_1_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
D_ibuf_1_iopad/DOUT               IO_PAD                     510    510                RISE  1       
D_ibuf_1_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
D_ibuf_1_preio/DIN0               PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__55/I                           Odrv4                      0      1127               RISE  1       
I__55/O                           Odrv4                      351    1478               RISE  1       
I__56/I                           Span4Mux_v                 0      1478               RISE  1       
I__56/O                           Span4Mux_v                 351    1829               RISE  1       
I__57/I                           Span4Mux_h                 0      1829               RISE  1       
I__57/O                           Span4Mux_h                 302    2130               RISE  1       
I__59/I                           Span4Mux_v                 0      2130               RISE  1       
I__59/O                           Span4Mux_v                 351    2481               RISE  1       
I__62/I                           LocalMux                   0      2481               RISE  1       
I__62/O                           LocalMux                   330    2810               RISE  1       
I__68/I                           InMux                      0      2810               RISE  1       
I__68/O                           InMux                      259    3070               RISE  1       
SEG_2_7_1__N_20_i_LC_1_3_5/in1    LogicCell40_SEQ_MODE_0000  0      3070               RISE  1       
SEG_2_7_1__N_20_i_LC_1_3_5/lcout  LogicCell40_SEQ_MODE_0000  379    3449               FALL  1       
I__106/I                          Odrv12                     0      3449               FALL  1       
I__106/O                          Odrv12                     540    3989               FALL  1       
I__107/I                          Span12Mux_s8_v             0      3989               FALL  1       
I__107/O                          Span12Mux_s8_v             393    4381               FALL  1       
I__108/I                          Sp12to4                    0      4381               FALL  1       
I__108/O                          Sp12to4                    449    4830               FALL  1       
I__109/I                          Span4Mux_s3_h              0      4830               FALL  1       
I__109/O                          Span4Mux_s3_h              231    5062               FALL  1       
I__110/I                          LocalMux                   0      5062               FALL  1       
I__110/O                          LocalMux                   309    5370               FALL  1       
I__111/I                          IoInMux                    0      5370               FALL  1       
I__111/O                          IoInMux                    217    5588               FALL  1       
SEG_obuf_7_preio/DOUT0(SEG_1[7])  PRE_IO_PIN_TYPE_010101     0      5588               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__33/I                                           ClkMux                  0      2527               RISE  1       
I__33/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_7_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

6.1.3::Path details for port: D[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[2]
Clock Port        : CLK
Clock Reference   : decoder_7_seg|CLK:R
Setup Time        : 2732


Data Path Delay                5497
+ Setup Time                     70
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 2732

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
D[2]                              decoder_7_seg              0      0                  RISE  1       
D_ibuf_2_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
D_ibuf_2_iopad/DOUT               IO_PAD                     510    510                RISE  1       
D_ibuf_2_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
D_ibuf_2_preio/DIN0               PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__88/I                           Odrv4                      0      1127               RISE  1       
I__88/O                           Odrv4                      351    1478               RISE  1       
I__89/I                           Span4Mux_v                 0      1478               RISE  1       
I__89/O                           Span4Mux_v                 351    1829               RISE  1       
I__90/I                           Span4Mux_h                 0      1829               RISE  1       
I__90/O                           Span4Mux_h                 302    2130               RISE  1       
I__92/I                           Span4Mux_v                 0      2130               RISE  1       
I__92/O                           Span4Mux_v                 351    2481               RISE  1       
I__95/I                           LocalMux                   0      2481               RISE  1       
I__95/O                           LocalMux                   330    2810               RISE  1       
I__100/I                          InMux                      0      2810               RISE  1       
I__100/O                          InMux                      259    3070               RISE  1       
SEG_2_7_1__N_20_i_LC_1_3_5/in3    LogicCell40_SEQ_MODE_0000  0      3070               RISE  1       
SEG_2_7_1__N_20_i_LC_1_3_5/lcout  LogicCell40_SEQ_MODE_0000  288    3357               FALL  1       
I__106/I                          Odrv12                     0      3357               FALL  1       
I__106/O                          Odrv12                     540    3897               FALL  1       
I__107/I                          Span12Mux_s8_v             0      3897               FALL  1       
I__107/O                          Span12Mux_s8_v             393    4290               FALL  1       
I__108/I                          Sp12to4                    0      4290               FALL  1       
I__108/O                          Sp12to4                    449    4739               FALL  1       
I__109/I                          Span4Mux_s3_h              0      4739               FALL  1       
I__109/O                          Span4Mux_s3_h              231    4971               FALL  1       
I__110/I                          LocalMux                   0      4971               FALL  1       
I__110/O                          LocalMux                   309    5279               FALL  1       
I__111/I                          IoInMux                    0      5279               FALL  1       
I__111/O                          IoInMux                    217    5497               FALL  1       
SEG_obuf_7_preio/DOUT0(SEG_1[7])  PRE_IO_PIN_TYPE_010101     0      5497               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__33/I                                           ClkMux                  0      2527               RISE  1       
I__33/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_7_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

6.1.4::Path details for port: D[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[3]
Clock Port        : CLK
Clock Reference   : decoder_7_seg|CLK:R
Setup Time        : 2774


Data Path Delay                5532
+ Setup Time                     77
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 2774

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
D[3]                              decoder_7_seg              0      0                  RISE  1       
D_ibuf_3_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
D_ibuf_3_iopad/DOUT               IO_PAD                     510    510                RISE  1       
D_ibuf_3_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
D_ibuf_3_preio/DIN0               PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__43/I                           Odrv12                     0      1127               RISE  1       
I__43/O                           Odrv12                     491    1618               RISE  1       
I__45/I                           Sp12to4                    0      1618               RISE  1       
I__45/O                           Sp12to4                    428    2046               RISE  1       
I__48/I                           Span4Mux_v                 0      2046               RISE  1       
I__48/O                           Span4Mux_v                 351    2397               RISE  1       
I__49/I                           LocalMux                   0      2397               RISE  1       
I__49/O                           LocalMux                   330    2726               RISE  1       
I__54/I                           InMux                      0      2726               RISE  1       
I__54/O                           InMux                      259    2986               RISE  1       
SEG_2_7_1__N_20_i_LC_1_3_5/in0    LogicCell40_SEQ_MODE_0000  0      2986               RISE  1       
SEG_2_7_1__N_20_i_LC_1_3_5/lcout  LogicCell40_SEQ_MODE_0000  449    3435               RISE  1       
I__106/I                          Odrv12                     0      3435               RISE  1       
I__106/O                          Odrv12                     491    3926               RISE  1       
I__107/I                          Span12Mux_s8_v             0      3926               RISE  1       
I__107/O                          Span12Mux_s8_v             358    4283               RISE  1       
I__108/I                          Sp12to4                    0      4283               RISE  1       
I__108/O                          Sp12to4                    428    4711               RISE  1       
I__109/I                          Span4Mux_s3_h              0      4711               RISE  1       
I__109/O                          Span4Mux_s3_h              231    4943               RISE  1       
I__110/I                          LocalMux                   0      4943               RISE  1       
I__110/O                          LocalMux                   330    5272               RISE  1       
I__111/I                          IoInMux                    0      5272               RISE  1       
I__111/O                          IoInMux                    259    5532               RISE  1       
SEG_obuf_7_preio/DOUT0(SEG_1[7])  PRE_IO_PIN_TYPE_010101     0      5532               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__33/I                                           ClkMux                  0      2527               RISE  1       
I__33/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_7_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: SEG[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG[1]
Clock Port         : CLK
Clock Reference    : decoder_7_seg|CLK:R
Clock to Out Delay : 5063


Launch Clock Path Delay        2835
+ Clock To Q Delay              140
+ Data Path Delay              2088
---------------------------- ------
Clock To Out Delay             5063

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__30/I                                           ClkMux                  0      2527               RISE  1       
I__30/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_1_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

Data Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG_obuf_1_preio/PADOUT(SEG_1[1])  PRE_IO_PIN_TYPE_010101  140    2975               FALL  1       
SEG_obuf_1_iopad/DIN               IO_PAD                  0      2975               FALL  1       
SEG_obuf_1_iopad/PACKAGEPIN:out    IO_PAD                  2088   5063               FALL  1       
SEG[1]                             decoder_7_seg           0      5063               FALL  1       

6.2.2::Path details for port: SEG[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG[2]
Clock Port         : CLK
Clock Reference    : decoder_7_seg|CLK:R
Clock to Out Delay : 5063


Launch Clock Path Delay        2835
+ Clock To Q Delay              140
+ Data Path Delay              2088
---------------------------- ------
Clock To Out Delay             5063

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__30/I                                           ClkMux                  0      2527               RISE  1       
I__30/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_2_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

Data Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG_obuf_2_preio/PADOUT(SEG_1[2])  PRE_IO_PIN_TYPE_010101  140    2975               FALL  1       
SEG_obuf_2_iopad/DIN               IO_PAD                  0      2975               FALL  1       
SEG_obuf_2_iopad/PACKAGEPIN:out    IO_PAD                  2088   5063               FALL  1       
SEG[2]                             decoder_7_seg           0      5063               FALL  1       

6.2.3::Path details for port: SEG[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG[3]
Clock Port         : CLK
Clock Reference    : decoder_7_seg|CLK:R
Clock to Out Delay : 5063


Launch Clock Path Delay        2835
+ Clock To Q Delay              140
+ Data Path Delay              2088
---------------------------- ------
Clock To Out Delay             5063

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__31/I                                           ClkMux                  0      2527               RISE  1       
I__31/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_3_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

Data Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG_obuf_3_preio/PADOUT(SEG_1[3])  PRE_IO_PIN_TYPE_010101  140    2975               FALL  1       
SEG_obuf_3_iopad/DIN               IO_PAD                  0      2975               FALL  1       
SEG_obuf_3_iopad/PACKAGEPIN:out    IO_PAD                  2088   5063               FALL  1       
SEG[3]                             decoder_7_seg           0      5063               FALL  1       

6.2.4::Path details for port: SEG[4]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG[4]
Clock Port         : CLK
Clock Reference    : decoder_7_seg|CLK:R
Clock to Out Delay : 5063


Launch Clock Path Delay        2835
+ Clock To Q Delay              140
+ Data Path Delay              2088
---------------------------- ------
Clock To Out Delay             5063

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__31/I                                           ClkMux                  0      2527               RISE  1       
I__31/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_4_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

Data Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG_obuf_4_preio/PADOUT(SEG_1[4])  PRE_IO_PIN_TYPE_010101  140    2975               FALL  1       
SEG_obuf_4_iopad/DIN               IO_PAD                  0      2975               FALL  1       
SEG_obuf_4_iopad/PACKAGEPIN:out    IO_PAD                  2088   5063               FALL  1       
SEG[4]                             decoder_7_seg           0      5063               FALL  1       

6.2.5::Path details for port: SEG[5]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG[5]
Clock Port         : CLK
Clock Reference    : decoder_7_seg|CLK:R
Clock to Out Delay : 5063


Launch Clock Path Delay        2835
+ Clock To Q Delay              140
+ Data Path Delay              2088
---------------------------- ------
Clock To Out Delay             5063

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__32/I                                           ClkMux                  0      2527               RISE  1       
I__32/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_5_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

Data Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG_obuf_5_preio/PADOUT(SEG_1[5])  PRE_IO_PIN_TYPE_010101  140    2975               FALL  1       
SEG_obuf_5_iopad/DIN               IO_PAD                  0      2975               FALL  1       
SEG_obuf_5_iopad/PACKAGEPIN:out    IO_PAD                  2088   5063               FALL  1       
SEG[5]                             decoder_7_seg           0      5063               FALL  1       

6.2.6::Path details for port: SEG[6]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG[6]
Clock Port         : CLK
Clock Reference    : decoder_7_seg|CLK:R
Clock to Out Delay : 5063


Launch Clock Path Delay        2835
+ Clock To Q Delay              140
+ Data Path Delay              2088
---------------------------- ------
Clock To Out Delay             5063

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__32/I                                           ClkMux                  0      2527               RISE  1       
I__32/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_6_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

Data Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG_obuf_6_preio/PADOUT(SEG_1[6])  PRE_IO_PIN_TYPE_010101  140    2975               FALL  1       
SEG_obuf_6_iopad/DIN               IO_PAD                  0      2975               FALL  1       
SEG_obuf_6_iopad/PACKAGEPIN:out    IO_PAD                  2088   5063               FALL  1       
SEG[6]                             decoder_7_seg           0      5063               FALL  1       

6.2.7::Path details for port: SEG[7]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG[7]
Clock Port         : CLK
Clock Reference    : decoder_7_seg|CLK:R
Clock to Out Delay : 5063


Launch Clock Path Delay        2835
+ Clock To Q Delay              140
+ Data Path Delay              2088
---------------------------- ------
Clock To Out Delay             5063

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__33/I                                           ClkMux                  0      2527               RISE  1       
I__33/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_7_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

Data Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG_obuf_7_preio/PADOUT(SEG_1[7])  PRE_IO_PIN_TYPE_010101  140    2975               FALL  1       
SEG_obuf_7_iopad/DIN               IO_PAD                  0      2975               FALL  1       
SEG_obuf_7_iopad/PACKAGEPIN:out    IO_PAD                  2088   5063               FALL  1       
SEG[7]                             decoder_7_seg           0      5063               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: D[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[0]
Clock Port        : CLK
Clock Reference   : decoder_7_seg|CLK:R
Hold Time         : -1980


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -4815
---------------------------- ------
Hold Time                     -1980

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
D[0]                              decoder_7_seg              0      0                  FALL  1       
D_ibuf_0_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  FALL  1       
D_ibuf_0_iopad/DOUT               IO_PAD                     460    460                FALL  1       
D_ibuf_0_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
D_ibuf_0_preio/DIN0               PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__71/I                           Odrv12                     0      923                FALL  1       
I__71/O                           Odrv12                     540    1463               FALL  1       
I__72/I                           Sp12to4                    0      1463               FALL  1       
I__72/O                           Sp12to4                    449    1912               FALL  1       
I__73/I                           Span4Mux_v                 0      1912               FALL  1       
I__73/O                           Span4Mux_v                 372    2283               FALL  1       
I__74/I                           Span4Mux_v                 0      2283               FALL  1       
I__74/O                           Span4Mux_v                 372    2655               FALL  1       
I__75/I                           LocalMux                   0      2655               FALL  1       
I__75/O                           LocalMux                   309    2964               FALL  1       
I__77/I                           InMux                      0      2964               FALL  1       
I__77/O                           InMux                      217    3181               FALL  1       
I__84/I                           CascadeMux                 0      3181               FALL  1       
I__84/O                           CascadeMux                 0      3181               FALL  1       
SEG_2_7_1__N_13_i_LC_1_3_1/in2    LogicCell40_SEQ_MODE_0000  0      3181               FALL  1       
SEG_2_7_1__N_13_i_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_0000  351    3532               FALL  1       
I__24/I                           Odrv12                     0      3532               FALL  1       
I__24/O                           Odrv12                     540    4072               FALL  1       
I__25/I                           Span12Mux_s4_h             0      4072               FALL  1       
I__25/O                           Span12Mux_s4_h             217    4289               FALL  1       
I__26/I                           LocalMux                   0      4289               FALL  1       
I__26/O                           LocalMux                   309    4598               FALL  1       
I__27/I                           IoInMux                    0      4598               FALL  1       
I__27/O                           IoInMux                    217    4815               FALL  1       
SEG_obuf_3_preio/DOUT0(SEG_1[3])  PRE_IO_PIN_TYPE_010101     0      4815               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__31/I                                           ClkMux                  0      2527               RISE  1       
I__31/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_3_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

6.4.2::Path details for port: D[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[1]
Clock Port        : CLK
Clock Reference   : decoder_7_seg|CLK:R
Hold Time         : -1307


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -4142
---------------------------- ------
Hold Time                     -1307

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
D[1]                              decoder_7_seg              0      0                  FALL  1       
D_ibuf_1_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  FALL  1       
D_ibuf_1_iopad/DOUT               IO_PAD                     460    460                FALL  1       
D_ibuf_1_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
D_ibuf_1_preio/DIN0               PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__55/I                           Odrv4                      0      923                FALL  1       
I__55/O                           Odrv4                      372    1295               FALL  1       
I__56/I                           Span4Mux_v                 0      1295               FALL  1       
I__56/O                           Span4Mux_v                 372    1666               FALL  1       
I__57/I                           Span4Mux_h                 0      1666               FALL  1       
I__57/O                           Span4Mux_h                 316    1982               FALL  1       
I__58/I                           LocalMux                   0      1982               FALL  1       
I__58/O                           LocalMux                   309    2291               FALL  1       
I__61/I                           InMux                      0      2291               FALL  1       
I__61/O                           InMux                      217    2508               FALL  1       
I__63/I                           CascadeMux                 0      2508               FALL  1       
I__63/O                           CascadeMux                 0      2508               FALL  1       
SEG_2_7_1__N_6_i_LC_1_6_3/in2     LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
SEG_2_7_1__N_6_i_LC_1_6_3/lcout   LogicCell40_SEQ_MODE_0000  351    2859               FALL  1       
I__39/I                           Odrv12                     0      2859               FALL  1       
I__39/O                           Odrv12                     540    3399               FALL  1       
I__40/I                           Span12Mux_s4_h             0      3399               FALL  1       
I__40/O                           Span12Mux_s4_h             217    3616               FALL  1       
I__41/I                           LocalMux                   0      3616               FALL  1       
I__41/O                           LocalMux                   309    3925               FALL  1       
I__42/I                           IoInMux                    0      3925               FALL  1       
I__42/O                           IoInMux                    217    4142               FALL  1       
SEG_obuf_1_preio/DOUT0(SEG_1[1])  PRE_IO_PIN_TYPE_010101     0      4142               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__30/I                                           ClkMux                  0      2527               RISE  1       
I__30/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_1_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

6.4.3::Path details for port: D[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[2]
Clock Port        : CLK
Clock Reference   : decoder_7_seg|CLK:R
Hold Time         : -1342


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -4177
---------------------------- ------
Hold Time                     -1342

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
D[2]                              decoder_7_seg              0      0                  FALL  1       
D_ibuf_2_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  FALL  1       
D_ibuf_2_iopad/DOUT               IO_PAD                     460    460                FALL  1       
D_ibuf_2_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
D_ibuf_2_preio/DIN0               PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__88/I                           Odrv4                      0      923                FALL  1       
I__88/O                           Odrv4                      372    1295               FALL  1       
I__89/I                           Span4Mux_v                 0      1295               FALL  1       
I__89/O                           Span4Mux_v                 372    1666               FALL  1       
I__90/I                           Span4Mux_h                 0      1666               FALL  1       
I__90/O                           Span4Mux_h                 316    1982               FALL  1       
I__91/I                           LocalMux                   0      1982               FALL  1       
I__91/O                           LocalMux                   309    2291               FALL  1       
I__94/I                           InMux                      0      2291               FALL  1       
I__94/O                           InMux                      217    2508               FALL  1       
SEG_2_7_1__N_6_i_LC_1_6_3/in0     LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
SEG_2_7_1__N_6_i_LC_1_6_3/lcout   LogicCell40_SEQ_MODE_0000  386    2894               FALL  1       
I__39/I                           Odrv12                     0      2894               FALL  1       
I__39/O                           Odrv12                     540    3434               FALL  1       
I__40/I                           Span12Mux_s4_h             0      3434               FALL  1       
I__40/O                           Span12Mux_s4_h             217    3651               FALL  1       
I__41/I                           LocalMux                   0      3651               FALL  1       
I__41/O                           LocalMux                   309    3960               FALL  1       
I__42/I                           IoInMux                    0      3960               FALL  1       
I__42/O                           IoInMux                    217    4177               FALL  1       
SEG_obuf_1_preio/DOUT0(SEG_1[1])  PRE_IO_PIN_TYPE_010101     0      4177               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__30/I                                           ClkMux                  0      2527               RISE  1       
I__30/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_1_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

6.4.4::Path details for port: D[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[3]
Clock Port        : CLK
Clock Reference   : decoder_7_seg|CLK:R
Hold Time         : -725


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -3560
---------------------------- ------
Hold Time                      -725

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
D[3]                              decoder_7_seg              0      0                  FALL  1       
D_ibuf_3_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  FALL  1       
D_ibuf_3_iopad/DOUT               IO_PAD                     460    460                FALL  1       
D_ibuf_3_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
D_ibuf_3_preio/DIN0               PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__43/I                           Odrv12                     0      923                FALL  1       
I__43/O                           Odrv12                     540    1463               FALL  1       
I__44/I                           LocalMux                   0      1463               FALL  1       
I__44/O                           LocalMux                   309    1772               FALL  1       
I__47/I                           InMux                      0      1772               FALL  1       
I__47/O                           InMux                      217    1989               FALL  1       
SEG_2_7_1__N_6_i_LC_1_6_3/in3     LogicCell40_SEQ_MODE_0000  0      1989               FALL  1       
SEG_2_7_1__N_6_i_LC_1_6_3/lcout   LogicCell40_SEQ_MODE_0000  288    2276               FALL  1       
I__39/I                           Odrv12                     0      2276               FALL  1       
I__39/O                           Odrv12                     540    2817               FALL  1       
I__40/I                           Span12Mux_s4_h             0      2817               FALL  1       
I__40/O                           Span12Mux_s4_h             217    3034               FALL  1       
I__41/I                           LocalMux                   0      3034               FALL  1       
I__41/O                           LocalMux                   309    3343               FALL  1       
I__42/I                           IoInMux                    0      3343               FALL  1       
I__42/O                           IoInMux                    217    3560               FALL  1       
SEG_obuf_1_preio/DOUT0(SEG_1[1])  PRE_IO_PIN_TYPE_010101     0      3560               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__30/I                                           ClkMux                  0      2527               RISE  1       
I__30/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_1_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: SEG[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG[1]
Clock Port         : CLK
Clock Reference    : decoder_7_seg|CLK:R
Clock to Out Delay : 4861


Launch Clock Path Delay        2835
+ Clock To Q Delay              112
+ Data Path Delay              1914
---------------------------- ------
Clock To Out Delay             4861

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__30/I                                           ClkMux                  0      2527               RISE  1       
I__30/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_1_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

Data Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG_obuf_1_preio/PADOUT(SEG_1[1])  PRE_IO_PIN_TYPE_010101  112    2947               RISE  1       
SEG_obuf_1_iopad/DIN               IO_PAD                  0      2947               RISE  1       
SEG_obuf_1_iopad/PACKAGEPIN:out    IO_PAD                  1914   4861               RISE  1       
SEG[1]                             decoder_7_seg           0      4861               RISE  1       

6.5.2::Path details for port: SEG[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG[2]
Clock Port         : CLK
Clock Reference    : decoder_7_seg|CLK:R
Clock to Out Delay : 4861


Launch Clock Path Delay        2835
+ Clock To Q Delay              112
+ Data Path Delay              1914
---------------------------- ------
Clock To Out Delay             4861

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__30/I                                           ClkMux                  0      2527               RISE  1       
I__30/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_2_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

Data Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG_obuf_2_preio/PADOUT(SEG_1[2])  PRE_IO_PIN_TYPE_010101  112    2947               RISE  1       
SEG_obuf_2_iopad/DIN               IO_PAD                  0      2947               RISE  1       
SEG_obuf_2_iopad/PACKAGEPIN:out    IO_PAD                  1914   4861               RISE  1       
SEG[2]                             decoder_7_seg           0      4861               RISE  1       

6.5.3::Path details for port: SEG[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG[3]
Clock Port         : CLK
Clock Reference    : decoder_7_seg|CLK:R
Clock to Out Delay : 4861


Launch Clock Path Delay        2835
+ Clock To Q Delay              112
+ Data Path Delay              1914
---------------------------- ------
Clock To Out Delay             4861

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__31/I                                           ClkMux                  0      2527               RISE  1       
I__31/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_3_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

Data Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG_obuf_3_preio/PADOUT(SEG_1[3])  PRE_IO_PIN_TYPE_010101  112    2947               RISE  1       
SEG_obuf_3_iopad/DIN               IO_PAD                  0      2947               RISE  1       
SEG_obuf_3_iopad/PACKAGEPIN:out    IO_PAD                  1914   4861               RISE  1       
SEG[3]                             decoder_7_seg           0      4861               RISE  1       

6.5.4::Path details for port: SEG[4]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG[4]
Clock Port         : CLK
Clock Reference    : decoder_7_seg|CLK:R
Clock to Out Delay : 4861


Launch Clock Path Delay        2835
+ Clock To Q Delay              112
+ Data Path Delay              1914
---------------------------- ------
Clock To Out Delay             4861

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__31/I                                           ClkMux                  0      2527               RISE  1       
I__31/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_4_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

Data Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG_obuf_4_preio/PADOUT(SEG_1[4])  PRE_IO_PIN_TYPE_010101  112    2947               RISE  1       
SEG_obuf_4_iopad/DIN               IO_PAD                  0      2947               RISE  1       
SEG_obuf_4_iopad/PACKAGEPIN:out    IO_PAD                  1914   4861               RISE  1       
SEG[4]                             decoder_7_seg           0      4861               RISE  1       

6.5.5::Path details for port: SEG[5]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG[5]
Clock Port         : CLK
Clock Reference    : decoder_7_seg|CLK:R
Clock to Out Delay : 4861


Launch Clock Path Delay        2835
+ Clock To Q Delay              112
+ Data Path Delay              1914
---------------------------- ------
Clock To Out Delay             4861

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__32/I                                           ClkMux                  0      2527               RISE  1       
I__32/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_5_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

Data Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG_obuf_5_preio/PADOUT(SEG_1[5])  PRE_IO_PIN_TYPE_010101  112    2947               RISE  1       
SEG_obuf_5_iopad/DIN               IO_PAD                  0      2947               RISE  1       
SEG_obuf_5_iopad/PACKAGEPIN:out    IO_PAD                  1914   4861               RISE  1       
SEG[5]                             decoder_7_seg           0      4861               RISE  1       

6.5.6::Path details for port: SEG[6]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG[6]
Clock Port         : CLK
Clock Reference    : decoder_7_seg|CLK:R
Clock to Out Delay : 4861


Launch Clock Path Delay        2835
+ Clock To Q Delay              112
+ Data Path Delay              1914
---------------------------- ------
Clock To Out Delay             4861

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__32/I                                           ClkMux                  0      2527               RISE  1       
I__32/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_6_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

Data Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG_obuf_6_preio/PADOUT(SEG_1[6])  PRE_IO_PIN_TYPE_010101  112    2947               RISE  1       
SEG_obuf_6_iopad/DIN               IO_PAD                  0      2947               RISE  1       
SEG_obuf_6_iopad/PACKAGEPIN:out    IO_PAD                  1914   4861               RISE  1       
SEG[6]                             decoder_7_seg           0      4861               RISE  1       

6.5.7::Path details for port: SEG[7]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG[7]
Clock Port         : CLK
Clock Reference    : decoder_7_seg|CLK:R
Clock to Out Delay : 4861


Launch Clock Path Delay        2835
+ Clock To Q Delay              112
+ Data Path Delay              1914
---------------------------- ------
Clock To Out Delay             4861

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               decoder_7_seg           0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__28/I                                           gio2CtrlBuf             0      2372               RISE  1       
I__28/O                                           gio2CtrlBuf             0      2372               RISE  1       
I__29/I                                           GlobalMux               0      2372               RISE  1       
I__29/O                                           GlobalMux               154    2527               RISE  1       
I__33/I                                           ClkMux                  0      2527               RISE  1       
I__33/O                                           ClkMux                  309    2835               RISE  1       
SEG_obuf_7_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

Data Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG_obuf_7_preio/PADOUT(SEG_1[7])  PRE_IO_PIN_TYPE_010101  112    2947               RISE  1       
SEG_obuf_7_iopad/DIN               IO_PAD                  0      2947               RISE  1       
SEG_obuf_7_iopad/PACKAGEPIN:out    IO_PAD                  1914   4861               RISE  1       
SEG[7]                             decoder_7_seg           0      4861               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : SEG_obuf_2_preio/DOUT0(SEG_1[2])
Capture Clock    : SEG_obuf_2_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (decoder_7_seg|CLK:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                           -70
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3876
---------------------------------------   ---- 
End-of-path arrival time (ps)             3876
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              decoder_7_seg                  0                 0   +INF  RISE       1
D_ibuf_3_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
D_ibuf_3_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
D_ibuf_3_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
D_ibuf_3_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__43/I                           Odrv12                         0               973   +INF  FALL       1
I__43/O                           Odrv12                       540              1513   +INF  FALL       1
I__44/I                           LocalMux                       0              1513   +INF  FALL       1
I__44/O                           LocalMux                     309              1822   +INF  FALL       1
I__46/I                           InMux                          0              1822   +INF  FALL       1
I__46/O                           InMux                        217              2039   +INF  FALL       1
SEG_2_7_1__N_11_i_LC_1_6_0/in0    LogicCell40_SEQ_MODE_0000      0              2039   +INF  FALL       1
SEG_2_7_1__N_11_i_LC_1_6_0/lcout  LogicCell40_SEQ_MODE_0000    386              2425   +INF  FALL       1
I__101/I                          Odrv4                          0              2425   +INF  FALL       1
I__101/O                          Odrv4                        372              2796   +INF  FALL       1
I__102/I                          Span4Mux_s3_h                  0              2796   +INF  FALL       1
I__102/O                          Span4Mux_s3_h                231              3028   +INF  FALL       1
I__103/I                          IoSpan4Mux                     0              3028   +INF  FALL       1
I__103/O                          IoSpan4Mux                   323              3350   +INF  FALL       1
I__104/I                          LocalMux                       0              3350   +INF  FALL       1
I__104/O                          LocalMux                     309              3659   +INF  FALL       1
I__105/I                          IoInMux                        0              3659   +INF  FALL       1
I__105/O                          IoInMux                      217              3876   +INF  FALL       1
SEG_obuf_2_preio/DOUT0(SEG_1[2])  PRE_IO_PIN_TYPE_010101         0              3876   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__30/I                                           ClkMux                      0              2527  RISE       1
I__30/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_2_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : SEG_obuf_1_preio/DOUT0(SEG_1[1])
Capture Clock    : SEG_obuf_1_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (decoder_7_seg|CLK:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                           -70
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3560
---------------------------------------   ---- 
End-of-path arrival time (ps)             3560
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              decoder_7_seg                  0                 0   +INF  FALL       1
D_ibuf_3_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
D_ibuf_3_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
D_ibuf_3_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
D_ibuf_3_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__43/I                           Odrv12                         0               923   +INF  FALL       1
I__43/O                           Odrv12                       540              1463   +INF  FALL       1
I__44/I                           LocalMux                       0              1463   +INF  FALL       1
I__44/O                           LocalMux                     309              1772   +INF  FALL       1
I__47/I                           InMux                          0              1772   +INF  FALL       1
I__47/O                           InMux                        217              1989   +INF  FALL       1
SEG_2_7_1__N_6_i_LC_1_6_3/in3     LogicCell40_SEQ_MODE_0000      0              1989   +INF  FALL       1
SEG_2_7_1__N_6_i_LC_1_6_3/lcout   LogicCell40_SEQ_MODE_0000    288              2276   +INF  FALL       1
I__39/I                           Odrv12                         0              2276   +INF  FALL       1
I__39/O                           Odrv12                       540              2817   +INF  FALL       1
I__40/I                           Span12Mux_s4_h                 0              2817   +INF  FALL       1
I__40/O                           Span12Mux_s4_h               217              3034   +INF  FALL       1
I__41/I                           LocalMux                       0              3034   +INF  FALL       1
I__41/O                           LocalMux                     309              3343   +INF  FALL       1
I__42/I                           IoInMux                        0              3343   +INF  FALL       1
I__42/O                           IoInMux                      217              3560   +INF  FALL       1
SEG_obuf_1_preio/DOUT0(SEG_1[1])  PRE_IO_PIN_TYPE_010101         0              3560   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__30/I                                           ClkMux                      0              2527  RISE       1
I__30/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_1_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : SEG_obuf_3_preio/DOUT0(SEG_1[3])
Capture Clock    : SEG_obuf_3_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (decoder_7_seg|CLK:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                           -70
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4501
---------------------------------------   ---- 
End-of-path arrival time (ps)             4501
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              decoder_7_seg                  0                 0   +INF  RISE       1
D_ibuf_2_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
D_ibuf_2_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
D_ibuf_2_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
D_ibuf_2_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__88/I                           Odrv4                          0               973   +INF  FALL       1
I__88/O                           Odrv4                        372              1345   +INF  FALL       1
I__89/I                           Span4Mux_v                     0              1345   +INF  FALL       1
I__89/O                           Span4Mux_v                   372              1716   +INF  FALL       1
I__90/I                           Span4Mux_h                     0              1716   +INF  FALL       1
I__90/O                           Span4Mux_h                   316              2032   +INF  FALL       1
I__92/I                           Span4Mux_v                     0              2032   +INF  FALL       1
I__92/O                           Span4Mux_v                   372              2404   +INF  FALL       1
I__95/I                           LocalMux                       0              2404   +INF  FALL       1
I__95/O                           LocalMux                     309              2712   +INF  FALL       1
I__96/I                           InMux                          0              2712   +INF  FALL       1
I__96/O                           InMux                        217              2930   +INF  FALL       1
SEG_2_7_1__N_13_i_LC_1_3_1/in3    LogicCell40_SEQ_MODE_0000      0              2930   +INF  FALL       1
SEG_2_7_1__N_13_i_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              3217   +INF  FALL       1
I__24/I                           Odrv12                         0              3217   +INF  FALL       1
I__24/O                           Odrv12                       540              3757   +INF  FALL       1
I__25/I                           Span12Mux_s4_h                 0              3757   +INF  FALL       1
I__25/O                           Span12Mux_s4_h               217              3975   +INF  FALL       1
I__26/I                           LocalMux                       0              3975   +INF  FALL       1
I__26/O                           LocalMux                     309              4283   +INF  FALL       1
I__27/I                           IoInMux                        0              4283   +INF  FALL       1
I__27/O                           IoInMux                      217              4501   +INF  FALL       1
SEG_obuf_3_preio/DOUT0(SEG_1[3])  PRE_IO_PIN_TYPE_010101         0              4501   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__31/I                                           ClkMux                      0              2527  RISE       1
I__31/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_3_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : SEG_obuf_4_preio/DOUT0(SEG_1[4])
Capture Clock    : SEG_obuf_4_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (decoder_7_seg|CLK:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                           -70
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4654
---------------------------------------   ---- 
End-of-path arrival time (ps)             4654
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              decoder_7_seg                  0                 0   +INF  FALL       1
D_ibuf_2_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
D_ibuf_2_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
D_ibuf_2_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
D_ibuf_2_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__88/I                           Odrv4                          0               923   +INF  FALL       1
I__88/O                           Odrv4                        372              1295   +INF  FALL       1
I__89/I                           Span4Mux_v                     0              1295   +INF  FALL       1
I__89/O                           Span4Mux_v                   372              1666   +INF  FALL       1
I__90/I                           Span4Mux_h                     0              1666   +INF  FALL       1
I__90/O                           Span4Mux_h                   316              1982   +INF  FALL       1
I__92/I                           Span4Mux_v                     0              1982   +INF  FALL       1
I__92/O                           Span4Mux_v                   372              2354   +INF  FALL       1
I__95/I                           LocalMux                       0              2354   +INF  FALL       1
I__95/O                           LocalMux                     309              2662   +INF  FALL       1
I__97/I                           InMux                          0              2662   +INF  FALL       1
I__97/O                           InMux                        217              2880   +INF  FALL       1
SEG_2_7_1__N_14_i_LC_1_3_2/in0    LogicCell40_SEQ_MODE_0000      0              2880   +INF  FALL       1
SEG_2_7_1__N_14_i_LC_1_3_2/lcout  LogicCell40_SEQ_MODE_0000    386              3265   +INF  FALL       1
I__122/I                          Odrv4                          0              3265   +INF  FALL       1
I__122/O                          Odrv4                        372              3637   +INF  FALL       1
I__123/I                          Span4Mux_s1_h                  0              3637   +INF  FALL       1
I__123/O                          Span4Mux_s1_h                168              3805   +INF  FALL       1
I__124/I                          IoSpan4Mux                     0              3805   +INF  FALL       1
I__124/O                          IoSpan4Mux                   323              4128   +INF  FALL       1
I__125/I                          LocalMux                       0              4128   +INF  FALL       1
I__125/O                          LocalMux                     309              4437   +INF  FALL       1
I__126/I                          IoInMux                        0              4437   +INF  FALL       1
I__126/O                          IoInMux                      217              4654   +INF  FALL       1
SEG_obuf_4_preio/DOUT0(SEG_1[4])  PRE_IO_PIN_TYPE_010101         0              4654   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__31/I                                           ClkMux                      0              2527  RISE       1
I__31/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_4_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : SEG_obuf_5_preio/DOUT0(SEG_1[5])
Capture Clock    : SEG_obuf_5_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (decoder_7_seg|CLK:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                           -70
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4809
---------------------------------------   ---- 
End-of-path arrival time (ps)             4809
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              decoder_7_seg                  0                 0   +INF  RISE       1
D_ibuf_1_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
D_ibuf_1_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
D_ibuf_1_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
D_ibuf_1_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__55/I                           Odrv4                          0               973   +INF  FALL       1
I__55/O                           Odrv4                        372              1345   +INF  FALL       1
I__56/I                           Span4Mux_v                     0              1345   +INF  FALL       1
I__56/O                           Span4Mux_v                   372              1716   +INF  FALL       1
I__57/I                           Span4Mux_h                     0              1716   +INF  FALL       1
I__57/O                           Span4Mux_h                   316              2032   +INF  FALL       1
I__59/I                           Span4Mux_v                     0              2032   +INF  FALL       1
I__59/O                           Span4Mux_v                   372              2404   +INF  FALL       1
I__62/I                           LocalMux                       0              2404   +INF  FALL       1
I__62/O                           LocalMux                     309              2712   +INF  FALL       1
I__66/I                           InMux                          0              2712   +INF  FALL       1
I__66/O                           InMux                        217              2930   +INF  FALL       1
SEG_2_7_1__N_16_i_LC_1_3_3/in1    LogicCell40_SEQ_MODE_0000      0              2930   +INF  FALL       1
SEG_2_7_1__N_16_i_LC_1_3_3/lcout  LogicCell40_SEQ_MODE_0000    379              3308   +INF  FALL       1
I__117/I                          Odrv4                          0              3308   +INF  FALL       1
I__117/O                          Odrv4                        372              3680   +INF  FALL       1
I__118/I                          Span4Mux_v                     0              3680   +INF  FALL       1
I__118/O                          Span4Mux_v                   372              4052   +INF  FALL       1
I__119/I                          Span4Mux_s3_h                  0              4052   +INF  FALL       1
I__119/O                          Span4Mux_s3_h                231              4283   +INF  FALL       1
I__120/I                          LocalMux                       0              4283   +INF  FALL       1
I__120/O                          LocalMux                     309              4592   +INF  FALL       1
I__121/I                          IoInMux                        0              4592   +INF  FALL       1
I__121/O                          IoInMux                      217              4809   +INF  FALL       1
SEG_obuf_5_preio/DOUT0(SEG_1[5])  PRE_IO_PIN_TYPE_010101         0              4809   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__32/I                                           ClkMux                      0              2527  RISE       1
I__32/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_5_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : SEG_obuf_6_preio/DOUT0(SEG_1[6])
Capture Clock    : SEG_obuf_6_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (decoder_7_seg|CLK:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                           -70
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4703
---------------------------------------   ---- 
End-of-path arrival time (ps)             4703
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              decoder_7_seg                  0                 0   +INF  FALL       1
D_ibuf_1_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
D_ibuf_1_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
D_ibuf_1_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
D_ibuf_1_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__55/I                           Odrv4                          0               923   +INF  FALL       1
I__55/O                           Odrv4                        372              1295   +INF  FALL       1
I__56/I                           Span4Mux_v                     0              1295   +INF  FALL       1
I__56/O                           Span4Mux_v                   372              1666   +INF  FALL       1
I__57/I                           Span4Mux_h                     0              1666   +INF  FALL       1
I__57/O                           Span4Mux_h                   316              1982   +INF  FALL       1
I__59/I                           Span4Mux_v                     0              1982   +INF  FALL       1
I__59/O                           Span4Mux_v                   372              2354   +INF  FALL       1
I__62/I                           LocalMux                       0              2354   +INF  FALL       1
I__62/O                           LocalMux                     309              2662   +INF  FALL       1
I__67/I                           InMux                          0              2662   +INF  FALL       1
I__67/O                           InMux                        217              2880   +INF  FALL       1
I__70/I                           CascadeMux                     0              2880   +INF  FALL       1
I__70/O                           CascadeMux                     0              2880   +INF  FALL       1
SEG_2_7_1__N_19_i_LC_1_3_4/in2    LogicCell40_SEQ_MODE_0000      0              2880   +INF  FALL       1
SEG_2_7_1__N_19_i_LC_1_3_4/lcout  LogicCell40_SEQ_MODE_0000    351              3230   +INF  FALL       1
I__112/I                          Odrv4                          0              3230   +INF  FALL       1
I__112/O                          Odrv4                        372              3602   +INF  FALL       1
I__113/I                          Span4Mux_v                     0              3602   +INF  FALL       1
I__113/O                          Span4Mux_v                   372              3974   +INF  FALL       1
I__114/I                          Span4Mux_s2_h                  0              3974   +INF  FALL       1
I__114/O                          Span4Mux_s2_h                203              4177   +INF  FALL       1
I__115/I                          LocalMux                       0              4177   +INF  FALL       1
I__115/O                          LocalMux                     309              4486   +INF  FALL       1
I__116/I                          IoInMux                        0              4486   +INF  FALL       1
I__116/O                          IoInMux                      217              4703   +INF  FALL       1
SEG_obuf_6_preio/DOUT0(SEG_1[6])  PRE_IO_PIN_TYPE_010101         0              4703   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__32/I                                           ClkMux                      0              2527  RISE       1
I__32/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_6_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : SEG_obuf_7_preio/DOUT0(SEG_1[7])
Capture Clock    : SEG_obuf_7_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (decoder_7_seg|CLK:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                           -70
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5721
---------------------------------------   ---- 
End-of-path arrival time (ps)             5721
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                              decoder_7_seg                  0                 0   +INF  RISE       1
D_ibuf_0_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
D_ibuf_0_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
D_ibuf_0_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
D_ibuf_0_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__71/I                           Odrv12                         0               973   +INF  FALL       1
I__71/O                           Odrv12                       540              1513   +INF  FALL       1
I__72/I                           Sp12to4                        0              1513   +INF  FALL       1
I__72/O                           Sp12to4                      449              1962   +INF  FALL       1
I__73/I                           Span4Mux_v                     0              1962   +INF  FALL       1
I__73/O                           Span4Mux_v                   372              2333   +INF  FALL       1
I__74/I                           Span4Mux_v                     0              2333   +INF  FALL       1
I__74/O                           Span4Mux_v                   372              2705   +INF  FALL       1
I__75/I                           LocalMux                       0              2705   +INF  FALL       1
I__75/O                           LocalMux                     309              3014   +INF  FALL       1
I__81/I                           InMux                          0              3014   +INF  FALL       1
I__81/O                           InMux                        217              3231   +INF  FALL       1
I__86/I                           CascadeMux                     0              3231   +INF  FALL       1
I__86/O                           CascadeMux                     0              3231   +INF  FALL       1
SEG_2_7_1__N_20_i_LC_1_3_5/in2    LogicCell40_SEQ_MODE_0000      0              3231   +INF  FALL       1
SEG_2_7_1__N_20_i_LC_1_3_5/lcout  LogicCell40_SEQ_MODE_0000    351              3582   +INF  FALL       1
I__106/I                          Odrv12                         0              3582   +INF  FALL       1
I__106/O                          Odrv12                       540              4122   +INF  FALL       1
I__107/I                          Span12Mux_s8_v                 0              4122   +INF  FALL       1
I__107/O                          Span12Mux_s8_v               393              4515   +INF  FALL       1
I__108/I                          Sp12to4                        0              4515   +INF  FALL       1
I__108/O                          Sp12to4                      449              4964   +INF  FALL       1
I__109/I                          Span4Mux_s3_h                  0              4964   +INF  FALL       1
I__109/O                          Span4Mux_s3_h                231              5195   +INF  FALL       1
I__110/I                          LocalMux                       0              5195   +INF  FALL       1
I__110/O                          LocalMux                     309              5504   +INF  FALL       1
I__111/I                          IoInMux                        0              5504   +INF  FALL       1
I__111/O                          IoInMux                      217              5721   +INF  FALL       1
SEG_obuf_7_preio/DOUT0(SEG_1[7])  PRE_IO_PIN_TYPE_010101         0              5721   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__33/I                                           ClkMux                      0              2527  RISE       1
I__33/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_7_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG_obuf_7_preio/PADOUT(SEG_1[7])
Path End         : SEG[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (decoder_7_seg|CLK:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2835
+ Clock To Q                                         112
+ Data Path Delay                                   1914
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4861
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__33/I                                           ClkMux                      0              2527  RISE       1
I__33/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_7_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1

Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG_obuf_7_preio/PADOUT(SEG_1[7])  PRE_IO_PIN_TYPE_010101    112              2947   +INF  RISE       1
SEG_obuf_7_iopad/DIN               IO_PAD                      0              2947   +INF  RISE       1
SEG_obuf_7_iopad/PACKAGEPIN:out    IO_PAD                   1914              4861   +INF  RISE       1
SEG[7]                             decoder_7_seg               0              4861   +INF  RISE       1


++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG_obuf_6_preio/PADOUT(SEG_1[6])
Path End         : SEG[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (decoder_7_seg|CLK:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2835
+ Clock To Q                                         112
+ Data Path Delay                                   1914
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4861
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__32/I                                           ClkMux                      0              2527  RISE       1
I__32/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_6_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1

Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG_obuf_6_preio/PADOUT(SEG_1[6])  PRE_IO_PIN_TYPE_010101    112              2947   +INF  RISE       1
SEG_obuf_6_iopad/DIN               IO_PAD                      0              2947   +INF  RISE       1
SEG_obuf_6_iopad/PACKAGEPIN:out    IO_PAD                   1914              4861   +INF  RISE       1
SEG[6]                             decoder_7_seg               0              4861   +INF  RISE       1


++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG_obuf_5_preio/PADOUT(SEG_1[5])
Path End         : SEG[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (decoder_7_seg|CLK:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2835
+ Clock To Q                                         112
+ Data Path Delay                                   1914
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4861
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__32/I                                           ClkMux                      0              2527  RISE       1
I__32/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_5_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1

Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG_obuf_5_preio/PADOUT(SEG_1[5])  PRE_IO_PIN_TYPE_010101    112              2947   +INF  RISE       1
SEG_obuf_5_iopad/DIN               IO_PAD                      0              2947   +INF  RISE       1
SEG_obuf_5_iopad/PACKAGEPIN:out    IO_PAD                   1914              4861   +INF  RISE       1
SEG[5]                             decoder_7_seg               0              4861   +INF  RISE       1


++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG_obuf_4_preio/PADOUT(SEG_1[4])
Path End         : SEG[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (decoder_7_seg|CLK:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2835
+ Clock To Q                                         112
+ Data Path Delay                                   1914
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4861
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__31/I                                           ClkMux                      0              2527  RISE       1
I__31/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_4_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1

Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG_obuf_4_preio/PADOUT(SEG_1[4])  PRE_IO_PIN_TYPE_010101    112              2947   +INF  RISE       1
SEG_obuf_4_iopad/DIN               IO_PAD                      0              2947   +INF  RISE       1
SEG_obuf_4_iopad/PACKAGEPIN:out    IO_PAD                   1914              4861   +INF  RISE       1
SEG[4]                             decoder_7_seg               0              4861   +INF  RISE       1


++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG_obuf_3_preio/PADOUT(SEG_1[3])
Path End         : SEG[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (decoder_7_seg|CLK:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2835
+ Clock To Q                                         112
+ Data Path Delay                                   1914
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4861
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__31/I                                           ClkMux                      0              2527  RISE       1
I__31/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_3_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1

Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG_obuf_3_preio/PADOUT(SEG_1[3])  PRE_IO_PIN_TYPE_010101    112              2947   +INF  RISE       1
SEG_obuf_3_iopad/DIN               IO_PAD                      0              2947   +INF  RISE       1
SEG_obuf_3_iopad/PACKAGEPIN:out    IO_PAD                   1914              4861   +INF  RISE       1
SEG[3]                             decoder_7_seg               0              4861   +INF  RISE       1


++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG_obuf_2_preio/PADOUT(SEG_1[2])
Path End         : SEG[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (decoder_7_seg|CLK:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2835
+ Clock To Q                                         112
+ Data Path Delay                                   1914
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4861
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__30/I                                           ClkMux                      0              2527  RISE       1
I__30/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_2_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1

Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG_obuf_2_preio/PADOUT(SEG_1[2])  PRE_IO_PIN_TYPE_010101    112              2947   +INF  RISE       1
SEG_obuf_2_iopad/DIN               IO_PAD                      0              2947   +INF  RISE       1
SEG_obuf_2_iopad/PACKAGEPIN:out    IO_PAD                   1914              4861   +INF  RISE       1
SEG[2]                             decoder_7_seg               0              4861   +INF  RISE       1


++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG_obuf_1_preio/PADOUT(SEG_1[1])
Path End         : SEG[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (decoder_7_seg|CLK:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2835
+ Clock To Q                                         112
+ Data Path Delay                                   1914
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4861
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__30/I                                           ClkMux                      0              2527  RISE       1
I__30/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_1_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1

Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG_obuf_1_preio/PADOUT(SEG_1[1])  PRE_IO_PIN_TYPE_010101    112              2947   +INF  RISE       1
SEG_obuf_1_iopad/DIN               IO_PAD                      0              2947   +INF  RISE       1
SEG_obuf_1_iopad/PACKAGEPIN:out    IO_PAD                   1914              4861   +INF  RISE       1
SEG[1]                             decoder_7_seg               0              4861   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : SEG_obuf_2_preio/DOUT0(SEG_1[2])
Capture Clock    : SEG_obuf_2_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (decoder_7_seg|CLK:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3876
---------------------------------------   ---- 
End-of-path arrival time (ps)             3876
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              decoder_7_seg                  0                 0   +INF  RISE       1
D_ibuf_3_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
D_ibuf_3_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
D_ibuf_3_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
D_ibuf_3_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__43/I                           Odrv12                         0               973   +INF  FALL       1
I__43/O                           Odrv12                       540              1513   +INF  FALL       1
I__44/I                           LocalMux                       0              1513   +INF  FALL       1
I__44/O                           LocalMux                     309              1822   +INF  FALL       1
I__46/I                           InMux                          0              1822   +INF  FALL       1
I__46/O                           InMux                        217              2039   +INF  FALL       1
SEG_2_7_1__N_11_i_LC_1_6_0/in0    LogicCell40_SEQ_MODE_0000      0              2039   +INF  FALL       1
SEG_2_7_1__N_11_i_LC_1_6_0/lcout  LogicCell40_SEQ_MODE_0000    386              2425   +INF  FALL       1
I__101/I                          Odrv4                          0              2425   +INF  FALL       1
I__101/O                          Odrv4                        372              2796   +INF  FALL       1
I__102/I                          Span4Mux_s3_h                  0              2796   +INF  FALL       1
I__102/O                          Span4Mux_s3_h                231              3028   +INF  FALL       1
I__103/I                          IoSpan4Mux                     0              3028   +INF  FALL       1
I__103/O                          IoSpan4Mux                   323              3350   +INF  FALL       1
I__104/I                          LocalMux                       0              3350   +INF  FALL       1
I__104/O                          LocalMux                     309              3659   +INF  FALL       1
I__105/I                          IoInMux                        0              3659   +INF  FALL       1
I__105/O                          IoInMux                      217              3876   +INF  FALL       1
SEG_obuf_2_preio/DOUT0(SEG_1[2])  PRE_IO_PIN_TYPE_010101         0              3876   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__30/I                                           ClkMux                      0              2527  RISE       1
I__30/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_2_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : SEG_obuf_1_preio/DOUT0(SEG_1[1])
Capture Clock    : SEG_obuf_1_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (decoder_7_seg|CLK:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3560
---------------------------------------   ---- 
End-of-path arrival time (ps)             3560
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              decoder_7_seg                  0                 0   +INF  FALL       1
D_ibuf_3_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
D_ibuf_3_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
D_ibuf_3_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
D_ibuf_3_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__43/I                           Odrv12                         0               923   +INF  FALL       1
I__43/O                           Odrv12                       540              1463   +INF  FALL       1
I__44/I                           LocalMux                       0              1463   +INF  FALL       1
I__44/O                           LocalMux                     309              1772   +INF  FALL       1
I__47/I                           InMux                          0              1772   +INF  FALL       1
I__47/O                           InMux                        217              1989   +INF  FALL       1
SEG_2_7_1__N_6_i_LC_1_6_3/in3     LogicCell40_SEQ_MODE_0000      0              1989   +INF  FALL       1
SEG_2_7_1__N_6_i_LC_1_6_3/lcout   LogicCell40_SEQ_MODE_0000    288              2276   +INF  FALL       1
I__39/I                           Odrv12                         0              2276   +INF  FALL       1
I__39/O                           Odrv12                       540              2817   +INF  FALL       1
I__40/I                           Span12Mux_s4_h                 0              2817   +INF  FALL       1
I__40/O                           Span12Mux_s4_h               217              3034   +INF  FALL       1
I__41/I                           LocalMux                       0              3034   +INF  FALL       1
I__41/O                           LocalMux                     309              3343   +INF  FALL       1
I__42/I                           IoInMux                        0              3343   +INF  FALL       1
I__42/O                           IoInMux                      217              3560   +INF  FALL       1
SEG_obuf_1_preio/DOUT0(SEG_1[1])  PRE_IO_PIN_TYPE_010101         0              3560   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__30/I                                           ClkMux                      0              2527  RISE       1
I__30/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_1_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : SEG_obuf_3_preio/DOUT0(SEG_1[3])
Capture Clock    : SEG_obuf_3_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (decoder_7_seg|CLK:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4501
---------------------------------------   ---- 
End-of-path arrival time (ps)             4501
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              decoder_7_seg                  0                 0   +INF  RISE       1
D_ibuf_2_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
D_ibuf_2_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
D_ibuf_2_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
D_ibuf_2_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__88/I                           Odrv4                          0               973   +INF  FALL       1
I__88/O                           Odrv4                        372              1345   +INF  FALL       1
I__89/I                           Span4Mux_v                     0              1345   +INF  FALL       1
I__89/O                           Span4Mux_v                   372              1716   +INF  FALL       1
I__90/I                           Span4Mux_h                     0              1716   +INF  FALL       1
I__90/O                           Span4Mux_h                   316              2032   +INF  FALL       1
I__92/I                           Span4Mux_v                     0              2032   +INF  FALL       1
I__92/O                           Span4Mux_v                   372              2404   +INF  FALL       1
I__95/I                           LocalMux                       0              2404   +INF  FALL       1
I__95/O                           LocalMux                     309              2712   +INF  FALL       1
I__96/I                           InMux                          0              2712   +INF  FALL       1
I__96/O                           InMux                        217              2930   +INF  FALL       1
SEG_2_7_1__N_13_i_LC_1_3_1/in3    LogicCell40_SEQ_MODE_0000      0              2930   +INF  FALL       1
SEG_2_7_1__N_13_i_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              3217   +INF  FALL       1
I__24/I                           Odrv12                         0              3217   +INF  FALL       1
I__24/O                           Odrv12                       540              3757   +INF  FALL       1
I__25/I                           Span12Mux_s4_h                 0              3757   +INF  FALL       1
I__25/O                           Span12Mux_s4_h               217              3975   +INF  FALL       1
I__26/I                           LocalMux                       0              3975   +INF  FALL       1
I__26/O                           LocalMux                     309              4283   +INF  FALL       1
I__27/I                           IoInMux                        0              4283   +INF  FALL       1
I__27/O                           IoInMux                      217              4501   +INF  FALL       1
SEG_obuf_3_preio/DOUT0(SEG_1[3])  PRE_IO_PIN_TYPE_010101         0              4501   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__31/I                                           ClkMux                      0              2527  RISE       1
I__31/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_3_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : SEG_obuf_4_preio/DOUT0(SEG_1[4])
Capture Clock    : SEG_obuf_4_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (decoder_7_seg|CLK:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4654
---------------------------------------   ---- 
End-of-path arrival time (ps)             4654
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              decoder_7_seg                  0                 0   +INF  FALL       1
D_ibuf_2_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
D_ibuf_2_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
D_ibuf_2_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
D_ibuf_2_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__88/I                           Odrv4                          0               923   +INF  FALL       1
I__88/O                           Odrv4                        372              1295   +INF  FALL       1
I__89/I                           Span4Mux_v                     0              1295   +INF  FALL       1
I__89/O                           Span4Mux_v                   372              1666   +INF  FALL       1
I__90/I                           Span4Mux_h                     0              1666   +INF  FALL       1
I__90/O                           Span4Mux_h                   316              1982   +INF  FALL       1
I__92/I                           Span4Mux_v                     0              1982   +INF  FALL       1
I__92/O                           Span4Mux_v                   372              2354   +INF  FALL       1
I__95/I                           LocalMux                       0              2354   +INF  FALL       1
I__95/O                           LocalMux                     309              2662   +INF  FALL       1
I__97/I                           InMux                          0              2662   +INF  FALL       1
I__97/O                           InMux                        217              2880   +INF  FALL       1
SEG_2_7_1__N_14_i_LC_1_3_2/in0    LogicCell40_SEQ_MODE_0000      0              2880   +INF  FALL       1
SEG_2_7_1__N_14_i_LC_1_3_2/lcout  LogicCell40_SEQ_MODE_0000    386              3265   +INF  FALL       1
I__122/I                          Odrv4                          0              3265   +INF  FALL       1
I__122/O                          Odrv4                        372              3637   +INF  FALL       1
I__123/I                          Span4Mux_s1_h                  0              3637   +INF  FALL       1
I__123/O                          Span4Mux_s1_h                168              3805   +INF  FALL       1
I__124/I                          IoSpan4Mux                     0              3805   +INF  FALL       1
I__124/O                          IoSpan4Mux                   323              4128   +INF  FALL       1
I__125/I                          LocalMux                       0              4128   +INF  FALL       1
I__125/O                          LocalMux                     309              4437   +INF  FALL       1
I__126/I                          IoInMux                        0              4437   +INF  FALL       1
I__126/O                          IoInMux                      217              4654   +INF  FALL       1
SEG_obuf_4_preio/DOUT0(SEG_1[4])  PRE_IO_PIN_TYPE_010101         0              4654   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__31/I                                           ClkMux                      0              2527  RISE       1
I__31/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_4_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : SEG_obuf_5_preio/DOUT0(SEG_1[5])
Capture Clock    : SEG_obuf_5_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (decoder_7_seg|CLK:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4809
---------------------------------------   ---- 
End-of-path arrival time (ps)             4809
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              decoder_7_seg                  0                 0   +INF  RISE       1
D_ibuf_1_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
D_ibuf_1_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
D_ibuf_1_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
D_ibuf_1_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__55/I                           Odrv4                          0               973   +INF  FALL       1
I__55/O                           Odrv4                        372              1345   +INF  FALL       1
I__56/I                           Span4Mux_v                     0              1345   +INF  FALL       1
I__56/O                           Span4Mux_v                   372              1716   +INF  FALL       1
I__57/I                           Span4Mux_h                     0              1716   +INF  FALL       1
I__57/O                           Span4Mux_h                   316              2032   +INF  FALL       1
I__59/I                           Span4Mux_v                     0              2032   +INF  FALL       1
I__59/O                           Span4Mux_v                   372              2404   +INF  FALL       1
I__62/I                           LocalMux                       0              2404   +INF  FALL       1
I__62/O                           LocalMux                     309              2712   +INF  FALL       1
I__66/I                           InMux                          0              2712   +INF  FALL       1
I__66/O                           InMux                        217              2930   +INF  FALL       1
SEG_2_7_1__N_16_i_LC_1_3_3/in1    LogicCell40_SEQ_MODE_0000      0              2930   +INF  FALL       1
SEG_2_7_1__N_16_i_LC_1_3_3/lcout  LogicCell40_SEQ_MODE_0000    379              3308   +INF  FALL       1
I__117/I                          Odrv4                          0              3308   +INF  FALL       1
I__117/O                          Odrv4                        372              3680   +INF  FALL       1
I__118/I                          Span4Mux_v                     0              3680   +INF  FALL       1
I__118/O                          Span4Mux_v                   372              4052   +INF  FALL       1
I__119/I                          Span4Mux_s3_h                  0              4052   +INF  FALL       1
I__119/O                          Span4Mux_s3_h                231              4283   +INF  FALL       1
I__120/I                          LocalMux                       0              4283   +INF  FALL       1
I__120/O                          LocalMux                     309              4592   +INF  FALL       1
I__121/I                          IoInMux                        0              4592   +INF  FALL       1
I__121/O                          IoInMux                      217              4809   +INF  FALL       1
SEG_obuf_5_preio/DOUT0(SEG_1[5])  PRE_IO_PIN_TYPE_010101         0              4809   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__32/I                                           ClkMux                      0              2527  RISE       1
I__32/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_5_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : SEG_obuf_6_preio/DOUT0(SEG_1[6])
Capture Clock    : SEG_obuf_6_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (decoder_7_seg|CLK:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4703
---------------------------------------   ---- 
End-of-path arrival time (ps)             4703
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              decoder_7_seg                  0                 0   +INF  FALL       1
D_ibuf_1_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
D_ibuf_1_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
D_ibuf_1_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
D_ibuf_1_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__55/I                           Odrv4                          0               923   +INF  FALL       1
I__55/O                           Odrv4                        372              1295   +INF  FALL       1
I__56/I                           Span4Mux_v                     0              1295   +INF  FALL       1
I__56/O                           Span4Mux_v                   372              1666   +INF  FALL       1
I__57/I                           Span4Mux_h                     0              1666   +INF  FALL       1
I__57/O                           Span4Mux_h                   316              1982   +INF  FALL       1
I__59/I                           Span4Mux_v                     0              1982   +INF  FALL       1
I__59/O                           Span4Mux_v                   372              2354   +INF  FALL       1
I__62/I                           LocalMux                       0              2354   +INF  FALL       1
I__62/O                           LocalMux                     309              2662   +INF  FALL       1
I__67/I                           InMux                          0              2662   +INF  FALL       1
I__67/O                           InMux                        217              2880   +INF  FALL       1
I__70/I                           CascadeMux                     0              2880   +INF  FALL       1
I__70/O                           CascadeMux                     0              2880   +INF  FALL       1
SEG_2_7_1__N_19_i_LC_1_3_4/in2    LogicCell40_SEQ_MODE_0000      0              2880   +INF  FALL       1
SEG_2_7_1__N_19_i_LC_1_3_4/lcout  LogicCell40_SEQ_MODE_0000    351              3230   +INF  FALL       1
I__112/I                          Odrv4                          0              3230   +INF  FALL       1
I__112/O                          Odrv4                        372              3602   +INF  FALL       1
I__113/I                          Span4Mux_v                     0              3602   +INF  FALL       1
I__113/O                          Span4Mux_v                   372              3974   +INF  FALL       1
I__114/I                          Span4Mux_s2_h                  0              3974   +INF  FALL       1
I__114/O                          Span4Mux_s2_h                203              4177   +INF  FALL       1
I__115/I                          LocalMux                       0              4177   +INF  FALL       1
I__115/O                          LocalMux                     309              4486   +INF  FALL       1
I__116/I                          IoInMux                        0              4486   +INF  FALL       1
I__116/O                          IoInMux                      217              4703   +INF  FALL       1
SEG_obuf_6_preio/DOUT0(SEG_1[6])  PRE_IO_PIN_TYPE_010101         0              4703   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__32/I                                           ClkMux                      0              2527  RISE       1
I__32/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_6_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : SEG_obuf_7_preio/DOUT0(SEG_1[7])
Capture Clock    : SEG_obuf_7_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (decoder_7_seg|CLK:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5721
---------------------------------------   ---- 
End-of-path arrival time (ps)             5721
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                              decoder_7_seg                  0                 0   +INF  RISE       1
D_ibuf_0_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
D_ibuf_0_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
D_ibuf_0_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
D_ibuf_0_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__71/I                           Odrv12                         0               973   +INF  FALL       1
I__71/O                           Odrv12                       540              1513   +INF  FALL       1
I__72/I                           Sp12to4                        0              1513   +INF  FALL       1
I__72/O                           Sp12to4                      449              1962   +INF  FALL       1
I__73/I                           Span4Mux_v                     0              1962   +INF  FALL       1
I__73/O                           Span4Mux_v                   372              2333   +INF  FALL       1
I__74/I                           Span4Mux_v                     0              2333   +INF  FALL       1
I__74/O                           Span4Mux_v                   372              2705   +INF  FALL       1
I__75/I                           LocalMux                       0              2705   +INF  FALL       1
I__75/O                           LocalMux                     309              3014   +INF  FALL       1
I__81/I                           InMux                          0              3014   +INF  FALL       1
I__81/O                           InMux                        217              3231   +INF  FALL       1
I__86/I                           CascadeMux                     0              3231   +INF  FALL       1
I__86/O                           CascadeMux                     0              3231   +INF  FALL       1
SEG_2_7_1__N_20_i_LC_1_3_5/in2    LogicCell40_SEQ_MODE_0000      0              3231   +INF  FALL       1
SEG_2_7_1__N_20_i_LC_1_3_5/lcout  LogicCell40_SEQ_MODE_0000    351              3582   +INF  FALL       1
I__106/I                          Odrv12                         0              3582   +INF  FALL       1
I__106/O                          Odrv12                       540              4122   +INF  FALL       1
I__107/I                          Span12Mux_s8_v                 0              4122   +INF  FALL       1
I__107/O                          Span12Mux_s8_v               393              4515   +INF  FALL       1
I__108/I                          Sp12to4                        0              4515   +INF  FALL       1
I__108/O                          Sp12to4                      449              4964   +INF  FALL       1
I__109/I                          Span4Mux_s3_h                  0              4964   +INF  FALL       1
I__109/O                          Span4Mux_s3_h                231              5195   +INF  FALL       1
I__110/I                          LocalMux                       0              5195   +INF  FALL       1
I__110/O                          LocalMux                     309              5504   +INF  FALL       1
I__111/I                          IoInMux                        0              5504   +INF  FALL       1
I__111/O                          IoInMux                      217              5721   +INF  FALL       1
SEG_obuf_7_preio/DOUT0(SEG_1[7])  PRE_IO_PIN_TYPE_010101         0              5721   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__33/I                                           ClkMux                      0              2527  RISE       1
I__33/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_7_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG_obuf_7_preio/PADOUT(SEG_1[7])
Path End         : SEG[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (decoder_7_seg|CLK:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2835
+ Clock To Q                                         112
+ Data Path Delay                                   1914
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4861
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__33/I                                           ClkMux                      0              2527  RISE       1
I__33/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_7_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1

Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG_obuf_7_preio/PADOUT(SEG_1[7])  PRE_IO_PIN_TYPE_010101    112              2947   +INF  RISE       1
SEG_obuf_7_iopad/DIN               IO_PAD                      0              2947   +INF  RISE       1
SEG_obuf_7_iopad/PACKAGEPIN:out    IO_PAD                   1914              4861   +INF  RISE       1
SEG[7]                             decoder_7_seg               0              4861   +INF  RISE       1


++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG_obuf_6_preio/PADOUT(SEG_1[6])
Path End         : SEG[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (decoder_7_seg|CLK:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2835
+ Clock To Q                                         112
+ Data Path Delay                                   1914
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4861
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__32/I                                           ClkMux                      0              2527  RISE       1
I__32/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_6_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1

Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG_obuf_6_preio/PADOUT(SEG_1[6])  PRE_IO_PIN_TYPE_010101    112              2947   +INF  RISE       1
SEG_obuf_6_iopad/DIN               IO_PAD                      0              2947   +INF  RISE       1
SEG_obuf_6_iopad/PACKAGEPIN:out    IO_PAD                   1914              4861   +INF  RISE       1
SEG[6]                             decoder_7_seg               0              4861   +INF  RISE       1


++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG_obuf_5_preio/PADOUT(SEG_1[5])
Path End         : SEG[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (decoder_7_seg|CLK:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2835
+ Clock To Q                                         112
+ Data Path Delay                                   1914
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4861
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__32/I                                           ClkMux                      0              2527  RISE       1
I__32/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_5_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1

Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG_obuf_5_preio/PADOUT(SEG_1[5])  PRE_IO_PIN_TYPE_010101    112              2947   +INF  RISE       1
SEG_obuf_5_iopad/DIN               IO_PAD                      0              2947   +INF  RISE       1
SEG_obuf_5_iopad/PACKAGEPIN:out    IO_PAD                   1914              4861   +INF  RISE       1
SEG[5]                             decoder_7_seg               0              4861   +INF  RISE       1


++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG_obuf_4_preio/PADOUT(SEG_1[4])
Path End         : SEG[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (decoder_7_seg|CLK:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2835
+ Clock To Q                                         112
+ Data Path Delay                                   1914
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4861
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__31/I                                           ClkMux                      0              2527  RISE       1
I__31/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_4_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1

Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG_obuf_4_preio/PADOUT(SEG_1[4])  PRE_IO_PIN_TYPE_010101    112              2947   +INF  RISE       1
SEG_obuf_4_iopad/DIN               IO_PAD                      0              2947   +INF  RISE       1
SEG_obuf_4_iopad/PACKAGEPIN:out    IO_PAD                   1914              4861   +INF  RISE       1
SEG[4]                             decoder_7_seg               0              4861   +INF  RISE       1


++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG_obuf_3_preio/PADOUT(SEG_1[3])
Path End         : SEG[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (decoder_7_seg|CLK:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2835
+ Clock To Q                                         112
+ Data Path Delay                                   1914
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4861
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__31/I                                           ClkMux                      0              2527  RISE       1
I__31/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_3_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1

Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG_obuf_3_preio/PADOUT(SEG_1[3])  PRE_IO_PIN_TYPE_010101    112              2947   +INF  RISE       1
SEG_obuf_3_iopad/DIN               IO_PAD                      0              2947   +INF  RISE       1
SEG_obuf_3_iopad/PACKAGEPIN:out    IO_PAD                   1914              4861   +INF  RISE       1
SEG[3]                             decoder_7_seg               0              4861   +INF  RISE       1


++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG_obuf_2_preio/PADOUT(SEG_1[2])
Path End         : SEG[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (decoder_7_seg|CLK:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2835
+ Clock To Q                                         112
+ Data Path Delay                                   1914
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4861
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__30/I                                           ClkMux                      0              2527  RISE       1
I__30/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_2_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1

Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG_obuf_2_preio/PADOUT(SEG_1[2])  PRE_IO_PIN_TYPE_010101    112              2947   +INF  RISE       1
SEG_obuf_2_iopad/DIN               IO_PAD                      0              2947   +INF  RISE       1
SEG_obuf_2_iopad/PACKAGEPIN:out    IO_PAD                   1914              4861   +INF  RISE       1
SEG[2]                             decoder_7_seg               0              4861   +INF  RISE       1


++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG_obuf_1_preio/PADOUT(SEG_1[1])
Path End         : SEG[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (decoder_7_seg|CLK:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2835
+ Clock To Q                                         112
+ Data Path Delay                                   1914
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4861
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               decoder_7_seg               0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__28/I                                           gio2CtrlBuf                 0              2372  RISE       1
I__28/O                                           gio2CtrlBuf                 0              2372  RISE       1
I__29/I                                           GlobalMux                   0              2372  RISE       1
I__29/O                                           GlobalMux                 154              2527  RISE       1
I__30/I                                           ClkMux                      0              2527  RISE       1
I__30/O                                           ClkMux                    309              2835  RISE       1
SEG_obuf_1_preio/OUTPUTCLK                        PRE_IO_PIN_TYPE_010101      0              2835  RISE       1

Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG_obuf_1_preio/PADOUT(SEG_1[1])  PRE_IO_PIN_TYPE_010101    112              2947   +INF  RISE       1
SEG_obuf_1_iopad/DIN               IO_PAD                      0              2947   +INF  RISE       1
SEG_obuf_1_iopad/PACKAGEPIN:out    IO_PAD                   1914              4861   +INF  RISE       1
SEG[1]                             decoder_7_seg               0              4861   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

