Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec  1 22:10:06 2018
| Host         : DESKTOP-N6B5F4R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 665 register/latch pins with no clock driven by root clock pin: reset_btn (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/epc_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/epc_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/div0/ready_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/stallreq_for_madd_msub_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[0]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[1]/Q (HIGH)

 There are 562 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 562 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 562 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 562 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 562 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 562 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 562 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 562 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[0]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[10]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[11]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[12]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[14]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[15]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[16]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[17]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[18]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[19]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[1]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[20]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[21]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[22]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[23]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[24]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[25]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[26]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[27]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[28]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[29]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[2]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[30]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[31]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[3]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[4]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[5]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[6]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[7]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[8]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[9]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[0]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/if_lerr_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/if_serr_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[22]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[23]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[24]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[25]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[26]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[27]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[28]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[29]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[30]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[31]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1183 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 160 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.639        0.000                      0                12557        0.070        0.000                      0                12541        7.000        0.000                       0                  6959  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_11M0592                                                                                 {0.000 45.211}       90.422          11.059          
clk_50M                                                                                     {0.000 10.000}       20.000          50.000          
clock_gen/inst/clk_in1                                                                      {0.000 10.000}       20.000          50.000          
  clk_out1_pll_example                                                                      {0.000 50.000}       100.000         10.000          
  clk_out2_pll_example                                                                      {0.000 25.000}       50.000          20.000          
  clkfbout_pll_example                                                                      {0.000 10.000}       20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                          16.639        0.000                      0                   57        0.247        0.000                      0                   57        9.500        0.000                       0                    24  
clock_gen/inst/clk_in1                                                                                                                                                                                                                        7.000        0.000                       0                     1  
  clk_out1_pll_example                                                                           79.871        0.000                      0                10434        0.070        0.000                      0                10434       48.870        0.000                       0                  5880  
  clk_out2_pll_example                                                                           21.954        0.000                      0                  715        0.100        0.000                      0                  715       24.146        0.000                       0                   560  
  clkfbout_pll_example                                                                                                                                                                                                                       18.408        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.909        0.000                      0                  938        0.086        0.000                      0                  938       15.370        0.000                       0                   491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_pll_example                                                                             32.074        0.000                      0                    8                                                                        
clk_out1_pll_example                                                                        clk_out2_pll_example                                                                             18.392        0.000                      0                  289       25.402        0.000                      0                  289  
clk_out1_pll_example                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       98.980        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_pll_example                                                                        clk_out1_pll_example                                                                             97.082        0.000                      0                  103        0.105        0.000                      0                  103  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.134        0.000                      0                  100        0.317        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       16.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.765ns (26.451%)  route 2.127ns (73.549%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 23.015 - 20.000 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.945     3.409    vga800x600at75/clk_50M
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.379     3.788 f  vga800x600at75/vdata_reg[5]/Q
                         net (fo=4, routed)           0.827     4.615    vga800x600at75/vdata_reg_n_11_[5]
    SLICE_X5Y124         LUT3 (Prop_lut3_I1_O)        0.119     4.734 r  vga800x600at75/video_vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.743     5.477    vga800x600at75/video_vsync_OBUF_inst_i_2_n_11
    SLICE_X4Y124         LUT6 (Prop_lut6_I1_O)        0.267     5.744 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.557     6.302    vga800x600at75/vdata[11]_i_1_n_11
    SLICE_X3Y127         FDRE                                         r  vga800x600at75/vdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.616    23.015    vga800x600at75/clk_50M
    SLICE_X3Y127         FDRE                                         r  vga800x600at75/vdata_reg[10]/C
                         clock pessimism              0.313    23.328    
                         clock uncertainty           -0.035    23.293    
    SLICE_X3Y127         FDRE (Setup_fdre_C_R)       -0.352    22.941    vga800x600at75/vdata_reg[10]
  -------------------------------------------------------------------
                         required time                         22.941    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 16.639    

Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.765ns (26.451%)  route 2.127ns (73.549%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 23.015 - 20.000 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.945     3.409    vga800x600at75/clk_50M
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.379     3.788 f  vga800x600at75/vdata_reg[5]/Q
                         net (fo=4, routed)           0.827     4.615    vga800x600at75/vdata_reg_n_11_[5]
    SLICE_X5Y124         LUT3 (Prop_lut3_I1_O)        0.119     4.734 r  vga800x600at75/video_vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.743     5.477    vga800x600at75/video_vsync_OBUF_inst_i_2_n_11
    SLICE_X4Y124         LUT6 (Prop_lut6_I1_O)        0.267     5.744 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.557     6.302    vga800x600at75/vdata[11]_i_1_n_11
    SLICE_X3Y127         FDRE                                         r  vga800x600at75/vdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.616    23.015    vga800x600at75/clk_50M
    SLICE_X3Y127         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism              0.313    23.328    
                         clock uncertainty           -0.035    23.293    
    SLICE_X3Y127         FDRE (Setup_fdre_C_R)       -0.352    22.941    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         22.941    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 16.639    

Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.765ns (26.451%)  route 2.127ns (73.549%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 23.015 - 20.000 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.945     3.409    vga800x600at75/clk_50M
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.379     3.788 f  vga800x600at75/vdata_reg[5]/Q
                         net (fo=4, routed)           0.827     4.615    vga800x600at75/vdata_reg_n_11_[5]
    SLICE_X5Y124         LUT3 (Prop_lut3_I1_O)        0.119     4.734 r  vga800x600at75/video_vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.743     5.477    vga800x600at75/video_vsync_OBUF_inst_i_2_n_11
    SLICE_X4Y124         LUT6 (Prop_lut6_I1_O)        0.267     5.744 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.557     6.302    vga800x600at75/vdata[11]_i_1_n_11
    SLICE_X3Y127         FDRE                                         r  vga800x600at75/vdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.616    23.015    vga800x600at75/clk_50M
    SLICE_X3Y127         FDRE                                         r  vga800x600at75/vdata_reg[9]/C
                         clock pessimism              0.313    23.328    
                         clock uncertainty           -0.035    23.293    
    SLICE_X3Y127         FDRE (Setup_fdre_C_R)       -0.352    22.941    vga800x600at75/vdata_reg[9]
  -------------------------------------------------------------------
                         required time                         22.941    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 16.639    

Slack (MET) :             16.792ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.589ns (21.186%)  route 2.191ns (78.813%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 23.034 - 20.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.923     3.388    vga800x600at75/clk_50M
    SLICE_X3Y127         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.379     3.767 f  vga800x600at75/vdata_reg[11]/Q
                         net (fo=3, routed)           0.902     4.669    vga800x600at75/vdata_reg_n_11_[11]
    SLICE_X2Y127         LUT4 (Prop_lut4_I1_O)        0.105     4.774 f  vga800x600at75/video_vsync_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.844     5.618    vga800x600at75/video_vsync_OBUF_inst_i_6_n_11
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.105     5.723 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.445     6.168    vga800x600at75/vdata[11]_i_1_n_11
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.636    23.034    vga800x600at75/clk_50M
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[5]/C
                         clock pessimism              0.313    23.347    
                         clock uncertainty           -0.035    23.312    
    SLICE_X3Y126         FDRE (Setup_fdre_C_R)       -0.352    22.960    vga800x600at75/vdata_reg[5]
  -------------------------------------------------------------------
                         required time                         22.960    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                 16.792    

Slack (MET) :             16.792ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.589ns (21.186%)  route 2.191ns (78.813%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 23.034 - 20.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.923     3.388    vga800x600at75/clk_50M
    SLICE_X3Y127         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.379     3.767 f  vga800x600at75/vdata_reg[11]/Q
                         net (fo=3, routed)           0.902     4.669    vga800x600at75/vdata_reg_n_11_[11]
    SLICE_X2Y127         LUT4 (Prop_lut4_I1_O)        0.105     4.774 f  vga800x600at75/video_vsync_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.844     5.618    vga800x600at75/video_vsync_OBUF_inst_i_6_n_11
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.105     5.723 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.445     6.168    vga800x600at75/vdata[11]_i_1_n_11
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.636    23.034    vga800x600at75/clk_50M
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[6]/C
                         clock pessimism              0.313    23.347    
                         clock uncertainty           -0.035    23.312    
    SLICE_X3Y126         FDRE (Setup_fdre_C_R)       -0.352    22.960    vga800x600at75/vdata_reg[6]
  -------------------------------------------------------------------
                         required time                         22.960    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                 16.792    

Slack (MET) :             16.792ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.589ns (21.186%)  route 2.191ns (78.813%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 23.034 - 20.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.923     3.388    vga800x600at75/clk_50M
    SLICE_X3Y127         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.379     3.767 f  vga800x600at75/vdata_reg[11]/Q
                         net (fo=3, routed)           0.902     4.669    vga800x600at75/vdata_reg_n_11_[11]
    SLICE_X2Y127         LUT4 (Prop_lut4_I1_O)        0.105     4.774 f  vga800x600at75/video_vsync_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.844     5.618    vga800x600at75/video_vsync_OBUF_inst_i_6_n_11
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.105     5.723 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.445     6.168    vga800x600at75/vdata[11]_i_1_n_11
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.636    23.034    vga800x600at75/clk_50M
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[7]/C
                         clock pessimism              0.313    23.347    
                         clock uncertainty           -0.035    23.312    
    SLICE_X3Y126         FDRE (Setup_fdre_C_R)       -0.352    22.960    vga800x600at75/vdata_reg[7]
  -------------------------------------------------------------------
                         required time                         22.960    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                 16.792    

Slack (MET) :             16.792ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.589ns (21.186%)  route 2.191ns (78.813%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 23.034 - 20.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.923     3.388    vga800x600at75/clk_50M
    SLICE_X3Y127         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.379     3.767 f  vga800x600at75/vdata_reg[11]/Q
                         net (fo=3, routed)           0.902     4.669    vga800x600at75/vdata_reg_n_11_[11]
    SLICE_X2Y127         LUT4 (Prop_lut4_I1_O)        0.105     4.774 f  vga800x600at75/video_vsync_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.844     5.618    vga800x600at75/video_vsync_OBUF_inst_i_6_n_11
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.105     5.723 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.445     6.168    vga800x600at75/vdata[11]_i_1_n_11
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.636    23.034    vga800x600at75/clk_50M
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[8]/C
                         clock pessimism              0.313    23.347    
                         clock uncertainty           -0.035    23.312    
    SLICE_X3Y126         FDRE (Setup_fdre_C_R)       -0.352    22.960    vga800x600at75/vdata_reg[8]
  -------------------------------------------------------------------
                         required time                         22.960    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                 16.792    

Slack (MET) :             16.837ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.643ns (24.110%)  route 2.024ns (75.890%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 23.150 - 20.000 ) 
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          2.016     3.480    vga800x600at75/clk_50M
    SLICE_X2Y123         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.433     3.913 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=5, routed)           0.696     4.610    vga800x600at75/hdata[4]
    SLICE_X3Y124         LUT4 (Prop_lut4_I2_O)        0.105     4.715 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=4, routed)           0.620     5.334    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_11
    SLICE_X3Y123         LUT6 (Prop_lut6_I0_O)        0.105     5.439 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.708     6.147    vga800x600at75/vdata
    SLICE_X2Y125         FDRE                                         r  vga800x600at75/hdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.751    23.150    vga800x600at75/clk_50M
    SLICE_X2Y125         FDRE                                         r  vga800x600at75/hdata_reg[10]/C
                         clock pessimism              0.293    23.443    
                         clock uncertainty           -0.035    23.408    
    SLICE_X2Y125         FDRE (Setup_fdre_C_R)       -0.423    22.985    vga800x600at75/hdata_reg[10]
  -------------------------------------------------------------------
                         required time                         22.985    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                 16.837    

Slack (MET) :             16.837ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.643ns (24.110%)  route 2.024ns (75.890%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 23.150 - 20.000 ) 
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          2.016     3.480    vga800x600at75/clk_50M
    SLICE_X2Y123         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.433     3.913 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=5, routed)           0.696     4.610    vga800x600at75/hdata[4]
    SLICE_X3Y124         LUT4 (Prop_lut4_I2_O)        0.105     4.715 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=4, routed)           0.620     5.334    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_11
    SLICE_X3Y123         LUT6 (Prop_lut6_I0_O)        0.105     5.439 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.708     6.147    vga800x600at75/vdata
    SLICE_X2Y125         FDRE                                         r  vga800x600at75/hdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.751    23.150    vga800x600at75/clk_50M
    SLICE_X2Y125         FDRE                                         r  vga800x600at75/hdata_reg[11]/C
                         clock pessimism              0.293    23.443    
                         clock uncertainty           -0.035    23.408    
    SLICE_X2Y125         FDRE (Setup_fdre_C_R)       -0.423    22.985    vga800x600at75/hdata_reg[11]
  -------------------------------------------------------------------
                         required time                         22.985    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                 16.837    

Slack (MET) :             16.837ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.643ns (24.110%)  route 2.024ns (75.890%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 23.150 - 20.000 ) 
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          2.016     3.480    vga800x600at75/clk_50M
    SLICE_X2Y123         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.433     3.913 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=5, routed)           0.696     4.610    vga800x600at75/hdata[4]
    SLICE_X3Y124         LUT4 (Prop_lut4_I2_O)        0.105     4.715 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=4, routed)           0.620     5.334    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_11
    SLICE_X3Y123         LUT6 (Prop_lut6_I0_O)        0.105     5.439 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.708     6.147    vga800x600at75/vdata
    SLICE_X2Y125         FDRE                                         r  vga800x600at75/hdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.751    23.150    vga800x600at75/clk_50M
    SLICE_X2Y125         FDRE                                         r  vga800x600at75/hdata_reg[9]/C
                         clock pessimism              0.293    23.443    
                         clock uncertainty           -0.035    23.408    
    SLICE_X2Y125         FDRE (Setup_fdre_C_R)       -0.423    22.985    vga800x600at75/hdata_reg[9]
  -------------------------------------------------------------------
                         required time                         22.985    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                 16.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.288ns (62.998%)  route 0.169ns (37.002%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.974     1.275    vga800x600at75/clk_50M
    SLICE_X3Y124         FDRE                                         r  vga800x600at75/vdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.416 r  vga800x600at75/vdata_reg[0]/Q
                         net (fo=5, routed)           0.169     1.585    vga800x600at75/vdata_reg_n_11_[0]
    SLICE_X3Y125         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.732 r  vga800x600at75/vdata_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.732    vga800x600at75/vdata_reg[4]_i_1_n_18
    SLICE_X3Y125         FDRE                                         r  vga800x600at75/vdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.208     1.698    vga800x600at75/clk_50M
    SLICE_X3Y125         FDRE                                         r  vga800x600at75/vdata_reg[1]/C
                         clock pessimism             -0.317     1.380    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.105     1.485    vga800x600at75/vdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.951     1.252    vga800x600at75/clk_50M
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     1.393 r  vga800x600at75/vdata_reg[7]/Q
                         net (fo=4, routed)           0.119     1.511    vga800x600at75/vdata_reg_n_11_[7]
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.622 r  vga800x600at75/vdata_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.622    vga800x600at75/vdata_reg[8]_i_1_n_16
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.121     1.610    vga800x600at75/clk_50M
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[7]/C
                         clock pessimism             -0.358     1.252    
    SLICE_X3Y126         FDRE (Hold_fdre_C_D)         0.105     1.357    vga800x600at75/vdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.028     1.329    vga800x600at75/clk_50M
    SLICE_X3Y125         FDRE                                         r  vga800x600at75/vdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  vga800x600at75/vdata_reg[3]/Q
                         net (fo=5, routed)           0.119     1.589    vga800x600at75/vdata_reg_n_11_[3]
    SLICE_X3Y125         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.700 r  vga800x600at75/vdata_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.700    vga800x600at75/vdata_reg[4]_i_1_n_16
    SLICE_X3Y125         FDRE                                         r  vga800x600at75/vdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.208     1.698    vga800x600at75/clk_50M
    SLICE_X3Y125         FDRE                                         r  vga800x600at75/vdata_reg[3]/C
                         clock pessimism             -0.368     1.329    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.105     1.434    vga800x600at75/vdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.975%)  route 0.115ns (31.025%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.951     1.252    vga800x600at75/clk_50M
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     1.393 r  vga800x600at75/vdata_reg[5]/Q
                         net (fo=4, routed)           0.115     1.508    vga800x600at75/vdata_reg_n_11_[5]
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.623 r  vga800x600at75/vdata_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.623    vga800x600at75/vdata_reg[8]_i_1_n_18
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.121     1.610    vga800x600at75/clk_50M
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[5]/C
                         clock pessimism             -0.358     1.252    
    SLICE_X3Y126         FDRE (Hold_fdre_C_D)         0.105     1.357    vga800x600at75/vdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.745%)  route 0.130ns (34.255%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.951     1.252    vga800x600at75/clk_50M
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     1.393 r  vga800x600at75/vdata_reg[8]/Q
                         net (fo=3, routed)           0.130     1.523    vga800x600at75/vdata_reg_n_11_[8]
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.631 r  vga800x600at75/vdata_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.631    vga800x600at75/vdata_reg[8]_i_1_n_15
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.121     1.610    vga800x600at75/clk_50M
    SLICE_X3Y126         FDRE                                         r  vga800x600at75/vdata_reg[8]/C
                         clock pessimism             -0.358     1.252    
    SLICE_X3Y126         FDRE (Hold_fdre_C_D)         0.105     1.357    vga800x600at75/vdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.731%)  route 0.130ns (34.269%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.028     1.329    vga800x600at75/clk_50M
    SLICE_X3Y125         FDRE                                         r  vga800x600at75/vdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  vga800x600at75/vdata_reg[4]/Q
                         net (fo=5, routed)           0.130     1.600    vga800x600at75/vdata_reg_n_11_[4]
    SLICE_X3Y125         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.708 r  vga800x600at75/vdata_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.708    vga800x600at75/vdata_reg[4]_i_1_n_15
    SLICE_X3Y125         FDRE                                         r  vga800x600at75/vdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.208     1.698    vga800x600at75/clk_50M
    SLICE_X3Y125         FDRE                                         r  vga800x600at75/vdata_reg[4]/C
                         clock pessimism             -0.368     1.329    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.105     1.434    vga800x600at75/vdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.299ns (69.012%)  route 0.134ns (30.988%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.017     1.318    vga800x600at75/clk_50M
    SLICE_X3Y122         FDRE                                         r  vga800x600at75/hdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     1.459 r  vga800x600at75/hdata_reg[0]/Q
                         net (fo=4, routed)           0.134     1.593    vga800x600at75/hdata[0]
    SLICE_X2Y123         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.751 r  vga800x600at75/hdata_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.751    vga800x600at75/data0[1]
    SLICE_X2Y123         FDRE                                         r  vga800x600at75/hdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.186     1.675    vga800x600at75/clk_50M
    SLICE_X2Y123         FDRE                                         r  vga800x600at75/hdata_reg[1]/C
                         clock pessimism             -0.332     1.343    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.134     1.477    vga800x600at75/hdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.316ns (65.133%)  route 0.169ns (34.867%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.974     1.275    vga800x600at75/clk_50M
    SLICE_X3Y124         FDRE                                         r  vga800x600at75/vdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.416 r  vga800x600at75/vdata_reg[0]/Q
                         net (fo=5, routed)           0.169     1.585    vga800x600at75/vdata_reg_n_11_[0]
    SLICE_X3Y125         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.760 r  vga800x600at75/vdata_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.760    vga800x600at75/vdata_reg[4]_i_1_n_17
    SLICE_X3Y125         FDRE                                         r  vga800x600at75/vdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.208     1.698    vga800x600at75/clk_50M
    SLICE_X3Y125         FDRE                                         r  vga800x600at75/vdata_reg[2]/C
                         clock pessimism             -0.317     1.380    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.105     1.485    vga800x600at75/vdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.936%)  route 0.135ns (33.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.028     1.329    vga800x600at75/clk_50M
    SLICE_X2Y125         FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164     1.493 r  vga800x600at75/hdata_reg[11]/Q
                         net (fo=6, routed)           0.135     1.629    vga800x600at75/hdata[11]
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.739 r  vga800x600at75/hdata_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.739    vga800x600at75/data0[11]
    SLICE_X2Y125         FDRE                                         r  vga800x600at75/hdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.208     1.698    vga800x600at75/clk_50M
    SLICE_X2Y125         FDRE                                         r  vga800x600at75/hdata_reg[11]/C
                         clock pessimism             -0.368     1.329    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.134     1.463    vga800x600at75/hdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.256ns (67.287%)  route 0.124ns (32.713%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.935     1.236    vga800x600at75/clk_50M
    SLICE_X3Y127         FDRE                                         r  vga800x600at75/vdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     1.377 r  vga800x600at75/vdata_reg[9]/Q
                         net (fo=3, routed)           0.124     1.502    vga800x600at75/vdata_reg_n_11_[9]
    SLICE_X3Y127         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.617 r  vga800x600at75/vdata_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.617    vga800x600at75/vdata_reg[11]_i_2_n_18
    SLICE_X3Y127         FDRE                                         r  vga800x600at75/vdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.105     1.595    vga800x600at75/clk_50M
    SLICE_X3Y127         FDRE                                         r  vga800x600at75/vdata_reg[9]/C
                         clock pessimism             -0.358     1.236    
    SLICE_X3Y127         FDRE (Hold_fdre_C_D)         0.105     1.341    vga800x600at75/vdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y122  vga800x600at75/hdata_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y125  vga800x600at75/hdata_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y125  vga800x600at75/hdata_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y123  vga800x600at75/hdata_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y123  vga800x600at75/hdata_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y123  vga800x600at75/hdata_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y123  vga800x600at75/hdata_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y124  vga800x600at75/hdata_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y124  vga800x600at75/hdata_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y124  vga800x600at75/hdata_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y125  vga800x600at75/hdata_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y125  vga800x600at75/hdata_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y123  vga800x600at75/hdata_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y123  vga800x600at75/hdata_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y123  vga800x600at75/hdata_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y123  vga800x600at75/hdata_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124  vga800x600at75/hdata_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124  vga800x600at75/hdata_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124  vga800x600at75/hdata_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124  vga800x600at75/hdata_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y122  vga800x600at75/hdata_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y122  vga800x600at75/hdata_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y125  vga800x600at75/hdata_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y125  vga800x600at75/hdata_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y125  vga800x600at75/hdata_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y125  vga800x600at75/hdata_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y123  vga800x600at75/hdata_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y123  vga800x600at75/hdata_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y123  vga800x600at75/hdata_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y123  vga800x600at75/hdata_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/inst/clk_in1
  To Clock:  clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       79.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.871ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        20.037ns  (logic 7.983ns (39.841%)  route 12.054ns (60.159%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 97.827 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.527    -1.853    openmips0/id_ex0/clk
    SLICE_X31Y161        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y161        FDRE (Prop_fdre_C_Q)         0.348    -1.505 f  openmips0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=231, routed)         4.007     2.502    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.262     2.764 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.239     3.003    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X10Y146        LUT6 (Prop_lut6_I0_O)        0.264     3.267 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.572     3.840    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X10Y146        LUT5 (Prop_lut5_I4_O)        0.105     3.945 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         2.385     6.330    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X11Y156        LUT4 (Prop_lut4_I0_O)        0.105     6.435 r  openmips0/id_ex0/hilo_temp_i_2/O
                         net (fo=2, routed)           0.628     7.063    openmips0/ex0/opdata1_mult[29]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.244    10.307 r  openmips0/ex0/hilo_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.309    openmips0/ex0/hilo_temp_n_117
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.271    11.580 r  openmips0/ex0/hilo_temp__0/P[3]
                         net (fo=1, routed)           1.001    12.581    openmips0/ex0/hilo_temp__0_n_113
    SLICE_X12Y155        LUT2 (Prop_lut2_I1_O)        0.105    12.686 r  openmips0/ex0/hilo_temp_o_reg[39]_i_12/O
                         net (fo=1, routed)           0.000    12.686    openmips0/ex0/hilo_temp_o_reg[39]_i_12_n_11
    SLICE_X12Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.130 r  openmips0/ex0/hilo_temp_o_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.130    openmips0/ex0/hilo_temp_o_reg[39]_i_4_n_11
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    13.329 f  openmips0/ex0/hilo_temp_o_reg[43]_i_3/O[2]
                         net (fo=3, routed)           1.595    14.925    openmips0/ex0/mem_hi_reg[31]_0[16]
    SLICE_X6Y158         LUT1 (Prop_lut1_I0_O)        0.244    15.169 r  openmips0/ex0/hilo_temp_o_reg[44]_i_11/O
                         net (fo=1, routed)           0.000    15.169    openmips0/ex0/hilo_temp_o_reg[44]_i_11_n_11
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.613 r  openmips0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.613    openmips0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X6Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.713 r  openmips0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.713    openmips0/ex0/hilo_temp_o_reg[48]_i_4_n_11
    SLICE_X6Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.813 r  openmips0/ex0/hilo_temp_o_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.813    openmips0/ex0/hilo_temp_o_reg[52]_i_4_n_11
    SLICE_X6Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.913 r  openmips0/ex0/hilo_temp_o_reg[53]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.913    openmips0/ex0/hilo_temp_o_reg[53]_i_5_n_11
    SLICE_X6Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.013 r  openmips0/ex0/hilo_temp_o_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.013    openmips0/ex0/hilo_temp_o_reg[59]_i_6_n_11
    SLICE_X6Y163         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    16.212 r  openmips0/ex0/hilo_temp_o_reg[63]_i_8/O[2]
                         net (fo=2, routed)           0.778    16.989    openmips0/id_ex0/hilo_temp__2_0[35]
    SLICE_X9Y164         LUT6 (Prop_lut6_I4_O)        0.244    17.233 r  openmips0/id_ex0/hilo_temp_o_reg[63]_i_2/O
                         net (fo=2, routed)           0.846    18.079    openmips0/id_ex0/hilo_temp_o_reg[63]_i_2_n_11
    SLICE_X3Y168         LUT5 (Prop_lut5_I1_O)        0.105    18.184 r  openmips0/id_ex0/mem_hi[31]_i_1/O
                         net (fo=1, routed)           0.000    18.184    openmips0/ex_mem0/ex_hi_o[31]
    SLICE_X3Y168         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.478    97.827    openmips0/ex_mem0/clk
    SLICE_X3Y168         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[31]/C
                         clock pessimism              0.345    98.171    
                         clock uncertainty           -0.147    98.024    
    SLICE_X3Y168         FDRE (Setup_fdre_C_D)        0.032    98.056    openmips0/ex_mem0/mem_hi_reg[31]
  -------------------------------------------------------------------
                         required time                         98.056    
                         arrival time                         -18.184    
  -------------------------------------------------------------------
                         slack                                 79.871    

Slack (MET) :             80.116ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        19.792ns  (logic 7.883ns (39.829%)  route 11.909ns (60.171%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 97.828 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.527    -1.853    openmips0/id_ex0/clk
    SLICE_X31Y161        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y161        FDRE (Prop_fdre_C_Q)         0.348    -1.505 f  openmips0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=231, routed)         4.007     2.502    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.262     2.764 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.239     3.003    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X10Y146        LUT6 (Prop_lut6_I0_O)        0.264     3.267 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.572     3.840    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X10Y146        LUT5 (Prop_lut5_I4_O)        0.105     3.945 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         2.385     6.330    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X11Y156        LUT4 (Prop_lut4_I0_O)        0.105     6.435 r  openmips0/id_ex0/hilo_temp_i_2/O
                         net (fo=2, routed)           0.628     7.063    openmips0/ex0/opdata1_mult[29]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.244    10.307 r  openmips0/ex0/hilo_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.309    openmips0/ex0/hilo_temp_n_117
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.271    11.580 r  openmips0/ex0/hilo_temp__0/P[3]
                         net (fo=1, routed)           1.001    12.581    openmips0/ex0/hilo_temp__0_n_113
    SLICE_X12Y155        LUT2 (Prop_lut2_I1_O)        0.105    12.686 r  openmips0/ex0/hilo_temp_o_reg[39]_i_12/O
                         net (fo=1, routed)           0.000    12.686    openmips0/ex0/hilo_temp_o_reg[39]_i_12_n_11
    SLICE_X12Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.130 r  openmips0/ex0/hilo_temp_o_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.130    openmips0/ex0/hilo_temp_o_reg[39]_i_4_n_11
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    13.329 f  openmips0/ex0/hilo_temp_o_reg[43]_i_3/O[2]
                         net (fo=3, routed)           1.595    14.925    openmips0/ex0/mem_hi_reg[31]_0[16]
    SLICE_X6Y158         LUT1 (Prop_lut1_I0_O)        0.244    15.169 r  openmips0/ex0/hilo_temp_o_reg[44]_i_11/O
                         net (fo=1, routed)           0.000    15.169    openmips0/ex0/hilo_temp_o_reg[44]_i_11_n_11
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.613 r  openmips0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.613    openmips0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X6Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.713 r  openmips0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.713    openmips0/ex0/hilo_temp_o_reg[48]_i_4_n_11
    SLICE_X6Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.813 r  openmips0/ex0/hilo_temp_o_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.813    openmips0/ex0/hilo_temp_o_reg[52]_i_4_n_11
    SLICE_X6Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.913 r  openmips0/ex0/hilo_temp_o_reg[53]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.913    openmips0/ex0/hilo_temp_o_reg[53]_i_5_n_11
    SLICE_X6Y162         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    16.112 r  openmips0/ex0/hilo_temp_o_reg[59]_i_6/O[2]
                         net (fo=2, routed)           0.836    16.948    openmips0/ex0/mulres0[59]
    SLICE_X9Y164         LUT4 (Prop_lut4_I2_O)        0.244    17.192 f  openmips0/ex0/hilo_temp_o_reg[59]_i_2/O
                         net (fo=2, routed)           0.643    17.834    openmips0/id_ex0/hilo_temp__2_23
    SLICE_X5Y166         LUT5 (Prop_lut5_I4_O)        0.105    17.939 r  openmips0/id_ex0/mem_hi[27]_i_1/O
                         net (fo=1, routed)           0.000    17.939    openmips0/ex_mem0/ex_hi_o[27]
    SLICE_X5Y166         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.479    97.828    openmips0/ex_mem0/clk
    SLICE_X5Y166         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[27]/C
                         clock pessimism              0.345    98.172    
                         clock uncertainty           -0.147    98.025    
    SLICE_X5Y166         FDRE (Setup_fdre_C_D)        0.030    98.055    openmips0/ex_mem0/mem_hi_reg[27]
  -------------------------------------------------------------------
                         required time                         98.055    
                         arrival time                         -17.939    
  -------------------------------------------------------------------
                         slack                                 80.116    

Slack (MET) :             80.147ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        19.760ns  (logic 7.956ns (40.263%)  route 11.804ns (59.737%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 97.827 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.527    -1.853    openmips0/id_ex0/clk
    SLICE_X31Y161        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y161        FDRE (Prop_fdre_C_Q)         0.348    -1.505 f  openmips0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=231, routed)         4.007     2.502    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.262     2.764 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.239     3.003    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X10Y146        LUT6 (Prop_lut6_I0_O)        0.264     3.267 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.572     3.840    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X10Y146        LUT5 (Prop_lut5_I4_O)        0.105     3.945 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         2.385     6.330    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X11Y156        LUT4 (Prop_lut4_I0_O)        0.105     6.435 r  openmips0/id_ex0/hilo_temp_i_2/O
                         net (fo=2, routed)           0.628     7.063    openmips0/ex0/opdata1_mult[29]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.244    10.307 r  openmips0/ex0/hilo_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.309    openmips0/ex0/hilo_temp_n_117
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.271    11.580 r  openmips0/ex0/hilo_temp__0/P[3]
                         net (fo=1, routed)           1.001    12.581    openmips0/ex0/hilo_temp__0_n_113
    SLICE_X12Y155        LUT2 (Prop_lut2_I1_O)        0.105    12.686 r  openmips0/ex0/hilo_temp_o_reg[39]_i_12/O
                         net (fo=1, routed)           0.000    12.686    openmips0/ex0/hilo_temp_o_reg[39]_i_12_n_11
    SLICE_X12Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.130 r  openmips0/ex0/hilo_temp_o_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.130    openmips0/ex0/hilo_temp_o_reg[39]_i_4_n_11
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    13.329 f  openmips0/ex0/hilo_temp_o_reg[43]_i_3/O[2]
                         net (fo=3, routed)           1.595    14.925    openmips0/ex0/mem_hi_reg[31]_0[16]
    SLICE_X6Y158         LUT1 (Prop_lut1_I0_O)        0.244    15.169 r  openmips0/ex0/hilo_temp_o_reg[44]_i_11/O
                         net (fo=1, routed)           0.000    15.169    openmips0/ex0/hilo_temp_o_reg[44]_i_11_n_11
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.613 r  openmips0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.613    openmips0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X6Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.713 r  openmips0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.713    openmips0/ex0/hilo_temp_o_reg[48]_i_4_n_11
    SLICE_X6Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.813 r  openmips0/ex0/hilo_temp_o_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.813    openmips0/ex0/hilo_temp_o_reg[52]_i_4_n_11
    SLICE_X6Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.913 r  openmips0/ex0/hilo_temp_o_reg[53]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.913    openmips0/ex0/hilo_temp_o_reg[53]_i_5_n_11
    SLICE_X6Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.013 r  openmips0/ex0/hilo_temp_o_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.013    openmips0/ex0/hilo_temp_o_reg[59]_i_6_n_11
    SLICE_X6Y163         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    16.191 r  openmips0/ex0/hilo_temp_o_reg[63]_i_8/O[0]
                         net (fo=2, routed)           0.650    16.841    openmips0/id_ex0/hilo_temp__2_0[33]
    SLICE_X9Y165         LUT6 (Prop_lut6_I4_O)        0.238    17.079 r  openmips0/id_ex0/mem_hi[29]_i_2/O
                         net (fo=2, routed)           0.723    17.802    openmips0/id_ex0/mem_hi[29]_i_2_n_11
    SLICE_X5Y167         LUT5 (Prop_lut5_I1_O)        0.105    17.907 r  openmips0/id_ex0/mem_hi[29]_i_1/O
                         net (fo=1, routed)           0.000    17.907    openmips0/ex_mem0/ex_hi_o[29]
    SLICE_X5Y167         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.478    97.827    openmips0/ex_mem0/clk
    SLICE_X5Y167         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[29]/C
                         clock pessimism              0.345    98.171    
                         clock uncertainty           -0.147    98.024    
    SLICE_X5Y167         FDRE (Setup_fdre_C_D)        0.030    98.054    openmips0/ex_mem0/mem_hi_reg[29]
  -------------------------------------------------------------------
                         required time                         98.054    
                         arrival time                         -17.907    
  -------------------------------------------------------------------
                         slack                                 80.147    

Slack (MET) :             80.154ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        19.753ns  (logic 7.952ns (40.257%)  route 11.801ns (59.743%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 97.827 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.527    -1.853    openmips0/id_ex0/clk
    SLICE_X31Y161        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y161        FDRE (Prop_fdre_C_Q)         0.348    -1.505 f  openmips0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=231, routed)         4.007     2.502    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.262     2.764 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.239     3.003    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X10Y146        LUT6 (Prop_lut6_I0_O)        0.264     3.267 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.572     3.840    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X10Y146        LUT5 (Prop_lut5_I4_O)        0.105     3.945 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         2.385     6.330    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X11Y156        LUT4 (Prop_lut4_I0_O)        0.105     6.435 r  openmips0/id_ex0/hilo_temp_i_2/O
                         net (fo=2, routed)           0.628     7.063    openmips0/ex0/opdata1_mult[29]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.244    10.307 r  openmips0/ex0/hilo_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.309    openmips0/ex0/hilo_temp_n_117
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.271    11.580 r  openmips0/ex0/hilo_temp__0/P[3]
                         net (fo=1, routed)           1.001    12.581    openmips0/ex0/hilo_temp__0_n_113
    SLICE_X12Y155        LUT2 (Prop_lut2_I1_O)        0.105    12.686 r  openmips0/ex0/hilo_temp_o_reg[39]_i_12/O
                         net (fo=1, routed)           0.000    12.686    openmips0/ex0/hilo_temp_o_reg[39]_i_12_n_11
    SLICE_X12Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.130 r  openmips0/ex0/hilo_temp_o_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.130    openmips0/ex0/hilo_temp_o_reg[39]_i_4_n_11
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    13.329 f  openmips0/ex0/hilo_temp_o_reg[43]_i_3/O[2]
                         net (fo=3, routed)           1.595    14.925    openmips0/ex0/mem_hi_reg[31]_0[16]
    SLICE_X6Y158         LUT1 (Prop_lut1_I0_O)        0.244    15.169 r  openmips0/ex0/hilo_temp_o_reg[44]_i_11/O
                         net (fo=1, routed)           0.000    15.169    openmips0/ex0/hilo_temp_o_reg[44]_i_11_n_11
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.613 r  openmips0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.613    openmips0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X6Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.713 r  openmips0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.713    openmips0/ex0/hilo_temp_o_reg[48]_i_4_n_11
    SLICE_X6Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.813 r  openmips0/ex0/hilo_temp_o_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.813    openmips0/ex0/hilo_temp_o_reg[52]_i_4_n_11
    SLICE_X6Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.913 r  openmips0/ex0/hilo_temp_o_reg[53]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.913    openmips0/ex0/hilo_temp_o_reg[53]_i_5_n_11
    SLICE_X6Y162         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    16.175 r  openmips0/ex0/hilo_temp_o_reg[59]_i_6/O[3]
                         net (fo=2, routed)           0.594    16.769    openmips0/ex0/mulres0[60]
    SLICE_X9Y163         LUT4 (Prop_lut4_I2_O)        0.250    17.019 f  openmips0/ex0/mem_hi[28]_i_2/O
                         net (fo=2, routed)           0.776    17.795    openmips0/id_ex0/hilo_temp__2_24
    SLICE_X7Y167         LUT5 (Prop_lut5_I0_O)        0.105    17.900 r  openmips0/id_ex0/mem_hi[28]_i_1/O
                         net (fo=1, routed)           0.000    17.900    openmips0/ex_mem0/ex_hi_o[28]
    SLICE_X7Y167         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.478    97.827    openmips0/ex_mem0/clk
    SLICE_X7Y167         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[28]/C
                         clock pessimism              0.345    98.171    
                         clock uncertainty           -0.147    98.024    
    SLICE_X7Y167         FDRE (Setup_fdre_C_D)        0.030    98.054    openmips0/ex_mem0/mem_hi_reg[28]
  -------------------------------------------------------------------
                         required time                         98.054    
                         arrival time                         -17.900    
  -------------------------------------------------------------------
                         slack                                 80.154    

Slack (MET) :             80.253ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        19.653ns  (logic 7.752ns (39.444%)  route 11.901ns (60.556%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.174ns = ( 97.826 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.527    -1.853    openmips0/id_ex0/clk
    SLICE_X31Y161        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y161        FDRE (Prop_fdre_C_Q)         0.348    -1.505 f  openmips0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=231, routed)         4.007     2.502    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.262     2.764 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.239     3.003    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X10Y146        LUT6 (Prop_lut6_I0_O)        0.264     3.267 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.572     3.840    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X10Y146        LUT5 (Prop_lut5_I4_O)        0.105     3.945 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         2.385     6.330    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X11Y156        LUT4 (Prop_lut4_I0_O)        0.105     6.435 r  openmips0/id_ex0/hilo_temp_i_2/O
                         net (fo=2, routed)           0.628     7.063    openmips0/ex0/opdata1_mult[29]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.244    10.307 r  openmips0/ex0/hilo_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.309    openmips0/ex0/hilo_temp_n_117
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.271    11.580 r  openmips0/ex0/hilo_temp__0/P[3]
                         net (fo=1, routed)           1.001    12.581    openmips0/ex0/hilo_temp__0_n_113
    SLICE_X12Y155        LUT2 (Prop_lut2_I1_O)        0.105    12.686 r  openmips0/ex0/hilo_temp_o_reg[39]_i_12/O
                         net (fo=1, routed)           0.000    12.686    openmips0/ex0/hilo_temp_o_reg[39]_i_12_n_11
    SLICE_X12Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.130 r  openmips0/ex0/hilo_temp_o_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.130    openmips0/ex0/hilo_temp_o_reg[39]_i_4_n_11
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    13.329 f  openmips0/ex0/hilo_temp_o_reg[43]_i_3/O[2]
                         net (fo=3, routed)           1.595    14.925    openmips0/ex0/mem_hi_reg[31]_0[16]
    SLICE_X6Y158         LUT1 (Prop_lut1_I0_O)        0.244    15.169 r  openmips0/ex0/hilo_temp_o_reg[44]_i_11/O
                         net (fo=1, routed)           0.000    15.169    openmips0/ex0/hilo_temp_o_reg[44]_i_11_n_11
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.613 r  openmips0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.613    openmips0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X6Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.713 r  openmips0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.713    openmips0/ex0/hilo_temp_o_reg[48]_i_4_n_11
    SLICE_X6Y160         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.975 r  openmips0/ex0/hilo_temp_o_reg[52]_i_4/O[3]
                         net (fo=2, routed)           0.644    16.619    openmips0/id_ex0/hilo_temp__2_0[31]
    SLICE_X9Y161         LUT6 (Prop_lut6_I4_O)        0.250    16.869 r  openmips0/id_ex0/hilo_temp_o_reg[52]_i_2/O
                         net (fo=2, routed)           0.826    17.695    openmips0/id_ex0/hilo_temp_o_reg[52]_i_2_n_11
    SLICE_X5Y168         LUT5 (Prop_lut5_I1_O)        0.105    17.800 r  openmips0/id_ex0/mem_hi[20]_i_1/O
                         net (fo=1, routed)           0.000    17.800    openmips0/ex_mem0/ex_hi_o[20]
    SLICE_X5Y168         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.477    97.826    openmips0/ex_mem0/clk
    SLICE_X5Y168         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[20]/C
                         clock pessimism              0.345    98.170    
                         clock uncertainty           -0.147    98.023    
    SLICE_X5Y168         FDRE (Setup_fdre_C_D)        0.030    98.053    openmips0/ex_mem0/mem_hi_reg[20]
  -------------------------------------------------------------------
                         required time                         98.053    
                         arrival time                         -17.800    
  -------------------------------------------------------------------
                         slack                                 80.253    

Slack (MET) :             80.338ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        19.545ns  (logic 7.842ns (40.123%)  route 11.703ns (59.877%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.239ns = ( 97.761 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.527    -1.853    openmips0/id_ex0/clk
    SLICE_X31Y161        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y161        FDRE (Prop_fdre_C_Q)         0.348    -1.505 f  openmips0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=231, routed)         4.007     2.502    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.262     2.764 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.239     3.003    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X10Y146        LUT6 (Prop_lut6_I0_O)        0.264     3.267 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.572     3.840    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X10Y146        LUT5 (Prop_lut5_I4_O)        0.105     3.945 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         2.385     6.330    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X11Y156        LUT4 (Prop_lut4_I0_O)        0.105     6.435 r  openmips0/id_ex0/hilo_temp_i_2/O
                         net (fo=2, routed)           0.628     7.063    openmips0/ex0/opdata1_mult[29]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.244    10.307 r  openmips0/ex0/hilo_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.309    openmips0/ex0/hilo_temp_n_117
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.271    11.580 r  openmips0/ex0/hilo_temp__0/P[3]
                         net (fo=1, routed)           1.001    12.581    openmips0/ex0/hilo_temp__0_n_113
    SLICE_X12Y155        LUT2 (Prop_lut2_I1_O)        0.105    12.686 r  openmips0/ex0/hilo_temp_o_reg[39]_i_12/O
                         net (fo=1, routed)           0.000    12.686    openmips0/ex0/hilo_temp_o_reg[39]_i_12_n_11
    SLICE_X12Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.130 r  openmips0/ex0/hilo_temp_o_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.130    openmips0/ex0/hilo_temp_o_reg[39]_i_4_n_11
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    13.329 f  openmips0/ex0/hilo_temp_o_reg[43]_i_3/O[2]
                         net (fo=3, routed)           1.595    14.925    openmips0/ex0/mem_hi_reg[31]_0[16]
    SLICE_X6Y158         LUT1 (Prop_lut1_I0_O)        0.244    15.169 r  openmips0/ex0/hilo_temp_o_reg[44]_i_11/O
                         net (fo=1, routed)           0.000    15.169    openmips0/ex0/hilo_temp_o_reg[44]_i_11_n_11
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.613 r  openmips0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.613    openmips0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X6Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.713 r  openmips0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.713    openmips0/ex0/hilo_temp_o_reg[48]_i_4_n_11
    SLICE_X6Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.813 r  openmips0/ex0/hilo_temp_o_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.813    openmips0/ex0/hilo_temp_o_reg[52]_i_4_n_11
    SLICE_X6Y161         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    16.070 r  openmips0/ex0/hilo_temp_o_reg[53]_i_5/O[1]
                         net (fo=2, routed)           0.875    16.944    openmips0/ex0/mulres0[54]
    SLICE_X9Y162         LUT4 (Prop_lut4_I2_O)        0.245    17.189 f  openmips0/ex0/mem_hi[22]_i_3/O
                         net (fo=2, routed)           0.398    17.587    openmips0/id_ex0/hilo_temp__2_18
    SLICE_X10Y165        LUT5 (Prop_lut5_I4_O)        0.105    17.692 r  openmips0/id_ex0/mem_hi[22]_i_1/O
                         net (fo=1, routed)           0.000    17.692    openmips0/ex_mem0/ex_hi_o[22]
    SLICE_X10Y165        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.412    97.761    openmips0/ex_mem0/clk
    SLICE_X10Y165        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[22]/C
                         clock pessimism              0.345    98.105    
                         clock uncertainty           -0.147    97.958    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.072    98.030    openmips0/ex_mem0/mem_hi_reg[22]
  -------------------------------------------------------------------
                         required time                         98.030    
                         arrival time                         -17.692    
  -------------------------------------------------------------------
                         slack                                 80.338    

Slack (MET) :             80.340ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        19.568ns  (logic 7.656ns (39.124%)  route 11.912ns (60.876%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( 97.829 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.527    -1.853    openmips0/id_ex0/clk
    SLICE_X31Y161        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y161        FDRE (Prop_fdre_C_Q)         0.348    -1.505 f  openmips0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=231, routed)         4.007     2.502    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.262     2.764 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.239     3.003    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X10Y146        LUT6 (Prop_lut6_I0_O)        0.264     3.267 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.572     3.840    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X10Y146        LUT5 (Prop_lut5_I4_O)        0.105     3.945 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         2.385     6.330    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X11Y156        LUT4 (Prop_lut4_I0_O)        0.105     6.435 r  openmips0/id_ex0/hilo_temp_i_2/O
                         net (fo=2, routed)           0.628     7.063    openmips0/ex0/opdata1_mult[29]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.244    10.307 r  openmips0/ex0/hilo_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.309    openmips0/ex0/hilo_temp_n_117
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.271    11.580 r  openmips0/ex0/hilo_temp__0/P[3]
                         net (fo=1, routed)           1.001    12.581    openmips0/ex0/hilo_temp__0_n_113
    SLICE_X12Y155        LUT2 (Prop_lut2_I1_O)        0.105    12.686 r  openmips0/ex0/hilo_temp_o_reg[39]_i_12/O
                         net (fo=1, routed)           0.000    12.686    openmips0/ex0/hilo_temp_o_reg[39]_i_12_n_11
    SLICE_X12Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.130 r  openmips0/ex0/hilo_temp_o_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.130    openmips0/ex0/hilo_temp_o_reg[39]_i_4_n_11
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    13.329 f  openmips0/ex0/hilo_temp_o_reg[43]_i_3/O[2]
                         net (fo=3, routed)           1.595    14.925    openmips0/ex0/mem_hi_reg[31]_0[16]
    SLICE_X6Y158         LUT1 (Prop_lut1_I0_O)        0.244    15.169 r  openmips0/ex0/hilo_temp_o_reg[44]_i_11/O
                         net (fo=1, routed)           0.000    15.169    openmips0/ex0/hilo_temp_o_reg[44]_i_11_n_11
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.613 r  openmips0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.613    openmips0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X6Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.713 r  openmips0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.713    openmips0/ex0/hilo_temp_o_reg[48]_i_4_n_11
    SLICE_X6Y160         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    15.891 r  openmips0/ex0/hilo_temp_o_reg[52]_i_4/O[0]
                         net (fo=2, routed)           0.906    16.796    openmips0/ex0/mulres0[49]
    SLICE_X11Y161        LUT4 (Prop_lut4_I2_O)        0.238    17.034 f  openmips0/ex0/hilo_temp_o_reg[49]_i_2/O
                         net (fo=2, routed)           0.576    17.611    openmips0/id_ex0/hilo_temp__2_16
    SLICE_X7Y164         LUT5 (Prop_lut5_I4_O)        0.105    17.716 r  openmips0/id_ex0/mem_hi[17]_i_1/O
                         net (fo=1, routed)           0.000    17.716    openmips0/ex_mem0/ex_hi_o[17]
    SLICE_X7Y164         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.480    97.829    openmips0/ex_mem0/clk
    SLICE_X7Y164         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[17]/C
                         clock pessimism              0.345    98.173    
                         clock uncertainty           -0.147    98.026    
    SLICE_X7Y164         FDRE (Setup_fdre_C_D)        0.030    98.056    openmips0/ex_mem0/mem_hi_reg[17]
  -------------------------------------------------------------------
                         required time                         98.056    
                         arrival time                         -17.716    
  -------------------------------------------------------------------
                         slack                                 80.340    

Slack (MET) :             80.431ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        19.477ns  (logic 8.042ns (41.290%)  route 11.435ns (58.710%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 97.828 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.527    -1.853    openmips0/id_ex0/clk
    SLICE_X31Y161        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y161        FDRE (Prop_fdre_C_Q)         0.348    -1.505 f  openmips0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=231, routed)         4.007     2.502    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.262     2.764 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.239     3.003    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X10Y146        LUT6 (Prop_lut6_I0_O)        0.264     3.267 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.572     3.840    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X10Y146        LUT5 (Prop_lut5_I4_O)        0.105     3.945 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         2.385     6.330    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X11Y156        LUT4 (Prop_lut4_I0_O)        0.105     6.435 r  openmips0/id_ex0/hilo_temp_i_2/O
                         net (fo=2, routed)           0.628     7.063    openmips0/ex0/opdata1_mult[29]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.244    10.307 r  openmips0/ex0/hilo_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.309    openmips0/ex0/hilo_temp_n_117
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.271    11.580 r  openmips0/ex0/hilo_temp__0/P[3]
                         net (fo=1, routed)           1.001    12.581    openmips0/ex0/hilo_temp__0_n_113
    SLICE_X12Y155        LUT2 (Prop_lut2_I1_O)        0.105    12.686 r  openmips0/ex0/hilo_temp_o_reg[39]_i_12/O
                         net (fo=1, routed)           0.000    12.686    openmips0/ex0/hilo_temp_o_reg[39]_i_12_n_11
    SLICE_X12Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.130 r  openmips0/ex0/hilo_temp_o_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.130    openmips0/ex0/hilo_temp_o_reg[39]_i_4_n_11
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    13.329 f  openmips0/ex0/hilo_temp_o_reg[43]_i_3/O[2]
                         net (fo=3, routed)           1.595    14.925    openmips0/ex0/mem_hi_reg[31]_0[16]
    SLICE_X6Y158         LUT1 (Prop_lut1_I0_O)        0.244    15.169 r  openmips0/ex0/hilo_temp_o_reg[44]_i_11/O
                         net (fo=1, routed)           0.000    15.169    openmips0/ex0/hilo_temp_o_reg[44]_i_11_n_11
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.613 r  openmips0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.613    openmips0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X6Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.713 r  openmips0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.713    openmips0/ex0/hilo_temp_o_reg[48]_i_4_n_11
    SLICE_X6Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.813 r  openmips0/ex0/hilo_temp_o_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.813    openmips0/ex0/hilo_temp_o_reg[52]_i_4_n_11
    SLICE_X6Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.913 r  openmips0/ex0/hilo_temp_o_reg[53]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.913    openmips0/ex0/hilo_temp_o_reg[53]_i_5_n_11
    SLICE_X6Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.013 r  openmips0/ex0/hilo_temp_o_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.013    openmips0/ex0/hilo_temp_o_reg[59]_i_6_n_11
    SLICE_X6Y163         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    16.270 r  openmips0/ex0/hilo_temp_o_reg[63]_i_8/O[1]
                         net (fo=2, routed)           0.568    16.838    openmips0/id_ex0/hilo_temp__2_0[34]
    SLICE_X8Y165         LUT6 (Prop_lut6_I4_O)        0.245    17.083 r  openmips0/id_ex0/hilo_temp_o_reg[62]_i_2/O
                         net (fo=2, routed)           0.436    17.519    openmips0/id_ex0/hilo_temp_o_reg[62]_i_2_n_11
    SLICE_X7Y165         LUT5 (Prop_lut5_I1_O)        0.105    17.624 r  openmips0/id_ex0/mem_hi[30]_i_1/O
                         net (fo=1, routed)           0.000    17.624    openmips0/ex_mem0/ex_hi_o[30]
    SLICE_X7Y165         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.479    97.828    openmips0/ex_mem0/clk
    SLICE_X7Y165         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[30]/C
                         clock pessimism              0.345    98.172    
                         clock uncertainty           -0.147    98.025    
    SLICE_X7Y165         FDRE (Setup_fdre_C_D)        0.030    98.055    openmips0/ex_mem0/mem_hi_reg[30]
  -------------------------------------------------------------------
                         required time                         98.055    
                         arrival time                         -17.624    
  -------------------------------------------------------------------
                         slack                                 80.431    

Slack (MET) :             80.485ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 7.852ns (40.479%)  route 11.546ns (59.521%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.239ns = ( 97.761 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.527    -1.853    openmips0/id_ex0/clk
    SLICE_X31Y161        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y161        FDRE (Prop_fdre_C_Q)         0.348    -1.505 f  openmips0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=231, routed)         4.007     2.502    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.262     2.764 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.239     3.003    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X10Y146        LUT6 (Prop_lut6_I0_O)        0.264     3.267 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.572     3.840    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X10Y146        LUT5 (Prop_lut5_I4_O)        0.105     3.945 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         2.385     6.330    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X11Y156        LUT4 (Prop_lut4_I0_O)        0.105     6.435 r  openmips0/id_ex0/hilo_temp_i_2/O
                         net (fo=2, routed)           0.628     7.063    openmips0/ex0/opdata1_mult[29]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.244    10.307 r  openmips0/ex0/hilo_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.309    openmips0/ex0/hilo_temp_n_117
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.271    11.580 r  openmips0/ex0/hilo_temp__0/P[3]
                         net (fo=1, routed)           1.001    12.581    openmips0/ex0/hilo_temp__0_n_113
    SLICE_X12Y155        LUT2 (Prop_lut2_I1_O)        0.105    12.686 r  openmips0/ex0/hilo_temp_o_reg[39]_i_12/O
                         net (fo=1, routed)           0.000    12.686    openmips0/ex0/hilo_temp_o_reg[39]_i_12_n_11
    SLICE_X12Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.130 r  openmips0/ex0/hilo_temp_o_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.130    openmips0/ex0/hilo_temp_o_reg[39]_i_4_n_11
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    13.329 f  openmips0/ex0/hilo_temp_o_reg[43]_i_3/O[2]
                         net (fo=3, routed)           1.595    14.925    openmips0/ex0/mem_hi_reg[31]_0[16]
    SLICE_X6Y158         LUT1 (Prop_lut1_I0_O)        0.244    15.169 r  openmips0/ex0/hilo_temp_o_reg[44]_i_11/O
                         net (fo=1, routed)           0.000    15.169    openmips0/ex0/hilo_temp_o_reg[44]_i_11_n_11
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.613 r  openmips0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.613    openmips0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X6Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.713 r  openmips0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.713    openmips0/ex0/hilo_temp_o_reg[48]_i_4_n_11
    SLICE_X6Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.813 r  openmips0/ex0/hilo_temp_o_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.813    openmips0/ex0/hilo_temp_o_reg[52]_i_4_n_11
    SLICE_X6Y161         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    16.075 r  openmips0/ex0/hilo_temp_o_reg[53]_i_5/O[3]
                         net (fo=2, routed)           0.553    16.627    openmips0/ex0/mulres0[56]
    SLICE_X11Y162        LUT4 (Prop_lut4_I2_O)        0.250    16.877 f  openmips0/ex0/mem_hi[24]_i_3/O
                         net (fo=2, routed)           0.563    17.440    openmips0/id_ex0/hilo_temp__2_20
    SLICE_X10Y166        LUT5 (Prop_lut5_I4_O)        0.105    17.545 r  openmips0/id_ex0/mem_hi[24]_i_1/O
                         net (fo=1, routed)           0.000    17.545    openmips0/ex_mem0/ex_hi_o[24]
    SLICE_X10Y166        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.412    97.761    openmips0/ex_mem0/clk
    SLICE_X10Y166        FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[24]/C
                         clock pessimism              0.345    98.105    
                         clock uncertainty           -0.147    97.958    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.072    98.030    openmips0/ex_mem0/mem_hi_reg[24]
  -------------------------------------------------------------------
                         required time                         98.030    
                         arrival time                         -17.545    
  -------------------------------------------------------------------
                         slack                                 80.485    

Slack (MET) :             80.491ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        19.421ns  (logic 7.652ns (39.401%)  route 11.769ns (60.599%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.168ns = ( 97.832 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.527    -1.853    openmips0/id_ex0/clk
    SLICE_X31Y161        FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y161        FDRE (Prop_fdre_C_Q)         0.348    -1.505 f  openmips0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=231, routed)         4.007     2.502    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.262     2.764 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.239     3.003    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X10Y146        LUT6 (Prop_lut6_I0_O)        0.264     3.267 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.572     3.840    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X10Y146        LUT5 (Prop_lut5_I4_O)        0.105     3.945 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         2.385     6.330    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X11Y156        LUT4 (Prop_lut4_I0_O)        0.105     6.435 r  openmips0/id_ex0/hilo_temp_i_2/O
                         net (fo=2, routed)           0.628     7.063    openmips0/ex0/opdata1_mult[29]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.244    10.307 r  openmips0/ex0/hilo_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.309    openmips0/ex0/hilo_temp_n_117
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.271    11.580 r  openmips0/ex0/hilo_temp__0/P[3]
                         net (fo=1, routed)           1.001    12.581    openmips0/ex0/hilo_temp__0_n_113
    SLICE_X12Y155        LUT2 (Prop_lut2_I1_O)        0.105    12.686 r  openmips0/ex0/hilo_temp_o_reg[39]_i_12/O
                         net (fo=1, routed)           0.000    12.686    openmips0/ex0/hilo_temp_o_reg[39]_i_12_n_11
    SLICE_X12Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.130 r  openmips0/ex0/hilo_temp_o_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.130    openmips0/ex0/hilo_temp_o_reg[39]_i_4_n_11
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    13.329 f  openmips0/ex0/hilo_temp_o_reg[43]_i_3/O[2]
                         net (fo=3, routed)           1.595    14.925    openmips0/ex0/mem_hi_reg[31]_0[16]
    SLICE_X6Y158         LUT1 (Prop_lut1_I0_O)        0.244    15.169 r  openmips0/ex0/hilo_temp_o_reg[44]_i_11/O
                         net (fo=1, routed)           0.000    15.169    openmips0/ex0/hilo_temp_o_reg[44]_i_11_n_11
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.613 r  openmips0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.613    openmips0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X6Y159         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.875 r  openmips0/ex0/hilo_temp_o_reg[48]_i_4/O[3]
                         net (fo=2, routed)           0.458    16.333    openmips0/ex0/mulres0[48]
    SLICE_X11Y160        LUT4 (Prop_lut4_I2_O)        0.250    16.583 f  openmips0/ex0/hilo_temp_o_reg[48]_i_2/O
                         net (fo=2, routed)           0.880    17.463    openmips0/id_ex0/hilo_temp__2_15
    SLICE_X0Y162         LUT5 (Prop_lut5_I4_O)        0.105    17.568 r  openmips0/id_ex0/mem_hi[16]_i_1/O
                         net (fo=1, routed)           0.000    17.568    openmips0/ex_mem0/ex_hi_o[16]
    SLICE_X0Y162         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.483    97.832    openmips0/ex_mem0/clk
    SLICE_X0Y162         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[16]/C
                         clock pessimism              0.345    98.176    
                         clock uncertainty           -0.147    98.029    
    SLICE_X0Y162         FDRE (Setup_fdre_C_D)        0.030    98.059    openmips0/ex_mem0/mem_hi_reg[16]
  -------------------------------------------------------------------
                         required time                         98.059    
                         arrival time                         -17.568    
  -------------------------------------------------------------------
                         slack                                 80.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.990%)  route 0.227ns (58.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.208ns
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.630    -0.782    u_ila_2/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X54Y177        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y177        FDRE (Prop_fdre_C_Q)         0.164    -0.618 r  u_ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_reg/Q
                         net (fo=1, routed)           0.227    -0.391    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/D[4]
    SLICE_X46Y175        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.901    -1.208    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X46Y175        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C
                         clock pessimism              0.688    -0.520    
    SLICE_X46Y175        FDRE (Hold_fdre_C_D)         0.059    -0.461    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.226ns (51.629%)  route 0.212ns (48.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.641    -0.771    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X49Y157        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y157        FDRE (Prop_fdre_C_Q)         0.128    -0.643 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/Q
                         net (fo=1, routed)           0.212    -0.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/sl_oport1_i[9]
    SLICE_X52Y156        LUT5 (Prop_lut5_I4_O)        0.098    -0.333 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/rd_din_mux[9]
    SLICE_X52Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.914    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X52Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                         clock pessimism              0.688    -0.507    
    SLICE_X52Y156        FDRE (Hold_fdre_C_D)         0.092    -0.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.415%)  route 0.262ns (55.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.641    -0.771    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X56Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y153        FDRE (Prop_fdre_C_Q)         0.164    -0.607 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[10]/Q
                         net (fo=1, routed)           0.262    -0.345    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[10]
    SLICE_X50Y153        LUT3 (Prop_lut3_I0_O)        0.045    -0.300 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[10]
    SLICE_X50Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.915    -1.194    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/C
                         clock pessimism              0.688    -0.506    
    SLICE_X50Y153        FDRE (Hold_fdre_C_D)         0.121    -0.385    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.220%)  route 0.255ns (57.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.556    -0.856    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X49Y134        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.715 f  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[3]/Q
                         net (fo=22, routed)          0.255    -0.461    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[3]
    SLICE_X52Y134        LUT6 (Prop_lut6_I4_O)        0.045    -0.416 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[5]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.416    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[5]_i_1__4_n_0
    SLICE_X52Y134        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.822    -1.287    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X52Y134        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[5]/C
                         clock pessimism              0.692    -0.595    
    SLICE_X52Y134        FDRE (Hold_fdre_C_D)         0.092    -0.503    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.213ns (44.131%)  route 0.270ns (55.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.642    -0.770    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X58Y154        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.606 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[3]/Q
                         net (fo=1, routed)           0.270    -0.336    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[3]
    SLICE_X50Y154        LUT3 (Prop_lut3_I0_O)        0.049    -0.287 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[3]
    SLICE_X50Y154        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.915    -1.194    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y154        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[3]/C
                         clock pessimism              0.688    -0.506    
    SLICE_X50Y154        FDRE (Hold_fdre_C_D)         0.131    -0.375    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.451%)  route 0.263ns (58.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.632    -0.780    u_ila_2/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X52Y169        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y169        FDRE (Prop_fdre_C_Q)         0.141    -0.639 r  u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[4]/Q
                         net (fo=1, routed)           0.263    -0.376    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[4]
    SLICE_X51Y163        LUT3 (Prop_lut3_I1_O)        0.045    -0.331 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[4]
    SLICE_X51Y163        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.910    -1.199    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y163        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]/C
                         clock pessimism              0.688    -0.511    
    SLICE_X51Y163        FDRE (Hold_fdre_C_D)         0.091    -0.420    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 openmips0/cp0_reg0/count_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/cp0_reg0/count_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.411ns (70.490%)  route 0.172ns (29.510%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.188ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.563    -0.849    openmips0/cp0_reg0/clk
    SLICE_X38Y148        FDRE                                         r  openmips0/cp0_reg0/count_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.685 r  openmips0/cp0_reg0/count_o_reg[23]/Q
                         net (fo=4, routed)           0.171    -0.514    openmips0/mem_wb0/count_o_reg[23]_0
    SLICE_X38Y148        LUT6 (Prop_lut6_I0_O)        0.045    -0.469 r  openmips0/mem_wb0/count_o[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.469    openmips0/mem_wb0/count_o[20]_i_2_n_11
    SLICE_X38Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.360 r  openmips0/mem_wb0/count_o_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.360    openmips0/mem_wb0/count_o_reg[20]_i_1_n_11
    SLICE_X38Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.320 r  openmips0/mem_wb0/count_o_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.319    openmips0/mem_wb0/count_o_reg[24]_i_1_n_11
    SLICE_X38Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.266 r  openmips0/mem_wb0/count_o_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.266    openmips0/cp0_reg0/count_o_reg[31]_4[0]
    SLICE_X38Y150        FDRE                                         r  openmips0/cp0_reg0/count_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.921    -1.188    openmips0/cp0_reg0/clk
    SLICE_X38Y150        FDRE                                         r  openmips0/cp0_reg0/count_o_reg[28]/C
                         clock pessimism              0.692    -0.496    
    SLICE_X38Y150        FDRE (Hold_fdre_C_D)         0.134    -0.362    openmips0/cp0_reg0/count_o_reg[28]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/shifted_data_in_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.219%)  route 0.163ns (49.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.149ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.649    -0.763    u_ila_2/inst/ila_core_inst/clk
    SLICE_X10Y161        FDRE                                         r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y161        FDRE (Prop_fdre_C_Q)         0.164    -0.599 r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[8][2]/Q
                         net (fo=1, routed)           0.163    -0.436    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[2]
    RAMB36_X0Y32         RAMB36E1                                     r  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.960    -1.149    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y32         RAMB36E1                                     r  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.459    -0.690    
    RAMB36_X0Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.535    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/shifted_data_in_reg[8][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.046%)  route 0.164ns (49.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.149ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.648    -0.764    u_ila_2/inst/ila_core_inst/clk
    SLICE_X10Y162        FDRE                                         r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDRE (Prop_fdre_C_Q)         0.164    -0.600 r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[8][9]/Q
                         net (fo=1, routed)           0.164    -0.436    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[8]
    RAMB36_X0Y32         RAMB36E1                                     r  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.960    -1.149    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y32         RAMB36E1                                     r  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.459    -0.690    
    RAMB36_X0Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155    -0.535    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/shifted_data_in_reg[8][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.110%)  route 0.163ns (49.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.149ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.649    -0.763    u_ila_2/inst/ila_core_inst/clk
    SLICE_X10Y160        FDRE                                         r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[8][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y160        FDRE (Prop_fdre_C_Q)         0.164    -0.599 r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[8][19]/Q
                         net (fo=1, routed)           0.163    -0.436    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[18]
    RAMB36_X0Y32         RAMB36E1                                     r  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.960    -1.149    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y32         RAMB36E1                                     r  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.459    -0.690    
    RAMB36_X0Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.155    -0.535    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_example
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         100.000     97.528     RAMB36_X0Y26     u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         100.000     97.528     RAMB36_X0Y24     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB36_X0Y32     u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         100.000     97.528     RAMB36_X0Y32     u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y16   clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y146    openmips0/mem_wb0/wb_lo_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y144    openmips0/mem_wb0/wb_lo_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y150     openmips0/mem_wb0/wb_lo_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y147    openmips0/mem_wb0/wb_lo_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X50Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X50Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X50Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X50Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X50Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X50Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         50.000      48.870     SLICE_X50Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         50.000      48.870     SLICE_X50Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X54Y157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X54Y157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X54Y157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X54Y157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X54Y157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X54Y157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X54Y157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X54Y157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         50.000      48.870     SLICE_X54Y157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         50.000      48.870     SLICE_X54Y157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X54Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X54Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_example
  To Clock:  clk_out2_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       21.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.954ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.589ns (20.221%)  route 2.324ns (79.779%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.401ns = ( 22.599 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.027ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.353    -2.027    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X32Y129        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.379    -1.648 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=34, routed)          1.372    -0.276    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X31Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.171 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          0.952     0.781    mmu_memory_version1/directUart/ext_uart_busy
    SLICE_X15Y127        LUT6 (Prop_lut6_I0_O)        0.105     0.886 r  mmu_memory_version1/directUart/ext_uart_tx[2]_i_1/O
                         net (fo=1, routed)           0.000     0.886    mmu_memory_version1/directUart/ext_uart_tx[2]_i_1_n_11
    SLICE_X15Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.250    22.599    mmu_memory_version1/directUart/clk_50M
    SLICE_X15Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.337    22.935    
                         clock uncertainty           -0.130    22.806    
    SLICE_X15Y127        FDRE (Setup_fdre_C_D)        0.034    22.840    mmu_memory_version1/directUart/ext_uart_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         22.840    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                 21.954    

Slack (MET) :             21.956ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.589ns (20.221%)  route 2.324ns (79.779%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.401ns = ( 22.599 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.027ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.353    -2.027    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X32Y129        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.379    -1.648 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=34, routed)          1.372    -0.276    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X31Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.171 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          0.952     0.781    mmu_memory_version1/directUart/ext_uart_busy
    SLICE_X15Y127        LUT6 (Prop_lut6_I0_O)        0.105     0.886 r  mmu_memory_version1/directUart/ext_uart_tx[4]_i_1/O
                         net (fo=1, routed)           0.000     0.886    mmu_memory_version1/directUart/ext_uart_tx[4]_i_1_n_11
    SLICE_X15Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.250    22.599    mmu_memory_version1/directUart/clk_50M
    SLICE_X15Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.337    22.935    
                         clock uncertainty           -0.130    22.806    
    SLICE_X15Y127        FDRE (Setup_fdre_C_D)        0.036    22.842    mmu_memory_version1/directUart/ext_uart_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         22.842    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                 21.956    

Slack (MET) :             21.969ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.589ns (20.022%)  route 2.353ns (79.978%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.401ns = ( 22.599 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.027ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.353    -2.027    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X32Y129        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.379    -1.648 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=34, routed)          1.372    -0.276    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X31Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.171 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          0.981     0.810    mmu_memory_version1/directUart/ext_uart_busy
    SLICE_X14Y127        LUT6 (Prop_lut6_I0_O)        0.105     0.915 r  mmu_memory_version1/directUart/ext_uart_tx[0]_i_1/O
                         net (fo=1, routed)           0.000     0.915    mmu_memory_version1/directUart/ext_uart_tx[0]_i_1_n_11
    SLICE_X14Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.250    22.599    mmu_memory_version1/directUart/clk_50M
    SLICE_X14Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.337    22.935    
                         clock uncertainty           -0.130    22.806    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)        0.078    22.884    mmu_memory_version1/directUart/ext_uart_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         22.884    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 21.969    

Slack (MET) :             21.984ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.589ns (20.124%)  route 2.338ns (79.876%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.401ns = ( 22.599 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.027ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.353    -2.027    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X32Y129        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.379    -1.648 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=34, routed)          1.372    -0.276    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X31Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.171 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          0.966     0.795    mmu_memory_version1/directUart/ext_uart_busy
    SLICE_X14Y127        LUT6 (Prop_lut6_I0_O)        0.105     0.900 r  mmu_memory_version1/directUart/ext_uart_tx[7]_i_1/O
                         net (fo=1, routed)           0.000     0.900    mmu_memory_version1/directUart/ext_uart_tx[7]_i_1_n_11
    SLICE_X14Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.250    22.599    mmu_memory_version1/directUart/clk_50M
    SLICE_X14Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.337    22.935    
                         clock uncertainty           -0.130    22.806    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)        0.078    22.884    mmu_memory_version1/directUart/ext_uart_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         22.884    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 21.984    

Slack (MET) :             22.184ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.589ns (21.930%)  route 2.097ns (78.070%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.401ns = ( 22.599 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.027ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.353    -2.027    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X32Y129        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.379    -1.648 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=34, routed)          1.372    -0.276    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X31Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.171 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          0.725     0.554    mmu_memory_version1/directUart/ext_uart_busy
    SLICE_X15Y127        LUT6 (Prop_lut6_I0_O)        0.105     0.659 r  mmu_memory_version1/directUart/ext_uart_tx[6]_i_1/O
                         net (fo=1, routed)           0.000     0.659    mmu_memory_version1/directUart/ext_uart_tx[6]_i_1_n_11
    SLICE_X15Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.250    22.599    mmu_memory_version1/directUart/clk_50M
    SLICE_X15Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.337    22.935    
                         clock uncertainty           -0.130    22.806    
    SLICE_X15Y127        FDRE (Setup_fdre_C_D)        0.037    22.843    mmu_memory_version1/directUart/ext_uart_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         22.843    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                 22.184    

Slack (MET) :             22.184ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_start_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.589ns (22.015%)  route 2.087ns (77.985%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.408ns = ( 22.592 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.027ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.353    -2.027    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X32Y129        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.379    -1.648 r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=34, routed)          1.372    -0.276    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X31Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.171 f  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          0.715     0.544    mmu_memory_version1/directUart/ext_uart_busy
    SLICE_X28Y126        LUT5 (Prop_lut5_I4_O)        0.105     0.649 r  mmu_memory_version1/directUart/ext_uart_start_i_1/O
                         net (fo=1, routed)           0.000     0.649    mmu_memory_version1/directUart/ext_uart_start_i_1_n_11
    SLICE_X28Y126        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.243    22.592    mmu_memory_version1/directUart/clk_50M
    SLICE_X28Y126        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_start_reg/C  (IS_INVERTED)
                         clock pessimism              0.337    22.928    
                         clock uncertainty           -0.130    22.799    
    SLICE_X28Y126        FDRE (Setup_fdre_C_D)        0.034    22.833    mmu_memory_version1/directUart/ext_uart_start_reg
  -------------------------------------------------------------------
                         required time                         22.833    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                 22.184    

Slack (MET) :             22.187ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.589ns (21.963%)  route 2.093ns (78.037%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.401ns = ( 22.599 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.027ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.353    -2.027    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X32Y129        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.379    -1.648 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=34, routed)          1.372    -0.276    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X31Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.171 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          0.721     0.550    mmu_memory_version1/directUart/ext_uart_busy
    SLICE_X15Y127        LUT6 (Prop_lut6_I0_O)        0.105     0.655 r  mmu_memory_version1/directUart/ext_uart_tx[5]_i_1/O
                         net (fo=1, routed)           0.000     0.655    mmu_memory_version1/directUart/ext_uart_tx[5]_i_1_n_11
    SLICE_X15Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.250    22.599    mmu_memory_version1/directUart/clk_50M
    SLICE_X15Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.337    22.935    
                         clock uncertainty           -0.130    22.806    
    SLICE_X15Y127        FDRE (Setup_fdre_C_D)        0.036    22.842    mmu_memory_version1/directUart/ext_uart_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         22.842    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                 22.187    

Slack (MET) :             22.313ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.589ns (22.655%)  route 2.011ns (77.345%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.401ns = ( 22.599 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.027ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.353    -2.027    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X32Y129        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.379    -1.648 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=34, routed)          1.372    -0.276    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X31Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.171 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          0.639     0.468    mmu_memory_version1/directUart/ext_uart_busy
    SLICE_X14Y127        LUT6 (Prop_lut6_I0_O)        0.105     0.573 r  mmu_memory_version1/directUart/ext_uart_tx[3]_i_1/O
                         net (fo=1, routed)           0.000     0.573    mmu_memory_version1/directUart/ext_uart_tx[3]_i_1_n_11
    SLICE_X14Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.250    22.599    mmu_memory_version1/directUart/clk_50M
    SLICE_X14Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.337    22.935    
                         clock uncertainty           -0.130    22.806    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)        0.080    22.886    mmu_memory_version1/directUart/ext_uart_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         22.886    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                 22.313    

Slack (MET) :             22.316ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.589ns (22.716%)  route 2.004ns (77.284%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.401ns = ( 22.599 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.027ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.353    -2.027    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X32Y129        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.379    -1.648 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=34, routed)          1.372    -0.276    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X31Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.171 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          0.632     0.461    mmu_memory_version1/directUart/ext_uart_busy
    SLICE_X14Y127        LUT6 (Prop_lut6_I0_O)        0.105     0.566 r  mmu_memory_version1/directUart/ext_uart_tx[1]_i_1/O
                         net (fo=1, routed)           0.000     0.566    mmu_memory_version1/directUart/ext_uart_tx[1]_i_1_n_11
    SLICE_X14Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.250    22.599    mmu_memory_version1/directUart/clk_50M
    SLICE_X14Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.337    22.935    
                         clock uncertainty           -0.130    22.806    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)        0.076    22.882    mmu_memory_version1/directUart/ext_uart_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         22.882    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 22.316    

Slack (MET) :             22.340ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmu_memory_version1/directUart/write_finished_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.589ns (23.359%)  route 1.932ns (76.641%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.408ns = ( 22.592 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.027ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.353    -2.027    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X32Y129        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.379    -1.648 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=34, routed)          1.372    -0.276    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X31Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.171 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          0.561     0.390    mmu_memory_version1/directUart/ext_uart_busy
    SLICE_X28Y126        LUT4 (Prop_lut4_I2_O)        0.105     0.495 r  mmu_memory_version1/directUart/write_finished_i_1/O
                         net (fo=1, routed)           0.000     0.495    mmu_memory_version1/directUart/write_finished_i_1_n_11
    SLICE_X28Y126        FDRE                                         r  mmu_memory_version1/directUart/write_finished_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.243    22.592    mmu_memory_version1/directUart/clk_50M
    SLICE_X28Y126        FDRE                                         r  mmu_memory_version1/directUart/write_finished_reg/C  (IS_INVERTED)
                         clock pessimism              0.337    22.928    
                         clock uncertainty           -0.130    22.799    
    SLICE_X28Y126        FDRE (Setup_fdre_C_D)        0.036    22.835    mmu_memory_version1/directUart/write_finished_reg
  -------------------------------------------------------------------
                         required time                         22.835    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                 22.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.148ns (35.609%)  route 0.268ns (64.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.556    -0.856    u_ila_0/inst/ila_core_inst/clk
    SLICE_X14Y124        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.148    -0.708 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][5]/Q
                         net (fo=1, routed)           0.268    -0.441    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[5]
    RAMB36_X0Y24         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.863    -1.246    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y24         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.463    -0.783    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.242    -0.541    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.148ns (34.135%)  route 0.286ns (65.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.557    -0.855    u_ila_0/inst/ila_core_inst/clk
    SLICE_X14Y126        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y126        FDRE (Prop_fdre_C_Q)         0.148    -0.707 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][15]/Q
                         net (fo=1, routed)           0.286    -0.422    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[15]
    RAMB36_X0Y24         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.863    -1.246    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y24         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.463    -0.783    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.243    -0.540    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.559    -0.853    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X35Y116        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.657    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[6]
    SLICE_X35Y116        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.828    -1.281    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X35Y116        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[6]/C
                         clock pessimism              0.428    -0.853    
    SLICE_X35Y116        FDRE (Hold_fdre_C_D)         0.076    -0.777    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.549    -0.863    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X39Y125        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.722 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/Q
                         net (fo=3, routed)           0.055    -0.667    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[4]
    SLICE_X39Y125        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.818    -1.291    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X39Y125        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]/C
                         clock pessimism              0.428    -0.863    
    SLICE_X39Y125        FDRE (Hold_fdre_C_D)         0.076    -0.787    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.787    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.552    -0.860    u_ila_0/inst/ila_core_inst/clk
    SLICE_X39Y127        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.719 r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[12]/Q
                         net (fo=1, routed)           0.055    -0.664    u_ila_0/inst/ila_core_inst/debug_data_in_sync1[12]
    SLICE_X39Y127        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.821    -1.288    u_ila_0/inst/ila_core_inst/clk
    SLICE_X39Y127        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[12]/C
                         clock pessimism              0.428    -0.860    
    SLICE_X39Y127        FDRE (Hold_fdre_C_D)         0.075    -0.785    u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.552    -0.860    u_ila_0/inst/ila_core_inst/clk
    SLICE_X39Y128        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.719 r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[10]/Q
                         net (fo=1, routed)           0.055    -0.664    u_ila_0/inst/ila_core_inst/debug_data_in_sync1[10]
    SLICE_X39Y128        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.822    -1.287    u_ila_0/inst/ila_core_inst/clk
    SLICE_X39Y128        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[10]/C
                         clock pessimism              0.427    -0.860    
    SLICE_X39Y128        FDRE (Hold_fdre_C_D)         0.075    -0.785    u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.552    -0.860    u_ila_0/inst/ila_core_inst/clk
    SLICE_X37Y126        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.719 r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[11]/Q
                         net (fo=1, routed)           0.055    -0.664    u_ila_0/inst/ila_core_inst/debug_data_in_sync1[11]
    SLICE_X37Y126        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.820    -1.289    u_ila_0/inst/ila_core_inst/clk
    SLICE_X37Y126        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[11]/C
                         clock pessimism              0.429    -0.860    
    SLICE_X37Y126        FDRE (Hold_fdre_C_D)         0.075    -0.785    u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.551    -0.861    u_ila_0/inst/ila_core_inst/clk
    SLICE_X37Y125        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.720 r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.665    u_ila_0/inst/ila_core_inst/debug_data_in_sync1[1]
    SLICE_X37Y125        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.819    -1.290    u_ila_0/inst/ila_core_inst/clk
    SLICE_X37Y125        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[1]/C
                         clock pessimism              0.429    -0.861    
    SLICE_X37Y125        FDRE (Hold_fdre_C_D)         0.075    -0.786    u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.786    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.549    -0.863    u_ila_0/inst/ila_core_inst/clk
    SLICE_X39Y125        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.722 r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.667    u_ila_0/inst/ila_core_inst/debug_data_in_sync1[2]
    SLICE_X39Y125        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.818    -1.291    u_ila_0/inst/ila_core_inst/clk
    SLICE_X39Y125        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[2]/C
                         clock pessimism              0.428    -0.863    
    SLICE_X39Y125        FDRE (Hold_fdre_C_D)         0.075    -0.788    u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.555    -0.857    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X35Y120        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.661    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[1]
    SLICE_X35Y120        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.824    -1.285    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X35Y120        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[1]/C
                         clock pessimism              0.428    -0.857    
    SLICE_X35Y120        FDRE (Hold_fdre_C_D)         0.075    -0.782    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll_example
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X0Y24     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X38Y124    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X37Y125    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y125    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X37Y125    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y125    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X36Y125    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y126    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y126    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y126    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y126    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y126    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y126    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y126    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y126    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y126    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y124    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y126    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y124    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y126    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y126    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y126    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y126    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y126    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y126    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y125    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y125    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         25.000      24.146     SLICE_X14Y124    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_example
  To Clock:  clkfbout_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_example
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.297ns (25.639%)  route 3.762ns (74.361%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.398     3.544 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.284     5.828    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y110        LUT4 (Prop_lut4_I1_O)        0.232     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.585     6.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X33Y110        LUT6 (Prop_lut6_I1_O)        0.105     6.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.893     8.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X32Y113        LUT5 (Prop_lut5_I2_O)        0.105     8.205 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X32Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.332    36.119    
                         clock uncertainty           -0.035    36.084    
    SLICE_X32Y113        FDRE (Setup_fdre_C_D)        0.030    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.114    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                 27.909    

Slack (MET) :             27.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.297ns (25.678%)  route 3.754ns (74.322%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.398     3.544 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.284     5.828    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y110        LUT4 (Prop_lut4_I1_O)        0.232     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.585     6.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X33Y110        LUT6 (Prop_lut6_I1_O)        0.105     6.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.886     8.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X32Y113        LUT5 (Prop_lut5_I2_O)        0.105     8.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X32Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.332    36.119    
                         clock uncertainty           -0.035    36.084    
    SLICE_X32Y113        FDRE (Setup_fdre_C_D)        0.032    36.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.116    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                 27.919    

Slack (MET) :             27.920ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.297ns (25.694%)  route 3.751ns (74.306%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.398     3.544 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.284     5.828    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y110        LUT4 (Prop_lut4_I1_O)        0.232     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.585     6.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X33Y110        LUT6 (Prop_lut6_I1_O)        0.105     6.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.207 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.883     8.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I4_O)        0.105     8.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X33Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.332    36.119    
                         clock uncertainty           -0.035    36.084    
    SLICE_X33Y113        FDRE (Setup_fdre_C_D)        0.030    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.114    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                 27.920    

Slack (MET) :             27.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.840ns (18.381%)  route 3.730ns (81.619%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 35.783 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.398     3.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.020     4.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.232     4.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.541     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X43Y144        LUT4 (Prop_lut4_I1_O)        0.105     6.442 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.791     7.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y146        LUT5 (Prop_lut5_I4_O)        0.105     7.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.379     7.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X47Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.250    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X47Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.315    36.098    
                         clock uncertainty           -0.035    36.063    
    SLICE_X47Y145        FDRE (Setup_fdre_C_R)       -0.352    35.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.711    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                 27.995    

Slack (MET) :             27.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.840ns (18.381%)  route 3.730ns (81.619%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 35.783 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.398     3.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.020     4.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.232     4.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.541     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X43Y144        LUT4 (Prop_lut4_I1_O)        0.105     6.442 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.791     7.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y146        LUT5 (Prop_lut5_I4_O)        0.105     7.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.379     7.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X47Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.250    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X47Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.315    36.098    
                         clock uncertainty           -0.035    36.063    
    SLICE_X47Y145        FDRE (Setup_fdre_C_R)       -0.352    35.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.711    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                 27.995    

Slack (MET) :             27.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.840ns (18.381%)  route 3.730ns (81.619%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 35.783 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.398     3.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.020     4.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.232     4.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.541     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X43Y144        LUT4 (Prop_lut4_I1_O)        0.105     6.442 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.791     7.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y146        LUT5 (Prop_lut5_I4_O)        0.105     7.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.379     7.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X47Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.250    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X47Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.315    36.098    
                         clock uncertainty           -0.035    36.063    
    SLICE_X47Y145        FDRE (Setup_fdre_C_R)       -0.352    35.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.711    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                 27.995    

Slack (MET) :             27.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.840ns (18.381%)  route 3.730ns (81.619%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 35.783 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.398     3.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.020     4.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.232     4.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.541     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X43Y144        LUT4 (Prop_lut4_I1_O)        0.105     6.442 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.791     7.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y146        LUT5 (Prop_lut5_I4_O)        0.105     7.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.379     7.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X47Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.250    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X47Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.315    36.098    
                         clock uncertainty           -0.035    36.063    
    SLICE_X47Y145        FDRE (Setup_fdre_C_R)       -0.352    35.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.711    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                 27.995    

Slack (MET) :             27.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.840ns (18.381%)  route 3.730ns (81.619%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 35.783 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.398     3.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.020     4.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.232     4.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.541     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X43Y144        LUT4 (Prop_lut4_I1_O)        0.105     6.442 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.791     7.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y146        LUT5 (Prop_lut5_I4_O)        0.105     7.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.379     7.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X47Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.250    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X47Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.315    36.098    
                         clock uncertainty           -0.035    36.063    
    SLICE_X47Y145        FDRE (Setup_fdre_C_R)       -0.352    35.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.711    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                 27.995    

Slack (MET) :             27.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.840ns (18.381%)  route 3.730ns (81.619%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 35.783 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.398     3.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.020     4.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X34Y113        LUT5 (Prop_lut5_I0_O)        0.232     4.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.541     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X43Y144        LUT4 (Prop_lut4_I1_O)        0.105     6.442 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.791     7.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y146        LUT5 (Prop_lut5_I4_O)        0.105     7.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.379     7.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X47Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.250    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X47Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.315    36.098    
                         clock uncertainty           -0.035    36.063    
    SLICE_X47Y145        FDRE (Setup_fdre_C_R)       -0.352    35.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         35.711    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                 27.995    

Slack (MET) :             28.088ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.297ns (26.208%)  route 3.652ns (73.792%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.398     3.544 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.284     5.828    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y110        LUT4 (Prop_lut4_I1_O)        0.232     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.585     6.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X33Y110        LUT6 (Prop_lut6_I1_O)        0.105     6.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.207 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.784     7.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I4_O)        0.105     8.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X30Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.359    36.146    
                         clock uncertainty           -0.035    36.111    
    SLICE_X30Y113        FDRE (Setup_fdre_C_D)        0.072    36.183    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.183    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 28.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.537%)  route 0.127ns (47.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.562     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X57Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.127     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X54Y147        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.830     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X54Y147        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.368     1.433    
    SLICE_X54Y147        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.537%)  route 0.127ns (47.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.562     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X57Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y148        FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.127     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X54Y147        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.830     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X54Y147        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.368     1.433    
    SLICE_X54Y147        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.950%)  route 0.120ns (46.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.562     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X57Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.120     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X56Y146        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.831     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y146        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.388     1.413    
    SLICE_X56Y146        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.641     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X53Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y157        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X53Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.915     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X53Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.408     1.477    
    SLICE_X53Y157        FDCE (Hold_fdce_C_D)         0.075     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.562     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X59Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X59Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.832     1.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X59Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.405     1.398    
    SLICE_X59Y146        FDCE (Hold_fdce_C_D)         0.075     1.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.645     1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X49Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X49Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.920     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X49Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.409     1.481    
    SLICE_X49Y152        FDRE (Hold_fdre_C_D)         0.075     1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.641     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X53Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y157        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X53Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.915     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X53Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.408     1.477    
    SLICE_X53Y157        FDCE (Hold_fdce_C_D)         0.071     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.562     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X59Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X59Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.832     1.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X59Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.405     1.398    
    SLICE_X59Y146        FDCE (Hold_fdce_C_D)         0.071     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.641     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X52Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y158        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.057     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X52Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.915     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X52Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.408     1.477    
    SLICE_X52Y158        FDCE (Hold_fdce_C_D)         0.071     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.641     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X52Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y158        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.064     1.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X52Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.915     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X52Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.408     1.477    
    SLICE_X52Y158        FDCE (Hold_fdce_C_D)         0.075     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X44Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X44Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X45Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X45Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X45Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X45Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X49Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X47Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X49Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       32.074ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.718ns  (logic 0.348ns (48.485%)  route 0.370ns (51.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X59Y146        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.370     0.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X57Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y146        FDCE (Setup_fdce_C_D)       -0.208    32.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.792    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                 32.074    

Slack (MET) :             32.077ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.711ns  (logic 0.348ns (48.923%)  route 0.363ns (51.077%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X59Y146        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.363     0.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X57Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y146        FDCE (Setup_fdce_C_D)       -0.212    32.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                 32.077    

Slack (MET) :             32.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.708ns  (logic 0.348ns (49.142%)  route 0.360ns (50.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X52Y157        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.360     0.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X51Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y158        FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                 32.082    

Slack (MET) :             32.102ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.688ns  (logic 0.348ns (50.553%)  route 0.340ns (49.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X53Y157        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.340     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X53Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X53Y158        FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                 32.102    

Slack (MET) :             32.120ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.847ns  (logic 0.379ns (44.768%)  route 0.468ns (55.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X59Y146        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.468     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X58Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y146        FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                 32.120    

Slack (MET) :             32.129ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.842ns  (logic 0.379ns (45.034%)  route 0.463ns (54.966%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X59Y146        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.463     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X58Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y146        FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                 32.129    

Slack (MET) :             32.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.738ns  (logic 0.379ns (51.370%)  route 0.359ns (48.630%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X52Y157        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.359     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X51Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y158        FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                 32.189    

Slack (MET) :             32.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.729ns  (logic 0.379ns (51.959%)  route 0.350ns (48.041%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y158                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X52Y158        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.350     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X51Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y158        FDCE (Setup_fdce_C_D)       -0.072    32.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.928    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 32.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out2_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       18.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.392ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/directUart/output_data_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 1.178ns (20.599%)  route 4.541ns (79.401%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.403ns = ( 22.597 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.366    -2.014    openmips0/ex_mem0/clk
    SLICE_X32Y145        FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.379    -1.635 f  openmips0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=2, routed)           0.521    -1.114    openmips0/ex_mem0/mem_aluop_i[5]
    SLICE_X32Y144        LUT5 (Prop_lut5_I2_O)        0.105    -1.009 r  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          1.170     0.162    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X14Y138        LUT6 (Prop_lut6_I0_O)        0.105     0.267 f  openmips0/ex_mem0/ram_addr_o[25]_INST_0/O
                         net (fo=7, routed)           0.923     1.189    mmu_memory_version1/data_input_addr[25]
    SLICE_X14Y135        LUT4 (Prop_lut4_I2_O)        0.115     1.304 r  mmu_memory_version1/directUart_i_7/O
                         net (fo=1, routed)           0.517     1.822    mmu_memory_version1/directUart_i_7_n_11
    SLICE_X15Y135        LUT6 (Prop_lut6_I2_O)        0.264     2.086 f  mmu_memory_version1/directUart_i_2/O
                         net (fo=1, routed)           0.617     2.703    mmu_memory_version1/directUart_i_2_n_11
    SLICE_X15Y129        LUT6 (Prop_lut6_I2_O)        0.105     2.808 f  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.374     3.182    mmu_memory_version1/directUart/enable
    SLICE_X15Y126        LUT1 (Prop_lut1_I0_O)        0.105     3.287 r  mmu_memory_version1/directUart/output_data[7]_i_1/O
                         net (fo=8, routed)           0.418     3.705    mmu_memory_version1/directUart/output_data[7]_i_1_n_11
    SLICE_X12Y126        FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.248    22.597    mmu_memory_version1/directUart/clk_50M
    SLICE_X12Y126        FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.187    22.784    
                         clock uncertainty           -0.267    22.516    
    SLICE_X12Y126        FDRE (Setup_fdre_C_R)       -0.419    22.097    mmu_memory_version1/directUart/output_data_reg[2]
  -------------------------------------------------------------------
                         required time                         22.097    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 18.392    

Slack (MET) :             18.392ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/directUart/output_data_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 1.178ns (20.599%)  route 4.541ns (79.401%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.403ns = ( 22.597 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.366    -2.014    openmips0/ex_mem0/clk
    SLICE_X32Y145        FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.379    -1.635 f  openmips0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=2, routed)           0.521    -1.114    openmips0/ex_mem0/mem_aluop_i[5]
    SLICE_X32Y144        LUT5 (Prop_lut5_I2_O)        0.105    -1.009 r  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          1.170     0.162    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X14Y138        LUT6 (Prop_lut6_I0_O)        0.105     0.267 f  openmips0/ex_mem0/ram_addr_o[25]_INST_0/O
                         net (fo=7, routed)           0.923     1.189    mmu_memory_version1/data_input_addr[25]
    SLICE_X14Y135        LUT4 (Prop_lut4_I2_O)        0.115     1.304 r  mmu_memory_version1/directUart_i_7/O
                         net (fo=1, routed)           0.517     1.822    mmu_memory_version1/directUart_i_7_n_11
    SLICE_X15Y135        LUT6 (Prop_lut6_I2_O)        0.264     2.086 f  mmu_memory_version1/directUart_i_2/O
                         net (fo=1, routed)           0.617     2.703    mmu_memory_version1/directUart_i_2_n_11
    SLICE_X15Y129        LUT6 (Prop_lut6_I2_O)        0.105     2.808 f  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.374     3.182    mmu_memory_version1/directUart/enable
    SLICE_X15Y126        LUT1 (Prop_lut1_I0_O)        0.105     3.287 r  mmu_memory_version1/directUart/output_data[7]_i_1/O
                         net (fo=8, routed)           0.418     3.705    mmu_memory_version1/directUart/output_data[7]_i_1_n_11
    SLICE_X12Y126        FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.248    22.597    mmu_memory_version1/directUart/clk_50M
    SLICE_X12Y126        FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.187    22.784    
                         clock uncertainty           -0.267    22.516    
    SLICE_X12Y126        FDRE (Setup_fdre_C_R)       -0.419    22.097    mmu_memory_version1/directUart/output_data_reg[3]
  -------------------------------------------------------------------
                         required time                         22.097    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 18.392    

Slack (MET) :             18.392ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/directUart/output_data_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 1.178ns (20.599%)  route 4.541ns (79.401%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.403ns = ( 22.597 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.366    -2.014    openmips0/ex_mem0/clk
    SLICE_X32Y145        FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.379    -1.635 f  openmips0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=2, routed)           0.521    -1.114    openmips0/ex_mem0/mem_aluop_i[5]
    SLICE_X32Y144        LUT5 (Prop_lut5_I2_O)        0.105    -1.009 r  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          1.170     0.162    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X14Y138        LUT6 (Prop_lut6_I0_O)        0.105     0.267 f  openmips0/ex_mem0/ram_addr_o[25]_INST_0/O
                         net (fo=7, routed)           0.923     1.189    mmu_memory_version1/data_input_addr[25]
    SLICE_X14Y135        LUT4 (Prop_lut4_I2_O)        0.115     1.304 r  mmu_memory_version1/directUart_i_7/O
                         net (fo=1, routed)           0.517     1.822    mmu_memory_version1/directUart_i_7_n_11
    SLICE_X15Y135        LUT6 (Prop_lut6_I2_O)        0.264     2.086 f  mmu_memory_version1/directUart_i_2/O
                         net (fo=1, routed)           0.617     2.703    mmu_memory_version1/directUart_i_2_n_11
    SLICE_X15Y129        LUT6 (Prop_lut6_I2_O)        0.105     2.808 f  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.374     3.182    mmu_memory_version1/directUart/enable
    SLICE_X15Y126        LUT1 (Prop_lut1_I0_O)        0.105     3.287 r  mmu_memory_version1/directUart/output_data[7]_i_1/O
                         net (fo=8, routed)           0.418     3.705    mmu_memory_version1/directUart/output_data[7]_i_1_n_11
    SLICE_X12Y126        FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.248    22.597    mmu_memory_version1/directUart/clk_50M
    SLICE_X12Y126        FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.187    22.784    
                         clock uncertainty           -0.267    22.516    
    SLICE_X12Y126        FDRE (Setup_fdre_C_R)       -0.419    22.097    mmu_memory_version1/directUart/output_data_reg[5]
  -------------------------------------------------------------------
                         required time                         22.097    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 18.392    

Slack (MET) :             18.432ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.904ns (14.900%)  route 5.163ns (85.100%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 22.698 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.366    -2.014    openmips0/ex_mem0/clk
    SLICE_X32Y145        FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.379    -1.635 r  openmips0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=2, routed)           0.521    -1.114    openmips0/ex_mem0/mem_aluop_i[5]
    SLICE_X32Y144        LUT5 (Prop_lut5_I2_O)        0.105    -1.009 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          0.974    -0.034    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X15Y138        LUT6 (Prop_lut6_I0_O)        0.105     0.071 r  openmips0/ex_mem0/ram_addr_o[23]_INST_0/O
                         net (fo=2, routed)           0.699     0.770    mmu_memory_version1/baseRam/data_input_addr[1]
    SLICE_X15Y137        LUT6 (Prop_lut6_I1_O)        0.105     0.875 r  mmu_memory_version1/baseRam/pause_signal_INST_0_i_1/O
                         net (fo=5, routed)           0.372     1.247    mmu_memory_version1/baseRam/temp_cpu_data_reg[31]_0
    SLICE_X14Y135        LUT6 (Prop_lut6_I1_O)        0.105     1.352 r  mmu_memory_version1/baseRam/n_4_114_BUFG_inst_i_1/O
                         net (fo=10, routed)          0.907     2.258    mmu_memory_version1/baseRam/n_4_114_BUFG_inst_n_5
    SLICE_X3Y129         LUT4 (Prop_lut4_I2_O)        0.105     2.363 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0/O
                         net (fo=52, routed)          1.690     4.054    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0_n_11
    SLICE_X2Y97          FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.349    22.698    mmu_memory_version1/baseRam/clk_50M
    SLICE_X2Y97          FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.187    22.884    
                         clock uncertainty           -0.267    22.617    
    SLICE_X2Y97          FDRE (Setup_fdre_C_CE)      -0.132    22.485    mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[0]
  -------------------------------------------------------------------
                         required time                         22.485    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                 18.432    

Slack (MET) :             18.432ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.904ns (14.900%)  route 5.163ns (85.100%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 22.698 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.366    -2.014    openmips0/ex_mem0/clk
    SLICE_X32Y145        FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.379    -1.635 r  openmips0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=2, routed)           0.521    -1.114    openmips0/ex_mem0/mem_aluop_i[5]
    SLICE_X32Y144        LUT5 (Prop_lut5_I2_O)        0.105    -1.009 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          0.974    -0.034    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X15Y138        LUT6 (Prop_lut6_I0_O)        0.105     0.071 r  openmips0/ex_mem0/ram_addr_o[23]_INST_0/O
                         net (fo=2, routed)           0.699     0.770    mmu_memory_version1/baseRam/data_input_addr[1]
    SLICE_X15Y137        LUT6 (Prop_lut6_I1_O)        0.105     0.875 r  mmu_memory_version1/baseRam/pause_signal_INST_0_i_1/O
                         net (fo=5, routed)           0.372     1.247    mmu_memory_version1/baseRam/temp_cpu_data_reg[31]_0
    SLICE_X14Y135        LUT6 (Prop_lut6_I1_O)        0.105     1.352 r  mmu_memory_version1/baseRam/n_4_114_BUFG_inst_i_1/O
                         net (fo=10, routed)          0.907     2.258    mmu_memory_version1/baseRam/n_4_114_BUFG_inst_n_5
    SLICE_X3Y129         LUT4 (Prop_lut4_I2_O)        0.105     2.363 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0/O
                         net (fo=52, routed)          1.690     4.054    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0_n_11
    SLICE_X2Y97          FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.349    22.698    mmu_memory_version1/baseRam/clk_50M
    SLICE_X2Y97          FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.187    22.884    
                         clock uncertainty           -0.267    22.617    
    SLICE_X2Y97          FDRE (Setup_fdre_C_CE)      -0.132    22.485    mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[16]
  -------------------------------------------------------------------
                         required time                         22.485    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                 18.432    

Slack (MET) :             18.432ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[17]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.904ns (14.900%)  route 5.163ns (85.100%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 22.698 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.366    -2.014    openmips0/ex_mem0/clk
    SLICE_X32Y145        FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.379    -1.635 r  openmips0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=2, routed)           0.521    -1.114    openmips0/ex_mem0/mem_aluop_i[5]
    SLICE_X32Y144        LUT5 (Prop_lut5_I2_O)        0.105    -1.009 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          0.974    -0.034    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X15Y138        LUT6 (Prop_lut6_I0_O)        0.105     0.071 r  openmips0/ex_mem0/ram_addr_o[23]_INST_0/O
                         net (fo=2, routed)           0.699     0.770    mmu_memory_version1/baseRam/data_input_addr[1]
    SLICE_X15Y137        LUT6 (Prop_lut6_I1_O)        0.105     0.875 r  mmu_memory_version1/baseRam/pause_signal_INST_0_i_1/O
                         net (fo=5, routed)           0.372     1.247    mmu_memory_version1/baseRam/temp_cpu_data_reg[31]_0
    SLICE_X14Y135        LUT6 (Prop_lut6_I1_O)        0.105     1.352 r  mmu_memory_version1/baseRam/n_4_114_BUFG_inst_i_1/O
                         net (fo=10, routed)          0.907     2.258    mmu_memory_version1/baseRam/n_4_114_BUFG_inst_n_5
    SLICE_X3Y129         LUT4 (Prop_lut4_I2_O)        0.105     2.363 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0/O
                         net (fo=52, routed)          1.690     4.054    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0_n_11
    SLICE_X2Y97          FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.349    22.698    mmu_memory_version1/baseRam/clk_50M
    SLICE_X2Y97          FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.187    22.884    
                         clock uncertainty           -0.267    22.617    
    SLICE_X2Y97          FDRE (Setup_fdre_C_CE)      -0.132    22.485    mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[17]
  -------------------------------------------------------------------
                         required time                         22.485    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                 18.432    

Slack (MET) :             18.432ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[25]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.904ns (14.900%)  route 5.163ns (85.100%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 22.698 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.366    -2.014    openmips0/ex_mem0/clk
    SLICE_X32Y145        FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.379    -1.635 r  openmips0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=2, routed)           0.521    -1.114    openmips0/ex_mem0/mem_aluop_i[5]
    SLICE_X32Y144        LUT5 (Prop_lut5_I2_O)        0.105    -1.009 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          0.974    -0.034    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X15Y138        LUT6 (Prop_lut6_I0_O)        0.105     0.071 r  openmips0/ex_mem0/ram_addr_o[23]_INST_0/O
                         net (fo=2, routed)           0.699     0.770    mmu_memory_version1/baseRam/data_input_addr[1]
    SLICE_X15Y137        LUT6 (Prop_lut6_I1_O)        0.105     0.875 r  mmu_memory_version1/baseRam/pause_signal_INST_0_i_1/O
                         net (fo=5, routed)           0.372     1.247    mmu_memory_version1/baseRam/temp_cpu_data_reg[31]_0
    SLICE_X14Y135        LUT6 (Prop_lut6_I1_O)        0.105     1.352 r  mmu_memory_version1/baseRam/n_4_114_BUFG_inst_i_1/O
                         net (fo=10, routed)          0.907     2.258    mmu_memory_version1/baseRam/n_4_114_BUFG_inst_n_5
    SLICE_X3Y129         LUT4 (Prop_lut4_I2_O)        0.105     2.363 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0/O
                         net (fo=52, routed)          1.690     4.054    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0_n_11
    SLICE_X2Y97          FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.349    22.698    mmu_memory_version1/baseRam/clk_50M
    SLICE_X2Y97          FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.187    22.884    
                         clock uncertainty           -0.267    22.617    
    SLICE_X2Y97          FDRE (Setup_fdre_C_CE)      -0.132    22.485    mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[25]
  -------------------------------------------------------------------
                         required time                         22.485    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                 18.432    

Slack (MET) :             18.432ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.904ns (14.900%)  route 5.163ns (85.100%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 22.698 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.366    -2.014    openmips0/ex_mem0/clk
    SLICE_X32Y145        FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.379    -1.635 r  openmips0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=2, routed)           0.521    -1.114    openmips0/ex_mem0/mem_aluop_i[5]
    SLICE_X32Y144        LUT5 (Prop_lut5_I2_O)        0.105    -1.009 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          0.974    -0.034    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X15Y138        LUT6 (Prop_lut6_I0_O)        0.105     0.071 r  openmips0/ex_mem0/ram_addr_o[23]_INST_0/O
                         net (fo=2, routed)           0.699     0.770    mmu_memory_version1/baseRam/data_input_addr[1]
    SLICE_X15Y137        LUT6 (Prop_lut6_I1_O)        0.105     0.875 r  mmu_memory_version1/baseRam/pause_signal_INST_0_i_1/O
                         net (fo=5, routed)           0.372     1.247    mmu_memory_version1/baseRam/temp_cpu_data_reg[31]_0
    SLICE_X14Y135        LUT6 (Prop_lut6_I1_O)        0.105     1.352 r  mmu_memory_version1/baseRam/n_4_114_BUFG_inst_i_1/O
                         net (fo=10, routed)          0.907     2.258    mmu_memory_version1/baseRam/n_4_114_BUFG_inst_n_5
    SLICE_X3Y129         LUT4 (Prop_lut4_I2_O)        0.105     2.363 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0/O
                         net (fo=52, routed)          1.690     4.054    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0_n_11
    SLICE_X2Y97          FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.349    22.698    mmu_memory_version1/baseRam/clk_50M
    SLICE_X2Y97          FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.187    22.884    
                         clock uncertainty           -0.267    22.617    
    SLICE_X2Y97          FDRE (Setup_fdre_C_CE)      -0.132    22.485    mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[2]
  -------------------------------------------------------------------
                         required time                         22.485    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                 18.432    

Slack (MET) :             18.463ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 0.904ns (15.726%)  route 4.844ns (84.274%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 22.698 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.366    -2.014    openmips0/ex_mem0/clk
    SLICE_X32Y145        FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.379    -1.635 r  openmips0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=2, routed)           0.521    -1.114    openmips0/ex_mem0/mem_aluop_i[5]
    SLICE_X32Y144        LUT5 (Prop_lut5_I2_O)        0.105    -1.009 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          0.974    -0.034    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X15Y138        LUT6 (Prop_lut6_I0_O)        0.105     0.071 r  openmips0/ex_mem0/ram_addr_o[23]_INST_0/O
                         net (fo=2, routed)           0.699     0.770    mmu_memory_version1/baseRam/data_input_addr[1]
    SLICE_X15Y137        LUT6 (Prop_lut6_I1_O)        0.105     0.875 r  mmu_memory_version1/baseRam/pause_signal_INST_0_i_1/O
                         net (fo=5, routed)           0.372     1.247    mmu_memory_version1/baseRam/temp_cpu_data_reg[31]_0
    SLICE_X14Y135        LUT6 (Prop_lut6_I1_O)        0.105     1.352 r  mmu_memory_version1/baseRam/n_4_114_BUFG_inst_i_1/O
                         net (fo=10, routed)          0.667     2.019    mmu_memory_version1/baseRam/n_4_114_BUFG_inst_n_5
    SLICE_X6Y131         LUT3 (Prop_lut3_I0_O)        0.105     2.124 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_1/O
                         net (fo=84, routed)          1.611     3.735    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_1_n_11
    SLICE_X2Y97          FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.349    22.698    mmu_memory_version1/baseRam/clk_50M
    SLICE_X2Y97          FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.187    22.884    
                         clock uncertainty           -0.267    22.617    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.419    22.198    mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[0]
  -------------------------------------------------------------------
                         required time                         22.198    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                 18.463    

Slack (MET) :             18.463ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[16]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_pll_example fall@25.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 0.904ns (15.726%)  route 4.844ns (84.274%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 22.698 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.366    -2.014    openmips0/ex_mem0/clk
    SLICE_X32Y145        FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.379    -1.635 r  openmips0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=2, routed)           0.521    -1.114    openmips0/ex_mem0/mem_aluop_i[5]
    SLICE_X32Y144        LUT5 (Prop_lut5_I2_O)        0.105    -1.009 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          0.974    -0.034    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X15Y138        LUT6 (Prop_lut6_I0_O)        0.105     0.071 r  openmips0/ex_mem0/ram_addr_o[23]_INST_0/O
                         net (fo=2, routed)           0.699     0.770    mmu_memory_version1/baseRam/data_input_addr[1]
    SLICE_X15Y137        LUT6 (Prop_lut6_I1_O)        0.105     0.875 r  mmu_memory_version1/baseRam/pause_signal_INST_0_i_1/O
                         net (fo=5, routed)           0.372     1.247    mmu_memory_version1/baseRam/temp_cpu_data_reg[31]_0
    SLICE_X14Y135        LUT6 (Prop_lut6_I1_O)        0.105     1.352 r  mmu_memory_version1/baseRam/n_4_114_BUFG_inst_i_1/O
                         net (fo=10, routed)          0.667     2.019    mmu_memory_version1/baseRam/n_4_114_BUFG_inst_n_5
    SLICE_X6Y131         LUT3 (Prop_lut3_I0_O)        0.105     2.124 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_1/O
                         net (fo=84, routed)          1.611     3.735    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_1_n_11
    SLICE_X2Y97          FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     25.000    25.000 f  
    D18                  IBUF                         0.000    25.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004    26.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    19.639 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    21.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    21.349 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.349    22.698    mmu_memory_version1/baseRam/clk_50M
    SLICE_X2Y97          FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.187    22.884    
                         clock uncertainty           -0.267    22.617    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.419    22.198    mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[16]
  -------------------------------------------------------------------
                         required time                         22.198    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                 18.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.402ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_pll_example fall@75.000ns - clk_out1_pll_example rise@100.000ns)
  Data Path Delay:        0.977ns  (logic 0.231ns (23.655%)  route 0.746ns (76.345%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 73.717 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440   100.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    97.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.562    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.588 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.564    99.152    openmips0/ex_mem0/clk
    SLICE_X28Y138        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDRE (Prop_fdre_C_Q)         0.141    99.293 f  openmips0/ex_mem0/mem_mem_addr_reg[2]/Q
                         net (fo=2, routed)           0.126    99.419    openmips0/ex_mem0/mem_mem_addr_i[2]
    SLICE_X28Y137        LUT6 (Prop_lut6_I5_O)        0.045    99.464 f  openmips0/ex_mem0/ram_addr_o[2]_INST_0/O
                         net (fo=12, routed)          0.476    99.940    mmu_memory_version1/data_input_addr[2]
    SLICE_X15Y129        LUT6 (Prop_lut6_I0_O)        0.045    99.985 r  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.143   100.128    mmu_memory_version1/directUart/enable
    SLICE_X14Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     75.000    75.000 f  
    D18                  IBUF                         0.000    75.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480    75.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.146 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    72.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    72.891 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.827    73.717    mmu_memory_version1/directUart/clk_50M
    SLICE_X14Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.753    74.471    
                         clock uncertainty            0.267    74.738    
    SLICE_X14Y127        FDRE (Hold_fdre_C_CE)       -0.012    74.726    mmu_memory_version1/directUart/ext_uart_tx_reg[0]
  -------------------------------------------------------------------
                         required time                        -74.726    
                         arrival time                         100.128    
  -------------------------------------------------------------------
                         slack                                 25.402    

Slack (MET) :             25.402ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_pll_example fall@75.000ns - clk_out1_pll_example rise@100.000ns)
  Data Path Delay:        0.977ns  (logic 0.231ns (23.655%)  route 0.746ns (76.345%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 73.717 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440   100.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    97.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.562    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.588 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.564    99.152    openmips0/ex_mem0/clk
    SLICE_X28Y138        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDRE (Prop_fdre_C_Q)         0.141    99.293 f  openmips0/ex_mem0/mem_mem_addr_reg[2]/Q
                         net (fo=2, routed)           0.126    99.419    openmips0/ex_mem0/mem_mem_addr_i[2]
    SLICE_X28Y137        LUT6 (Prop_lut6_I5_O)        0.045    99.464 f  openmips0/ex_mem0/ram_addr_o[2]_INST_0/O
                         net (fo=12, routed)          0.476    99.940    mmu_memory_version1/data_input_addr[2]
    SLICE_X15Y129        LUT6 (Prop_lut6_I0_O)        0.045    99.985 r  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.143   100.128    mmu_memory_version1/directUart/enable
    SLICE_X14Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     75.000    75.000 f  
    D18                  IBUF                         0.000    75.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480    75.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.146 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    72.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    72.891 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.827    73.717    mmu_memory_version1/directUart/clk_50M
    SLICE_X14Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.753    74.471    
                         clock uncertainty            0.267    74.738    
    SLICE_X14Y127        FDRE (Hold_fdre_C_CE)       -0.012    74.726    mmu_memory_version1/directUart/ext_uart_tx_reg[1]
  -------------------------------------------------------------------
                         required time                        -74.726    
                         arrival time                         100.128    
  -------------------------------------------------------------------
                         slack                                 25.402    

Slack (MET) :             25.402ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_pll_example fall@75.000ns - clk_out1_pll_example rise@100.000ns)
  Data Path Delay:        0.977ns  (logic 0.231ns (23.655%)  route 0.746ns (76.345%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 73.717 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440   100.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    97.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.562    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.588 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.564    99.152    openmips0/ex_mem0/clk
    SLICE_X28Y138        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDRE (Prop_fdre_C_Q)         0.141    99.293 f  openmips0/ex_mem0/mem_mem_addr_reg[2]/Q
                         net (fo=2, routed)           0.126    99.419    openmips0/ex_mem0/mem_mem_addr_i[2]
    SLICE_X28Y137        LUT6 (Prop_lut6_I5_O)        0.045    99.464 f  openmips0/ex_mem0/ram_addr_o[2]_INST_0/O
                         net (fo=12, routed)          0.476    99.940    mmu_memory_version1/data_input_addr[2]
    SLICE_X15Y129        LUT6 (Prop_lut6_I0_O)        0.045    99.985 r  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.143   100.128    mmu_memory_version1/directUart/enable
    SLICE_X14Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     75.000    75.000 f  
    D18                  IBUF                         0.000    75.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480    75.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.146 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    72.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    72.891 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.827    73.717    mmu_memory_version1/directUart/clk_50M
    SLICE_X14Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.753    74.471    
                         clock uncertainty            0.267    74.738    
    SLICE_X14Y127        FDRE (Hold_fdre_C_CE)       -0.012    74.726    mmu_memory_version1/directUart/ext_uart_tx_reg[3]
  -------------------------------------------------------------------
                         required time                        -74.726    
                         arrival time                         100.128    
  -------------------------------------------------------------------
                         slack                                 25.402    

Slack (MET) :             25.402ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_pll_example fall@75.000ns - clk_out1_pll_example rise@100.000ns)
  Data Path Delay:        0.977ns  (logic 0.231ns (23.655%)  route 0.746ns (76.345%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 73.717 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440   100.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    97.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.562    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.588 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.564    99.152    openmips0/ex_mem0/clk
    SLICE_X28Y138        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDRE (Prop_fdre_C_Q)         0.141    99.293 f  openmips0/ex_mem0/mem_mem_addr_reg[2]/Q
                         net (fo=2, routed)           0.126    99.419    openmips0/ex_mem0/mem_mem_addr_i[2]
    SLICE_X28Y137        LUT6 (Prop_lut6_I5_O)        0.045    99.464 f  openmips0/ex_mem0/ram_addr_o[2]_INST_0/O
                         net (fo=12, routed)          0.476    99.940    mmu_memory_version1/data_input_addr[2]
    SLICE_X15Y129        LUT6 (Prop_lut6_I0_O)        0.045    99.985 r  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.143   100.128    mmu_memory_version1/directUart/enable
    SLICE_X14Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     75.000    75.000 f  
    D18                  IBUF                         0.000    75.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480    75.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.146 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    72.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    72.891 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.827    73.717    mmu_memory_version1/directUart/clk_50M
    SLICE_X14Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.753    74.471    
                         clock uncertainty            0.267    74.738    
    SLICE_X14Y127        FDRE (Hold_fdre_C_CE)       -0.012    74.726    mmu_memory_version1/directUart/ext_uart_tx_reg[7]
  -------------------------------------------------------------------
                         required time                        -74.726    
                         arrival time                         100.128    
  -------------------------------------------------------------------
                         slack                                 25.402    

Slack (MET) :             25.422ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_pll_example fall@75.000ns - clk_out1_pll_example rise@100.000ns)
  Data Path Delay:        0.977ns  (logic 0.231ns (23.655%)  route 0.746ns (76.345%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 73.717 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440   100.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    97.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.562    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.588 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.564    99.152    openmips0/ex_mem0/clk
    SLICE_X28Y138        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDRE (Prop_fdre_C_Q)         0.141    99.293 f  openmips0/ex_mem0/mem_mem_addr_reg[2]/Q
                         net (fo=2, routed)           0.126    99.419    openmips0/ex_mem0/mem_mem_addr_i[2]
    SLICE_X28Y137        LUT6 (Prop_lut6_I5_O)        0.045    99.464 f  openmips0/ex_mem0/ram_addr_o[2]_INST_0/O
                         net (fo=12, routed)          0.476    99.940    mmu_memory_version1/data_input_addr[2]
    SLICE_X15Y129        LUT6 (Prop_lut6_I0_O)        0.045    99.985 r  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.143   100.128    mmu_memory_version1/directUart/enable
    SLICE_X15Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     75.000    75.000 f  
    D18                  IBUF                         0.000    75.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480    75.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.146 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    72.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    72.891 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.827    73.717    mmu_memory_version1/directUart/clk_50M
    SLICE_X15Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.753    74.471    
                         clock uncertainty            0.267    74.738    
    SLICE_X15Y127        FDRE (Hold_fdre_C_CE)       -0.032    74.706    mmu_memory_version1/directUart/ext_uart_tx_reg[2]
  -------------------------------------------------------------------
                         required time                        -74.706    
                         arrival time                         100.128    
  -------------------------------------------------------------------
                         slack                                 25.422    

Slack (MET) :             25.422ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_pll_example fall@75.000ns - clk_out1_pll_example rise@100.000ns)
  Data Path Delay:        0.977ns  (logic 0.231ns (23.655%)  route 0.746ns (76.345%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 73.717 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440   100.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    97.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.562    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.588 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.564    99.152    openmips0/ex_mem0/clk
    SLICE_X28Y138        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDRE (Prop_fdre_C_Q)         0.141    99.293 f  openmips0/ex_mem0/mem_mem_addr_reg[2]/Q
                         net (fo=2, routed)           0.126    99.419    openmips0/ex_mem0/mem_mem_addr_i[2]
    SLICE_X28Y137        LUT6 (Prop_lut6_I5_O)        0.045    99.464 f  openmips0/ex_mem0/ram_addr_o[2]_INST_0/O
                         net (fo=12, routed)          0.476    99.940    mmu_memory_version1/data_input_addr[2]
    SLICE_X15Y129        LUT6 (Prop_lut6_I0_O)        0.045    99.985 r  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.143   100.128    mmu_memory_version1/directUart/enable
    SLICE_X15Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     75.000    75.000 f  
    D18                  IBUF                         0.000    75.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480    75.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.146 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    72.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    72.891 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.827    73.717    mmu_memory_version1/directUart/clk_50M
    SLICE_X15Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.753    74.471    
                         clock uncertainty            0.267    74.738    
    SLICE_X15Y127        FDRE (Hold_fdre_C_CE)       -0.032    74.706    mmu_memory_version1/directUart/ext_uart_tx_reg[4]
  -------------------------------------------------------------------
                         required time                        -74.706    
                         arrival time                         100.128    
  -------------------------------------------------------------------
                         slack                                 25.422    

Slack (MET) :             25.422ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_pll_example fall@75.000ns - clk_out1_pll_example rise@100.000ns)
  Data Path Delay:        0.977ns  (logic 0.231ns (23.655%)  route 0.746ns (76.345%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 73.717 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440   100.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    97.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.562    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.588 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.564    99.152    openmips0/ex_mem0/clk
    SLICE_X28Y138        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDRE (Prop_fdre_C_Q)         0.141    99.293 f  openmips0/ex_mem0/mem_mem_addr_reg[2]/Q
                         net (fo=2, routed)           0.126    99.419    openmips0/ex_mem0/mem_mem_addr_i[2]
    SLICE_X28Y137        LUT6 (Prop_lut6_I5_O)        0.045    99.464 f  openmips0/ex_mem0/ram_addr_o[2]_INST_0/O
                         net (fo=12, routed)          0.476    99.940    mmu_memory_version1/data_input_addr[2]
    SLICE_X15Y129        LUT6 (Prop_lut6_I0_O)        0.045    99.985 r  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.143   100.128    mmu_memory_version1/directUart/enable
    SLICE_X15Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     75.000    75.000 f  
    D18                  IBUF                         0.000    75.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480    75.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.146 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    72.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    72.891 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.827    73.717    mmu_memory_version1/directUart/clk_50M
    SLICE_X15Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.753    74.471    
                         clock uncertainty            0.267    74.738    
    SLICE_X15Y127        FDRE (Hold_fdre_C_CE)       -0.032    74.706    mmu_memory_version1/directUart/ext_uart_tx_reg[5]
  -------------------------------------------------------------------
                         required time                        -74.706    
                         arrival time                         100.128    
  -------------------------------------------------------------------
                         slack                                 25.422    

Slack (MET) :             25.422ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_pll_example fall@75.000ns - clk_out1_pll_example rise@100.000ns)
  Data Path Delay:        0.977ns  (logic 0.231ns (23.655%)  route 0.746ns (76.345%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 73.717 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440   100.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    97.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.562    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.588 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.564    99.152    openmips0/ex_mem0/clk
    SLICE_X28Y138        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDRE (Prop_fdre_C_Q)         0.141    99.293 f  openmips0/ex_mem0/mem_mem_addr_reg[2]/Q
                         net (fo=2, routed)           0.126    99.419    openmips0/ex_mem0/mem_mem_addr_i[2]
    SLICE_X28Y137        LUT6 (Prop_lut6_I5_O)        0.045    99.464 f  openmips0/ex_mem0/ram_addr_o[2]_INST_0/O
                         net (fo=12, routed)          0.476    99.940    mmu_memory_version1/data_input_addr[2]
    SLICE_X15Y129        LUT6 (Prop_lut6_I0_O)        0.045    99.985 r  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.143   100.128    mmu_memory_version1/directUart/enable
    SLICE_X15Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     75.000    75.000 f  
    D18                  IBUF                         0.000    75.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480    75.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.146 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    72.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    72.891 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.827    73.717    mmu_memory_version1/directUart/clk_50M
    SLICE_X15Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.753    74.471    
                         clock uncertainty            0.267    74.738    
    SLICE_X15Y127        FDRE (Hold_fdre_C_CE)       -0.032    74.706    mmu_memory_version1/directUart/ext_uart_tx_reg[6]
  -------------------------------------------------------------------
                         required time                        -74.706    
                         arrival time                         100.128    
  -------------------------------------------------------------------
                         slack                                 25.422    

Slack (MET) :             25.532ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/directUart/write_finished_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_pll_example fall@75.000ns - clk_out1_pll_example rise@100.000ns)
  Data Path Delay:        1.212ns  (logic 0.276ns (22.780%)  route 0.936ns (77.220%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 73.712 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440   100.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    97.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.562    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.588 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.564    99.152    openmips0/ex_mem0/clk
    SLICE_X28Y138        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDRE (Prop_fdre_C_Q)         0.141    99.293 f  openmips0/ex_mem0/mem_mem_addr_reg[2]/Q
                         net (fo=2, routed)           0.126    99.419    openmips0/ex_mem0/mem_mem_addr_i[2]
    SLICE_X28Y137        LUT6 (Prop_lut6_I5_O)        0.045    99.464 f  openmips0/ex_mem0/ram_addr_o[2]_INST_0/O
                         net (fo=12, routed)          0.476    99.940    mmu_memory_version1/data_input_addr[2]
    SLICE_X15Y129        LUT6 (Prop_lut6_I0_O)        0.045    99.985 r  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.333   100.318    mmu_memory_version1/directUart/enable
    SLICE_X28Y126        LUT4 (Prop_lut4_I3_O)        0.045   100.363 r  mmu_memory_version1/directUart/write_finished_i_1/O
                         net (fo=1, routed)           0.000   100.363    mmu_memory_version1/directUart/write_finished_i_1_n_11
    SLICE_X28Y126        FDRE                                         r  mmu_memory_version1/directUart/write_finished_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     75.000    75.000 f  
    D18                  IBUF                         0.000    75.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480    75.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.146 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    72.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    72.891 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.821    73.712    mmu_memory_version1/directUart/clk_50M
    SLICE_X28Y126        FDRE                                         r  mmu_memory_version1/directUart/write_finished_reg/C  (IS_INVERTED)
                         clock pessimism              0.753    74.465    
                         clock uncertainty            0.267    74.732    
    SLICE_X28Y126        FDRE (Hold_fdre_C_D)         0.099    74.831    mmu_memory_version1/directUart/write_finished_reg
  -------------------------------------------------------------------
                         required time                        -74.831    
                         arrival time                         100.363    
  -------------------------------------------------------------------
                         slack                                 25.532    

Slack (MET) :             25.533ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mmu_memory_version1/directUart/read_finished_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_pll_example fall@75.000ns - clk_out1_pll_example rise@100.000ns)
  Data Path Delay:        1.212ns  (logic 0.276ns (22.772%)  route 0.936ns (77.228%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 73.712 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440   100.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    97.900 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.562    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.588 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.564    99.152    openmips0/ex_mem0/clk
    SLICE_X28Y138        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDRE (Prop_fdre_C_Q)         0.141    99.293 f  openmips0/ex_mem0/mem_mem_addr_reg[2]/Q
                         net (fo=2, routed)           0.126    99.419    openmips0/ex_mem0/mem_mem_addr_i[2]
    SLICE_X28Y137        LUT6 (Prop_lut6_I5_O)        0.045    99.464 f  openmips0/ex_mem0/ram_addr_o[2]_INST_0/O
                         net (fo=12, routed)          0.476    99.940    mmu_memory_version1/data_input_addr[2]
    SLICE_X15Y129        LUT6 (Prop_lut6_I0_O)        0.045    99.985 r  mmu_memory_version1/directUart_i_1/O
                         net (fo=12, routed)          0.333   100.319    mmu_memory_version1/directUart/enable
    SLICE_X28Y126        LUT4 (Prop_lut4_I3_O)        0.045   100.364 r  mmu_memory_version1/directUart/read_finished_i_1/O
                         net (fo=1, routed)           0.000   100.364    mmu_memory_version1/directUart/read_finished_i_1_n_11
    SLICE_X28Y126        FDRE                                         r  mmu_memory_version1/directUart/read_finished_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example fall edge)
                                                     75.000    75.000 f  
    D18                  IBUF                         0.000    75.000 f  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480    75.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.146 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    72.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    72.891 f  clock_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         0.821    73.712    mmu_memory_version1/directUart/clk_50M
    SLICE_X28Y126        FDRE                                         r  mmu_memory_version1/directUart/read_finished_reg/C  (IS_INVERTED)
                         clock pessimism              0.753    74.465    
                         clock uncertainty            0.267    74.732    
    SLICE_X28Y126        FDRE (Hold_fdre_C_D)         0.099    74.831    mmu_memory_version1/directUart/read_finished_reg
  -------------------------------------------------------------------
                         required time                        -74.831    
                         arrival time                         100.364    
  -------------------------------------------------------------------
                         slack                                 25.533    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       98.980ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.810ns  (logic 0.348ns (42.985%)  route 0.462ns (57.015%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y158                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X53Y158        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.462     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X53Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X53Y157        FDCE (Setup_fdce_C_D)       -0.210    99.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         99.790    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                 98.980    

Slack (MET) :             98.998ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.834ns  (logic 0.348ns (41.734%)  route 0.486ns (58.266%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X57Y146        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.486     0.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X58Y147        FDCE (Setup_fdce_C_D)       -0.168    99.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         99.832    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                 98.998    

Slack (MET) :             99.027ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.771ns  (logic 0.398ns (51.617%)  route 0.373ns (48.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X58Y146        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.373     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X59Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X59Y146        FDCE (Setup_fdce_C_D)       -0.202    99.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         99.798    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                 99.027    

Slack (MET) :             99.061ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.864ns  (logic 0.379ns (43.854%)  route 0.485ns (56.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y158                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X53Y158        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.485     0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X52Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X52Y158        FDCE (Setup_fdce_C_D)       -0.075    99.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         99.925    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                 99.061    

Slack (MET) :             99.086ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.841ns  (logic 0.379ns (45.075%)  route 0.462ns (54.925%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y158                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X53Y158        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.462     0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X52Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X52Y158        FDCE (Setup_fdce_C_D)       -0.073    99.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         99.927    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                 99.086    

Slack (MET) :             99.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.755ns  (logic 0.398ns (52.729%)  route 0.357ns (47.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X58Y146        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.357     0.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X58Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X58Y147        FDCE (Setup_fdce_C_D)       -0.158    99.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         99.842    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                 99.087    

Slack (MET) :             99.098ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.695ns  (logic 0.348ns (50.070%)  route 0.347ns (49.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y158                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X53Y158        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.347     0.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X53Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X53Y157        FDCE (Setup_fdce_C_D)       -0.207    99.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         99.793    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                 99.098    

Slack (MET) :             99.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.766ns  (logic 0.379ns (49.485%)  route 0.387ns (50.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X57Y146        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.387     0.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X59Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X59Y146        FDCE (Setup_fdce_C_D)       -0.073    99.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         99.927    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                 99.161    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       97.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.433ns (17.442%)  route 2.049ns (82.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 97.746 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.360    -2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.433    -1.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         2.049     0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y151        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.397    97.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.277    98.023    
                         clock uncertainty           -0.147    97.876    
    SLICE_X53Y151        FDCE (Recov_fdce_C_CLR)     -0.331    97.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         97.545    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                 97.082    

Slack (MET) :             97.121ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.433ns (17.442%)  route 2.049ns (82.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 97.746 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.360    -2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.433    -1.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         2.049     0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y151        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.397    97.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y151        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.277    98.023    
                         clock uncertainty           -0.147    97.876    
    SLICE_X53Y151        FDPE (Recov_fdpe_C_PRE)     -0.292    97.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         97.584    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                 97.121    

Slack (MET) :             97.191ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.433ns (18.242%)  route 1.941ns (81.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 97.746 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.360    -2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.433    -1.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         1.941     0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.397    97.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.277    98.023    
                         clock uncertainty           -0.147    97.876    
    SLICE_X53Y152        FDCE (Recov_fdce_C_CLR)     -0.331    97.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         97.545    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                 97.191    

Slack (MET) :             97.191ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.433ns (18.242%)  route 1.941ns (81.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 97.746 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.360    -2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.433    -1.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         1.941     0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.397    97.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.277    98.023    
                         clock uncertainty           -0.147    97.876    
    SLICE_X53Y152        FDCE (Recov_fdce_C_CLR)     -0.331    97.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         97.545    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                 97.191    

Slack (MET) :             97.305ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.433ns (19.162%)  route 1.827ns (80.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 97.746 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.360    -2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.433    -1.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         1.827     0.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X52Y153        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.397    97.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.277    98.023    
                         clock uncertainty           -0.147    97.876    
    SLICE_X52Y153        FDCE (Recov_fdce_C_CLR)     -0.331    97.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         97.545    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                 97.305    

Slack (MET) :             97.305ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.433ns (19.162%)  route 1.827ns (80.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 97.746 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.360    -2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.433    -1.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         1.827     0.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X52Y153        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.397    97.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.277    98.023    
                         clock uncertainty           -0.147    97.876    
    SLICE_X52Y153        FDCE (Recov_fdce_C_CLR)     -0.331    97.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         97.545    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                 97.305    

Slack (MET) :             97.305ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.433ns (19.162%)  route 1.827ns (80.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 97.746 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.360    -2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.433    -1.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         1.827     0.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X52Y153        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.397    97.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.277    98.023    
                         clock uncertainty           -0.147    97.876    
    SLICE_X52Y153        FDCE (Recov_fdce_C_CLR)     -0.331    97.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         97.545    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                 97.305    

Slack (MET) :             97.388ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.630ns (33.142%)  route 1.271ns (66.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.406ns = ( 97.594 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.523    -1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X62Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDRE (Prop_fdre_C_Q)         0.398    -1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691    -0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.232    -0.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.580     0.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X58Y148        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.245    97.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.277    97.871    
                         clock uncertainty           -0.147    97.724    
    SLICE_X58Y148        FDPE (Recov_fdpe_C_PRE)     -0.292    97.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         97.432    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                 97.388    

Slack (MET) :             97.388ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.630ns (33.142%)  route 1.271ns (66.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.406ns = ( 97.594 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.523    -1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X62Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDRE (Prop_fdre_C_Q)         0.398    -1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691    -0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.232    -0.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.580     0.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X58Y148        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.245    97.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.277    97.871    
                         clock uncertainty           -0.147    97.724    
    SLICE_X58Y148        FDPE (Recov_fdpe_C_PRE)     -0.292    97.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         97.432    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                 97.388    

Slack (MET) :             97.388ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.630ns (33.142%)  route 1.271ns (66.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.406ns = ( 97.594 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.523    -1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X62Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDRE (Prop_fdre_C_Q)         0.398    -1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691    -0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.232    -0.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.580     0.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X58Y148        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        1.245    97.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.277    97.871    
                         clock uncertainty           -0.147    97.724    
    SLICE_X58Y148        FDPE (Recov_fdpe_C_PRE)     -0.292    97.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         97.432    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                 97.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (41.999%)  route 0.226ns (58.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.561    -0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.226    -0.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.918    -1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.692    -0.499    
    SLICE_X46Y150        FDCE (Remov_fdce_C_CLR)     -0.067    -0.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (41.999%)  route 0.226ns (58.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.561    -0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.226    -0.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.918    -1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.692    -0.499    
    SLICE_X46Y150        FDCE (Remov_fdce_C_CLR)     -0.067    -0.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (41.999%)  route 0.226ns (58.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.561    -0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.226    -0.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.918    -1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/C
                         clock pessimism              0.692    -0.499    
    SLICE_X46Y150        FDCE (Remov_fdce_C_CLR)     -0.067    -0.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (41.999%)  route 0.226ns (58.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.561    -0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.226    -0.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.918    -1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/C
                         clock pessimism              0.692    -0.499    
    SLICE_X46Y150        FDCE (Remov_fdce_C_CLR)     -0.067    -0.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.985%)  route 0.193ns (54.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.642    -0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y152        FDCE (Prop_fdce_C_Q)         0.164    -0.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.193    -0.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X52Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.915    -1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X52Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.688    -0.506    
    SLICE_X52Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.613%)  route 0.234ns (62.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.639    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y159        FDPE (Prop_fdpe_C_Q)         0.141    -0.632 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.234    -0.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X51Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.914    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X51Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.688    -0.507    
    SLICE_X51Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.613%)  route 0.234ns (62.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.639    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y159        FDPE (Prop_fdpe_C_Q)         0.141    -0.632 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.234    -0.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X51Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.914    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X51Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.688    -0.507    
    SLICE_X51Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.613%)  route 0.234ns (62.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.639    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y159        FDPE (Prop_fdpe_C_Q)         0.141    -0.632 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.234    -0.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X51Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.914    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X51Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.688    -0.507    
    SLICE_X51Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.613%)  route 0.234ns (62.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.639    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y159        FDPE (Prop_fdpe_C_Q)         0.141    -0.632 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.234    -0.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X51Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.914    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X51Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.688    -0.507    
    SLICE_X51Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.613%)  route 0.234ns (62.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.639    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y159        FDPE (Prop_fdpe_C_Q)         0.141    -0.632 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.234    -0.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X51Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5878, routed)        0.914    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X51Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.688    -0.507    
    SLICE_X51Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.694ns (20.083%)  route 2.762ns (79.917%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.379     3.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y113        LUT6 (Prop_lut6_I3_O)        0.105     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.257     4.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y113        LUT4 (Prop_lut4_I3_O)        0.105     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.199     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X39Y135        LUT1 (Prop_lut1_I0_O)        0.105     5.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.614     6.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X45Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.315    36.102    
                         clock uncertainty           -0.035    36.067    
    SLICE_X45Y146        FDCE (Recov_fdce_C_CLR)     -0.331    35.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.736    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                 29.134    

Slack (MET) :             29.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.694ns (20.083%)  route 2.762ns (79.917%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.379     3.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y113        LUT6 (Prop_lut6_I3_O)        0.105     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.257     4.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y113        LUT4 (Prop_lut4_I3_O)        0.105     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.199     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X39Y135        LUT1 (Prop_lut1_I0_O)        0.105     5.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.614     6.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X45Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.315    36.102    
                         clock uncertainty           -0.035    36.067    
    SLICE_X45Y146        FDCE (Recov_fdce_C_CLR)     -0.331    35.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.736    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                 29.134    

Slack (MET) :             29.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.694ns (20.083%)  route 2.762ns (79.917%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.379     3.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y113        LUT6 (Prop_lut6_I3_O)        0.105     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.257     4.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y113        LUT4 (Prop_lut4_I3_O)        0.105     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.199     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X39Y135        LUT1 (Prop_lut1_I0_O)        0.105     5.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.614     6.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X45Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.315    36.102    
                         clock uncertainty           -0.035    36.067    
    SLICE_X45Y146        FDCE (Recov_fdce_C_CLR)     -0.331    35.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.736    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                 29.134    

Slack (MET) :             29.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.694ns (20.083%)  route 2.762ns (79.917%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.379     3.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y113        LUT6 (Prop_lut6_I3_O)        0.105     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.257     4.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y113        LUT4 (Prop_lut4_I3_O)        0.105     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.199     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X39Y135        LUT1 (Prop_lut1_I0_O)        0.105     5.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.614     6.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X45Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.315    36.102    
                         clock uncertainty           -0.035    36.067    
    SLICE_X45Y146        FDCE (Recov_fdce_C_CLR)     -0.331    35.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.736    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                 29.134    

Slack (MET) :             29.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.694ns (20.083%)  route 2.762ns (79.917%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.379     3.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y113        LUT6 (Prop_lut6_I3_O)        0.105     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.257     4.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y113        LUT4 (Prop_lut4_I3_O)        0.105     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.199     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X39Y135        LUT1 (Prop_lut1_I0_O)        0.105     5.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.614     6.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X45Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.315    36.102    
                         clock uncertainty           -0.035    36.067    
    SLICE_X45Y146        FDCE (Recov_fdce_C_CLR)     -0.331    35.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.736    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                 29.134    

Slack (MET) :             29.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.694ns (20.083%)  route 2.762ns (79.917%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.379     3.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y113        LUT6 (Prop_lut6_I3_O)        0.105     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.257     4.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y113        LUT4 (Prop_lut4_I3_O)        0.105     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.199     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X39Y135        LUT1 (Prop_lut1_I0_O)        0.105     5.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.614     6.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X45Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.315    36.102    
                         clock uncertainty           -0.035    36.067    
    SLICE_X45Y146        FDCE (Recov_fdce_C_CLR)     -0.331    35.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.736    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                 29.134    

Slack (MET) :             29.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.694ns (20.083%)  route 2.762ns (79.917%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.379     3.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y113        LUT6 (Prop_lut6_I3_O)        0.105     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.257     4.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y113        LUT4 (Prop_lut4_I3_O)        0.105     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.199     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X39Y135        LUT1 (Prop_lut1_I0_O)        0.105     5.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.614     6.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X45Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.315    36.102    
                         clock uncertainty           -0.035    36.067    
    SLICE_X45Y146        FDCE (Recov_fdce_C_CLR)     -0.331    35.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.736    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                 29.134    

Slack (MET) :             29.141ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.694ns (20.123%)  route 2.755ns (79.877%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.379     3.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y113        LUT6 (Prop_lut6_I3_O)        0.105     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.257     4.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y113        LUT4 (Prop_lut4_I3_O)        0.105     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.199     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X39Y135        LUT1 (Prop_lut1_I0_O)        0.105     5.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.607     6.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y144        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.315    36.102    
                         clock uncertainty           -0.035    36.067    
    SLICE_X43Y144        FDCE (Recov_fdce_C_CLR)     -0.331    35.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.736    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                 29.141    

Slack (MET) :             29.141ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.694ns (20.123%)  route 2.755ns (79.877%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.379     3.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y113        LUT6 (Prop_lut6_I3_O)        0.105     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.257     4.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y113        LUT4 (Prop_lut4_I3_O)        0.105     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.199     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X39Y135        LUT1 (Prop_lut1_I0_O)        0.105     5.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.607     6.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y144        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.315    36.102    
                         clock uncertainty           -0.035    36.067    
    SLICE_X43Y144        FDCE (Recov_fdce_C_CLR)     -0.331    35.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.736    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                 29.141    

Slack (MET) :             29.141ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.694ns (20.123%)  route 2.755ns (79.877%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 35.787 - 33.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.701     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.364     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.379     3.525 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y113        LUT6 (Prop_lut6_I3_O)        0.105     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.257     4.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y113        LUT4 (Prop_lut4_I3_O)        0.105     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.199     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X39Y135        LUT1 (Prop_lut1_I0_O)        0.105     5.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.607     6.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y144        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.456    34.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.315    36.102    
                         clock uncertainty           -0.035    36.067    
    SLICE_X43Y144        FDCE (Recov_fdce_C_CLR)     -0.331    35.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.736    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                 29.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.680%)  route 0.290ns (67.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.645     1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X49Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.290     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X56Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.832     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X56Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.139     1.662    
    SLICE_X56Y148        FDCE (Remov_fdce_C_CLR)     -0.067     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.680%)  route 0.290ns (67.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.645     1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X49Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.290     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X57Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.832     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X57Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism             -0.139     1.662    
    SLICE_X57Y148        FDCE (Remov_fdce_C_CLR)     -0.092     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.680%)  route 0.290ns (67.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.645     1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X49Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.290     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X57Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.832     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X57Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.139     1.662    
    SLICE_X57Y148        FDCE (Remov_fdce_C_CLR)     -0.092     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.680%)  route 0.290ns (67.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.645     1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X49Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.290     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X57Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.832     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X57Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism             -0.139     1.662    
    SLICE_X57Y148        FDCE (Remov_fdce_C_CLR)     -0.092     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.680%)  route 0.290ns (67.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.645     1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X49Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.290     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X57Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.832     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X57Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism             -0.139     1.662    
    SLICE_X57Y148        FDCE (Remov_fdce_C_CLR)     -0.092     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.680%)  route 0.290ns (67.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.645     1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X49Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.290     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X57Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.832     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X57Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism             -0.139     1.662    
    SLICE_X57Y148        FDCE (Remov_fdce_C_CLR)     -0.092     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.680%)  route 0.290ns (67.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.645     1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X49Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.290     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X57Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.832     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X57Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -0.139     1.662    
    SLICE_X57Y148        FDCE (Remov_fdce_C_CLR)     -0.092     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.680%)  route 0.290ns (67.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.645     1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X49Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.290     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X57Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.832     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X57Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism             -0.139     1.662    
    SLICE_X57Y148        FDCE (Remov_fdce_C_CLR)     -0.092     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.546%)  route 0.176ns (55.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.642     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y158        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y158        FDPE (Prop_fdpe_C_Q)         0.141     1.619 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.915     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X52Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.372     1.513    
    SLICE_X52Y158        FDCE (Remov_fdce_C_CLR)     -0.092     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.546%)  route 0.176ns (55.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.642     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y158        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y158        FDPE (Prop_fdpe_C_Q)         0.141     1.619 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.915     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X52Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.372     1.513    
    SLICE_X52Y158        FDCE (Remov_fdce_C_CLR)     -0.092     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.374    





