****************************************
Report : clock timing
        -type skew
        -nworst 1
        -setup
Design : ORCA_TOP
Version: P-2019.03-SP1-VAL
Date   : Sat May 30 15:49:59 2020
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Mode: func
  Clock: PCI_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
------------------------------------------------------------------------------------------
  I_CLOCKING/pci_rst_n_buf_reg/CLK             0.77                       rp-+       slow
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__20_/CLK
                                               0.70     0.00      0.07    rp-+       slow

------------------------------------------------------------------------------------------

  Mode: func
  Clock: SYS_2x_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
------------------------------------------------------------------------------------------
  I_CLOCKING/sys_2x_rst_n_buf_reg/CLK          1.49                       rp-+       slow
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK
                                               1.12     0.02      0.35    rp-+       slow

------------------------------------------------------------------------------------------

  Mode: func
  Clock: SYS_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
------------------------------------------------------------------------------------------
  I_BLENDER_1/result_reg_13_/CLK               1.45                       rp-+       slow
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4/CE1
                                               1.21     0.07      0.18    rp-+       slow

------------------------------------------------------------------------------------------

  Mode: func
  Clock: SDRAM_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
------------------------------------------------------------------------------------------
  I_SDRAM_TOP/I_SDRAM_IF/sync_control_bus_reg_13_/CLK
                                               1.00                       rp-+       slow
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_13_/CLK
                                               0.83     0.03      0.13    rp-+       slow

------------------------------------------------------------------------------------------

  Mode: func
  Clock: SD_DDR_CLK

  No local skews.


  Mode: func
  Clock: SD_DDR_CLKn

  No local skews.

1
