##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: ADC_GLV_V_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_GLV_V_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_GLV_V_theACLK                  | N/A                   | Target: 0.63 MHz    | 
Clock: ADC_GLV_V_theACLK(fixed-function)  | N/A                   | Target: 0.63 MHz    | 
Clock: Clock_1                            | Frequency: 63.29 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK                          | Frequency: 33.06 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)          | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                              | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                              | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                       | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                          | N/A                   | Target: 24.00 MHz   | 
Clock: \ADC_GLV_V:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                        | N/A                   | Target: 0.00 MHz    | 
Clock: timer_clock(fixed-function)        | N/A                   | Target: 0.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        41666.7          25866       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      41666.7          11419       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase  
-----------  ------------  ----------------  
d(0)_PAD:in  12795         Clock_1:R         
d(1)_PAD:in  13815         Clock_1:R         
d(2)_PAD:in  12870         Clock_1:R         
d(3)_PAD:in  12573         Clock_1:R         
d(4)_PAD:in  14498         Clock_1:R         
d(5)_PAD:in  13676         Clock_1:R         
d(6)_PAD:in  14075         Clock_1:R         
d(7)_PAD:in  13157         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
D_CS(0)_PAD   23614         Clock_1:R         
D_RD(0)_PAD   23415         Clock_1:R         
D_RS(0)_PAD   24589         Clock_1:R         
D_WR(0)_PAD   23675         Clock_1:R         
d(0)_PAD:out  23191         Clock_1:R         
d(1)_PAD:out  22950         Clock_1:R         
d(2)_PAD:out  22558         Clock_1:R         
d(3)_PAD:out  23538         Clock_1:R         
d(4)_PAD:out  22221         Clock_1:R         
d(5)_PAD:out  22775         Clock_1:R         
d(6)_PAD:out  23734         Clock_1:R         
d(7)_PAD:out  23163         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 63.29 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:StsReg\/status_1
Capture Clock  : \GraphicLCDIntf:StsReg\/clock
Path slack     : 25866p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15300
-------------------------------------   ----- 
End-of-path arrival time (ps)           15300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb  datapathcell8   2290   2290  25866  RISE       1
\GraphicLCDIntf:status_1\/main_4        macrocell4      3417   5707  25866  RISE       1
\GraphicLCDIntf:status_1\/q             macrocell4      3350   9057  25866  RISE       1
\GraphicLCDIntf:StsReg\/status_1        statuscell1     6243  15300  25866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:StsReg\/clock                              statuscell1         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 33.06 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 11419p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26018
-------------------------------------   ----- 
End-of-path arrival time (ps)           26018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell9    8368  14288  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell9    5130  19418  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell10      0  19418  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell10   3300  22718  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell11      0  22718  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell11   3300  26018  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell12      0  26018  11419  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell12      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 11419p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26018
-------------------------------------   ----- 
End-of-path arrival time (ps)           26018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell9    8368  14288  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell9    5130  19418  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell10      0  19418  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell10   3300  22718  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell11      0  22718  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell11   3300  26018  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell12      0  26018  11419  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell12      0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:StsReg\/status_1
Capture Clock  : \GraphicLCDIntf:StsReg\/clock
Path slack     : 25866p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15300
-------------------------------------   ----- 
End-of-path arrival time (ps)           15300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb  datapathcell8   2290   2290  25866  RISE       1
\GraphicLCDIntf:status_1\/main_4        macrocell4      3417   5707  25866  RISE       1
\GraphicLCDIntf:status_1\/q             macrocell4      3350   9057  25866  RISE       1
\GraphicLCDIntf:StsReg\/status_1        statuscell1     6243  15300  25866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:StsReg\/clock                              statuscell1         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 11419p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26018
-------------------------------------   ----- 
End-of-path arrival time (ps)           26018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell9    8368  14288  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell9    5130  19418  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell10      0  19418  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell10   3300  22718  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell11      0  22718  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell11   3300  26018  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell12      0  26018  11419  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell12      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 14719p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22718
-------------------------------------   ----- 
End-of-path arrival time (ps)           22718
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell9    8368  14288  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell9    5130  19418  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell10      0  19418  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell10   3300  22718  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell11      0  22718  14719  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/clock         datapathcell11      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 16155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21281
-------------------------------------   ----- 
End-of-path arrival time (ps)           21281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   3631   9551  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  14681  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  14681  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  17981  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  17981  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell6   3300  21281  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell7      0  21281  16155  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 18019p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19418
-------------------------------------   ----- 
End-of-path arrival time (ps)           19418
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell9    8368  14288  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell9    5130  19418  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell10      0  19418  18019  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/clock         datapathcell10      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17981
-------------------------------------   ----- 
End-of-path arrival time (ps)           17981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   3631   9551  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  14681  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  14681  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  17981  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  17981  19455  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16835
-------------------------------------   ----- 
End-of-path arrival time (ps)           16835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3695   8405  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   5130  13535  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  13535  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell2   3300  16835  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell3      0  16835  20601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/clock                 datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 21319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14288
-------------------------------------   ----- 
End-of-path arrival time (ps)           14288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell9    8368  14288  21319  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell9       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 22188p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13419
-------------------------------------   ----- 
End-of-path arrival time (ps)           13419
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell11   7499  13419  22188  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/clock         datapathcell11      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13418
-------------------------------------   ----- 
End-of-path arrival time (ps)           13418
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell10   7498  13418  22189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/clock         datapathcell10      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \ReadyToDrive_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 22243p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18924
-------------------------------------   ----- 
End-of-path arrival time (ps)           18924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell9     760    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell10      0    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell10   1210   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell11      0   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell11   1210   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell12      0   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell12   2740   5920  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:status_tc\/main_1         macrocell5       7340  13260  22243  RISE       1
\ReadyToDrive_Timer:TimerUDB:status_tc\/q              macrocell5       3350  16610  22243  RISE       1
\ReadyToDrive_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3     2314  18924  22243  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:rstSts:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14681
-------------------------------------   ----- 
End-of-path arrival time (ps)           14681
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   3631   9551  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  14681  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  14681  22755  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23901p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13535
-------------------------------------   ----- 
End-of-path arrival time (ps)           13535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3695   8405  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   5130  13535  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  13535  23901  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \WDT_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 25502p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15665
-------------------------------------   ----- 
End-of-path arrival time (ps)           15665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell4    760    760  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell5      0    760  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell5   1210   1970  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell6      0   1970  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell6   1210   3180  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell7      0   3180  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell7   2740   5920  16155  RISE       1
\WDT_Timer:TimerUDB:status_tc\/main_1         macrocell2      3486   9406  25502  RISE       1
\WDT_Timer:TimerUDB:status_tc\/q              macrocell2      3350  12756  25502  RISE       1
\WDT_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2909  15665  25502  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:StsReg\/status_1
Capture Clock  : \GraphicLCDIntf:StsReg\/clock
Path slack     : 25866p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15300
-------------------------------------   ----- 
End-of-path arrival time (ps)           15300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb  datapathcell8   2290   2290  25866  RISE       1
\GraphicLCDIntf:status_1\/main_4        macrocell4      3417   5707  25866  RISE       1
\GraphicLCDIntf:status_1\/q             macrocell4      3350   9057  25866  RISE       1
\GraphicLCDIntf:StsReg\/status_1        statuscell1     6243  15300  25866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:StsReg\/clock                              statuscell1         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 26052p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9555
-------------------------------------   ---- 
End-of-path arrival time (ps)           9555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell5   3635   9555  26052  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 26055p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9551
-------------------------------------   ---- 
End-of-path arrival time (ps)           9551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   3631   9551  26055  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 26280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9326
-------------------------------------   ---- 
End-of-path arrival time (ps)           9326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  11419  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell12   3406   9326  26280  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell12      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:LsbReg\/clk_en
Capture Clock  : \GraphicLCDIntf:LsbReg\/clock
Path slack     : 26349p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13218
-------------------------------------   ----- 
End-of-path arrival time (ps)           13218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb  datapathcell8   2290   2290  25866  RISE       1
\GraphicLCDIntf:status_1\/main_4        macrocell4      3417   5707  25866  RISE       1
\GraphicLCDIntf:status_1\/q             macrocell4      3350   9057  25866  RISE       1
\GraphicLCDIntf:LsbReg\/clk_en          statuscell2     4161  13218  26349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:LsbReg\/clock                              statuscell2         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 27103p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8504
-------------------------------------   ---- 
End-of-path arrival time (ps)           8504
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell6   2584   8504  27103  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 27106p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8501
-------------------------------------   ---- 
End-of-path arrival time (ps)           8501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  16155  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell7   2581   8501  27106  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell7       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27201p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8405
-------------------------------------   ---- 
End-of-path arrival time (ps)           8405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3695   8405  27201  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27208p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell2   3689   8399  27208  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 27321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                          model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  21865  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell12   7076   8286  27321  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell12      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Node_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13179
-------------------------------------   ----- 
End-of-path arrival time (ps)           13179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell1    760    760  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell2      0    760  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell2   1210   1970  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell3      0   1970  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell3   2740   4710  20601  RISE       1
\Node_Timer:TimerUDB:status_tc\/main_1         macrocell1      2805   7515  27988  RISE       1
\Node_Timer:TimerUDB:status_tc\/q              macrocell1      3350  10865  27988  RISE       1
\Node_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2314  13179  27988  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:rstSts:stsreg\/clock                   statusicell1        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20601  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell3   2778   7488  28118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/clock                 datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_2
Capture Clock  : \GraphicLCDIntf:GraphLcd8:Lsb\/clock
Path slack     : 29544p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6062
-------------------------------------   ---- 
End-of-path arrival time (ps)           6062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q                macrocell9      1250   1250  27538  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_2  datapathcell8   4812   6062  29544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_1
Capture Clock  : \GraphicLCDIntf:GraphLcd8:Lsb\/clock
Path slack     : 29753p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5854
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q                macrocell10     1250   1250  27738  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_1  datapathcell8   4604   5854  29753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 30031p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5576
-------------------------------------   ---- 
End-of-path arrival time (ps)           5576
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                          model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  21865  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell10   4366   5576  30031  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u1\/clock         datapathcell10      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5072
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  24997  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell3   3862   5072  30534  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/clock                 datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 30785p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  21947  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell6   3612   4822  30785  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 30787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  21947  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell7   3610   4820  30787  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell7       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 30847p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                          model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  21865  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell11   3550   4760  30847  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u2\/clock         datapathcell11      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_0
Capture Clock  : \GraphicLCDIntf:GraphLcd8:Lsb\/clock
Path slack     : 31389p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4218
-------------------------------------   ---- 
End-of-path arrival time (ps)           4218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q                macrocell11     1250   1250  26127  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_0  datapathcell8   2968   4218  31389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/f1_blk_stat_comb
Path End       : \GraphicLCDIntf:state_3\/main_0
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 31480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6677
-------------------------------------   ---- 
End-of-path arrival time (ps)           6677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/f1_blk_stat_comb  datapathcell8   3580   3580  31480  RISE       1
\GraphicLCDIntf:state_3\/main_0                  macrocell8      3097   6677  31480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell8          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/f1_blk_stat_comb
Path End       : \GraphicLCDIntf:state_1\/main_0
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 31493p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/f1_blk_stat_comb  datapathcell8   3580   3580  31480  RISE       1
\GraphicLCDIntf:state_1\/main_0                  macrocell10     3083   6663  31493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_132/main_1
Capture Clock  : Net_132/clock_0
Path slack     : 31545p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell9    1250   1250  27538  RISE       1
Net_132/main_1              macrocell12   5361   6611  31545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_132/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_130/main_1
Capture Clock  : Net_130/clock_0
Path slack     : 31545p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell9    1250   1250  27538  RISE       1
Net_130/main_1              macrocell14   5361   6611  31545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_130/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 31597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4009
-------------------------------------   ---- 
End-of-path arrival time (ps)           4009
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  24997  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell1   2799   4009  31597  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3986
-------------------------------------   ---- 
End-of-path arrival time (ps)           3986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  24997  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell2   2776   3986  31620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_132/main_2
Capture Clock  : Net_132/clock_0
Path slack     : 31739p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6418
-------------------------------------   ---- 
End-of-path arrival time (ps)           6418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell10   1250   1250  27738  RISE       1
Net_132/main_2              macrocell12   5168   6418  31739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_132/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_130/main_2
Capture Clock  : Net_130/clock_0
Path slack     : 31739p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6418
-------------------------------------   ---- 
End-of-path arrival time (ps)           6418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell10   1250   1250  27738  RISE       1
Net_130/main_2              macrocell14   5168   6418  31739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_130/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 31765p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ReadyToDrive_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  21865  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell9   2631   3841  31765  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ReadyToDrive_Timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell9       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 31845p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3761
-------------------------------------   ---- 
End-of-path arrival time (ps)           3761
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  21947  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell5   2551   3761  31845  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 31847p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3760
-------------------------------------   ---- 
End-of-path arrival time (ps)           3760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  21947  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell4   2550   3760  31847  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/f0_blk_stat_comb
Path End       : \GraphicLCDIntf:state_0\/main_0
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 32264p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/f0_blk_stat_comb  datapathcell8   3580   3580  32264  RISE       1
\GraphicLCDIntf:state_0\/main_0                  macrocell11     2312   5892  32264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:state_1\/main_5
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 32462p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb  datapathcell8   2290   2290  25866  RISE       1
\GraphicLCDIntf:state_1\/main_5         macrocell10     3405   5695  32462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb
Path End       : \GraphicLCDIntf:state_2\/main_4
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 32523p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5633
-------------------------------------   ---- 
End-of-path arrival time (ps)           5633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb  datapathcell8   2220   2220  32523  RISE       1
\GraphicLCDIntf:state_2\/main_4         macrocell9      3413   5633  32523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb
Path End       : \GraphicLCDIntf:state_1\/main_6
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 32530p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb  datapathcell8   2220   2220  32523  RISE       1
\GraphicLCDIntf:state_1\/main_6         macrocell10     3407   5627  32530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_131/main_1
Capture Clock  : Net_131/clock_0
Path slack     : 32569p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell9    1250   1250  27538  RISE       1
Net_131/main_1              macrocell7    4338   5588  32569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_131/clock_0                                            macrocell7          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_0\/main_2
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 32569p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell9    1250   1250  27538  RISE       1
\GraphicLCDIntf:state_0\/main_2  macrocell11   4338   5588  32569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_3\/main_4
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 32710p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell11   1250   1250  26127  RISE       1
\GraphicLCDIntf:state_3\/main_4  macrocell8    4197   5447  32710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell8          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_2\/main_3
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 32710p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell11   1250   1250  26127  RISE       1
\GraphicLCDIntf:state_2\/main_3  macrocell9    4197   5447  32710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_129/main_3
Capture Clock  : Net_129/clock_0
Path slack     : 32710p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell11   1250   1250  26127  RISE       1
Net_129/main_3              macrocell13   4197   5447  32710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_129/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_1\/main_4
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 32722p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell11   1250   1250  26127  RISE       1
\GraphicLCDIntf:state_1\/main_4  macrocell10   4185   5435  32722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1
Path End       : \GraphicLCDIntf:state_3\/main_5
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 32745p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1  datapathcell8    710    710  32745  RISE       1
\GraphicLCDIntf:state_3\/main_5         macrocell8      4701   5411  32745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell8          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1
Path End       : \GraphicLCDIntf:state_2\/main_5
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 32745p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1  datapathcell8    710    710  32745  RISE       1
\GraphicLCDIntf:state_2\/main_5         macrocell9      4701   5411  32745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1
Path End       : \GraphicLCDIntf:state_1\/main_7
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 32756p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1  datapathcell8    710    710  32745  RISE       1
\GraphicLCDIntf:state_1\/main_7         macrocell10     4690   5400  32756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_0\/main_3
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 32760p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell10   1250   1250  27738  RISE       1
\GraphicLCDIntf:state_0\/main_3  macrocell11   4147   5397  32760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_132/main_0
Capture Clock  : Net_132/clock_0
Path slack     : 33033p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell8    1250   1250  27530  RISE       1
Net_132/main_0              macrocell12   3874   5124  33033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_132/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_130/main_0
Capture Clock  : Net_130/clock_0
Path slack     : 33033p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell8    1250   1250  27530  RISE       1
Net_130/main_0              macrocell14   3874   5124  33033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_130/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_131/main_0
Capture Clock  : Net_131/clock_0
Path slack     : 33053p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5104
-------------------------------------   ---- 
End-of-path arrival time (ps)           5104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell8    1250   1250  27530  RISE       1
Net_131/main_0              macrocell7    3854   5104  33053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_131/clock_0                                            macrocell7          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_0\/main_1
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 33053p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5104
-------------------------------------   ---- 
End-of-path arrival time (ps)           5104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell8    1250   1250  27530  RISE       1
\GraphicLCDIntf:state_0\/main_1  macrocell11   3854   5104  33053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_132/q
Path End       : Net_132/main_4
Capture Clock  : Net_132/clock_0
Path slack     : 33088p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_132/clock_0                                            macrocell12         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_132/q       macrocell12   1250   1250  33088  RISE       1
Net_132/main_4  macrocell12   3819   5069  33088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_132/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:state_0\/main_5
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 33546p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb  datapathcell8   2290   2290  25866  RISE       1
\GraphicLCDIntf:state_0\/main_5         macrocell11     2320   4610  33546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/p_out_0
Path End       : Net_132/main_5
Capture Clock  : Net_132/clock_0
Path slack     : 33613p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4543
-------------------------------------   ---- 
End-of-path arrival time (ps)           4543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/p_out_0  datapathcell8    710    710  33613  RISE       1
Net_132/main_5                          macrocell12     3833   4543  33613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_132/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb
Path End       : \GraphicLCDIntf:state_0\/main_6
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 33622p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb  datapathcell8   2220   2220  32523  RISE       1
\GraphicLCDIntf:state_0\/main_6         macrocell11     2315   4535  33622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_132/main_3
Capture Clock  : Net_132/clock_0
Path slack     : 33808p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell11   1250   1250  26127  RISE       1
Net_132/main_3              macrocell12   3099   4349  33808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_132/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_130/main_3
Capture Clock  : Net_130/clock_0
Path slack     : 33808p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell11   1250   1250  26127  RISE       1
Net_130/main_3              macrocell14   3099   4349  33808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_130/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_131/main_2
Capture Clock  : Net_131/clock_0
Path slack     : 33811p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell11   1250   1250  26127  RISE       1
Net_131/main_2              macrocell7    3096   4346  33811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_131/clock_0                                            macrocell7          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_0\/main_4
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 33811p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell11   1250   1250  26127  RISE       1
\GraphicLCDIntf:state_0\/main_4  macrocell11   3096   4346  33811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_3\/main_1
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 34113p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell8    1250   1250  27530  RISE       1
\GraphicLCDIntf:state_3\/main_1  macrocell8    2794   4044  34113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell8          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_2\/main_0
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 34113p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell8    1250   1250  27530  RISE       1
\GraphicLCDIntf:state_2\/main_0  macrocell9    2794   4044  34113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_129/main_0
Capture Clock  : Net_129/clock_0
Path slack     : 34113p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell8    1250   1250  27530  RISE       1
Net_129/main_0              macrocell13   2794   4044  34113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_129/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_3\/main_2
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 34122p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell9    1250   1250  27538  RISE       1
\GraphicLCDIntf:state_3\/main_2  macrocell8    2785   4035  34122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell8          0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_2\/main_1
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 34122p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell9    1250   1250  27538  RISE       1
\GraphicLCDIntf:state_2\/main_1  macrocell9    2785   4035  34122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_129/main_1
Capture Clock  : Net_129/clock_0
Path slack     : 34122p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell9    1250   1250  27538  RISE       1
Net_129/main_1              macrocell13   2785   4035  34122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_129/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_1\/main_1
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 34133p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell8    1250   1250  27530  RISE       1
\GraphicLCDIntf:state_1\/main_1  macrocell10   2774   4024  34133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_127/main_0
Capture Clock  : Net_127/clock_0
Path slack     : 34133p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell8    1250   1250  27530  RISE       1
Net_127/main_0              macrocell15   2774   4024  34133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_127/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_1\/main_2
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 34137p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell9    1250   1250  27538  RISE       1
\GraphicLCDIntf:state_1\/main_2  macrocell10   2770   4020  34137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_127/main_1
Capture Clock  : Net_127/clock_0
Path slack     : 34137p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell9    1250   1250  27538  RISE       1
Net_127/main_1              macrocell15   2770   4020  34137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_127/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_1\/main_3
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 34317p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell10   1250   1250  27738  RISE       1
\GraphicLCDIntf:state_1\/main_3  macrocell10   2590   3840  34317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_127/main_2
Capture Clock  : Net_127/clock_0
Path slack     : 34317p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell10   1250   1250  27738  RISE       1
Net_127/main_2              macrocell15   2590   3840  34317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_127/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_3\/main_3
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 34321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell10   1250   1250  27738  RISE       1
\GraphicLCDIntf:state_3\/main_3  macrocell8    2585   3835  34321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell8          0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_2\/main_2
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 34321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell10   1250   1250  27738  RISE       1
\GraphicLCDIntf:state_2\/main_2  macrocell9    2585   3835  34321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_129/main_2
Capture Clock  : Net_129/clock_0
Path slack     : 34321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell10   1250   1250  27738  RISE       1
Net_129/main_2              macrocell13   2585   3835  34321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_129/clock_0                                            macrocell13         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

