# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1208 \
    name link_in_0_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_0_V \
    op interface \
    ports { link_in_0_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1209 \
    name link_in_1_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_1_V \
    op interface \
    ports { link_in_1_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1210 \
    name link_in_2_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_2_V \
    op interface \
    ports { link_in_2_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1211 \
    name link_in_3_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_3_V \
    op interface \
    ports { link_in_3_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1212 \
    name link_in_4_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_4_V \
    op interface \
    ports { link_in_4_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1213 \
    name link_in_5_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_5_V \
    op interface \
    ports { link_in_5_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1214 \
    name link_in_6_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_6_V \
    op interface \
    ports { link_in_6_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1215 \
    name link_in_7_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_7_V \
    op interface \
    ports { link_in_7_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1216 \
    name link_in_8_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_8_V \
    op interface \
    ports { link_in_8_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1217 \
    name link_in_9_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_9_V \
    op interface \
    ports { link_in_9_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1218 \
    name link_in_10_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_10_V \
    op interface \
    ports { link_in_10_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1219 \
    name link_in_11_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_11_V \
    op interface \
    ports { link_in_11_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1220 \
    name link_in_12_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_12_V \
    op interface \
    ports { link_in_12_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1221 \
    name link_in_13_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_13_V \
    op interface \
    ports { link_in_13_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1222 \
    name link_in_14_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_14_V \
    op interface \
    ports { link_in_14_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1223 \
    name link_in_15_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_15_V \
    op interface \
    ports { link_in_15_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1224 \
    name link_in_16_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_16_V \
    op interface \
    ports { link_in_16_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1225 \
    name link_in_17_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_17_V \
    op interface \
    ports { link_in_17_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1226 \
    name link_in_18_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_18_V \
    op interface \
    ports { link_in_18_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1227 \
    name link_in_19_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_19_V \
    op interface \
    ports { link_in_19_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1228 \
    name link_in_20_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_20_V \
    op interface \
    ports { link_in_20_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1229 \
    name link_in_21_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_21_V \
    op interface \
    ports { link_in_21_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1230 \
    name link_in_22_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_22_V \
    op interface \
    ports { link_in_22_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1231 \
    name link_in_23_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_23_V \
    op interface \
    ports { link_in_23_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1232 \
    name link_in_24_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_24_V \
    op interface \
    ports { link_in_24_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1233 \
    name link_in_25_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_25_V \
    op interface \
    ports { link_in_25_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1234 \
    name link_in_26_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_26_V \
    op interface \
    ports { link_in_26_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1235 \
    name link_in_27_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_27_V \
    op interface \
    ports { link_in_27_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1236 \
    name link_in_28_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_28_V \
    op interface \
    ports { link_in_28_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1237 \
    name link_in_29_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_29_V \
    op interface \
    ports { link_in_29_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1238 \
    name link_in_30_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_30_V \
    op interface \
    ports { link_in_30_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1239 \
    name link_in_31_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_31_V \
    op interface \
    ports { link_in_31_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1240 \
    name link_in_32_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_32_V \
    op interface \
    ports { link_in_32_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1241 \
    name link_in_33_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_33_V \
    op interface \
    ports { link_in_33_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1242 \
    name link_in_34_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_34_V \
    op interface \
    ports { link_in_34_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1243 \
    name link_in_35_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_35_V \
    op interface \
    ports { link_in_35_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1244 \
    name link_in_36_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_36_V \
    op interface \
    ports { link_in_36_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1245 \
    name link_in_37_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_37_V \
    op interface \
    ports { link_in_37_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1246 \
    name link_in_38_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_38_V \
    op interface \
    ports { link_in_38_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1247 \
    name link_in_39_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_39_V \
    op interface \
    ports { link_in_39_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1248 \
    name link_in_40_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_40_V \
    op interface \
    ports { link_in_40_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1249 \
    name link_in_41_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_41_V \
    op interface \
    ports { link_in_41_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1250 \
    name link_in_42_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_42_V \
    op interface \
    ports { link_in_42_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1251 \
    name link_in_43_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_43_V \
    op interface \
    ports { link_in_43_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1252 \
    name link_in_44_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_44_V \
    op interface \
    ports { link_in_44_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1253 \
    name link_in_45_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_45_V \
    op interface \
    ports { link_in_45_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1254 \
    name link_in_46_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_46_V \
    op interface \
    ports { link_in_46_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1255 \
    name link_in_47_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_47_V \
    op interface \
    ports { link_in_47_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1256 \
    name link_out_0_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_0_V \
    op interface \
    ports { link_out_0_V { O 192 vector } link_out_0_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1257 \
    name link_out_1_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_1_V \
    op interface \
    ports { link_out_1_V { O 192 vector } link_out_1_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1258 \
    name link_out_2_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_2_V \
    op interface \
    ports { link_out_2_V { O 192 vector } link_out_2_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1259 \
    name link_out_3_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_3_V \
    op interface \
    ports { link_out_3_V { O 192 vector } link_out_3_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1260 \
    name link_out_4_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_4_V \
    op interface \
    ports { link_out_4_V { O 192 vector } link_out_4_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1261 \
    name link_out_5_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_5_V \
    op interface \
    ports { link_out_5_V { O 192 vector } link_out_5_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1262 \
    name link_out_6_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_6_V \
    op interface \
    ports { link_out_6_V { O 192 vector } link_out_6_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1263 \
    name link_out_7_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_7_V \
    op interface \
    ports { link_out_7_V { O 192 vector } link_out_7_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1264 \
    name link_out_8_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_8_V \
    op interface \
    ports { link_out_8_V { O 192 vector } link_out_8_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1265 \
    name link_out_9_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_9_V \
    op interface \
    ports { link_out_9_V { O 192 vector } link_out_9_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1266 \
    name link_out_10_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_10_V \
    op interface \
    ports { link_out_10_V { O 192 vector } link_out_10_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1267 \
    name link_out_11_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_11_V \
    op interface \
    ports { link_out_11_V { O 192 vector } link_out_11_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1268 \
    name link_out_12_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_12_V \
    op interface \
    ports { link_out_12_V { O 192 vector } link_out_12_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1269 \
    name link_out_13_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_13_V \
    op interface \
    ports { link_out_13_V { O 192 vector } link_out_13_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1270 \
    name link_out_14_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_14_V \
    op interface \
    ports { link_out_14_V { O 192 vector } link_out_14_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1271 \
    name link_out_15_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_15_V \
    op interface \
    ports { link_out_15_V { O 192 vector } link_out_15_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1272 \
    name link_out_16_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_16_V \
    op interface \
    ports { link_out_16_V { O 192 vector } link_out_16_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1273 \
    name link_out_17_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_17_V \
    op interface \
    ports { link_out_17_V { O 192 vector } link_out_17_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1274 \
    name link_out_18_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_18_V \
    op interface \
    ports { link_out_18_V { O 192 vector } link_out_18_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1275 \
    name link_out_19_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_19_V \
    op interface \
    ports { link_out_19_V { O 192 vector } link_out_19_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1276 \
    name link_out_20_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_20_V \
    op interface \
    ports { link_out_20_V { O 192 vector } link_out_20_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1277 \
    name link_out_21_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_21_V \
    op interface \
    ports { link_out_21_V { O 192 vector } link_out_21_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1278 \
    name link_out_22_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_22_V \
    op interface \
    ports { link_out_22_V { O 192 vector } link_out_22_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1279 \
    name link_out_23_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_23_V \
    op interface \
    ports { link_out_23_V { O 192 vector } link_out_23_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1280 \
    name link_out_24_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_24_V \
    op interface \
    ports { link_out_24_V { O 192 vector } link_out_24_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1281 \
    name link_out_25_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_25_V \
    op interface \
    ports { link_out_25_V { O 192 vector } link_out_25_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1282 \
    name link_out_26_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_26_V \
    op interface \
    ports { link_out_26_V { O 192 vector } link_out_26_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1283 \
    name link_out_27_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_27_V \
    op interface \
    ports { link_out_27_V { O 192 vector } link_out_27_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1284 \
    name link_out_28_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_28_V \
    op interface \
    ports { link_out_28_V { O 192 vector } link_out_28_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1285 \
    name link_out_29_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_29_V \
    op interface \
    ports { link_out_29_V { O 192 vector } link_out_29_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1286 \
    name link_out_30_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_30_V \
    op interface \
    ports { link_out_30_V { O 192 vector } link_out_30_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1287 \
    name link_out_31_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_31_V \
    op interface \
    ports { link_out_31_V { O 192 vector } link_out_31_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1288 \
    name link_out_32_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_32_V \
    op interface \
    ports { link_out_32_V { O 192 vector } link_out_32_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1289 \
    name link_out_33_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_33_V \
    op interface \
    ports { link_out_33_V { O 192 vector } link_out_33_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1290 \
    name link_out_34_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_34_V \
    op interface \
    ports { link_out_34_V { O 192 vector } link_out_34_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1291 \
    name link_out_35_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_35_V \
    op interface \
    ports { link_out_35_V { O 192 vector } link_out_35_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1292 \
    name link_out_36_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_36_V \
    op interface \
    ports { link_out_36_V { O 192 vector } link_out_36_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1293 \
    name link_out_37_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_37_V \
    op interface \
    ports { link_out_37_V { O 192 vector } link_out_37_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1294 \
    name link_out_38_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_38_V \
    op interface \
    ports { link_out_38_V { O 192 vector } link_out_38_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1295 \
    name link_out_39_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_39_V \
    op interface \
    ports { link_out_39_V { O 192 vector } link_out_39_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1296 \
    name link_out_40_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_40_V \
    op interface \
    ports { link_out_40_V { O 192 vector } link_out_40_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1297 \
    name link_out_41_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_41_V \
    op interface \
    ports { link_out_41_V { O 192 vector } link_out_41_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1298 \
    name link_out_42_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_42_V \
    op interface \
    ports { link_out_42_V { O 192 vector } link_out_42_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1299 \
    name link_out_43_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_43_V \
    op interface \
    ports { link_out_43_V { O 192 vector } link_out_43_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1300 \
    name link_out_44_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_44_V \
    op interface \
    ports { link_out_44_V { O 192 vector } link_out_44_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1301 \
    name link_out_45_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_45_V \
    op interface \
    ports { link_out_45_V { O 192 vector } link_out_45_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1302 \
    name link_out_46_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_46_V \
    op interface \
    ports { link_out_46_V { O 192 vector } link_out_46_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1303 \
    name link_out_47_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_47_V \
    op interface \
    ports { link_out_47_V { O 192 vector } link_out_47_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


